
Brid.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a80  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08003b38  08003b38  00013b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bc0  08003bc0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003bc0  08003bc0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003bc0  08003bc0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003bc0  08003bc0  00013bc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003bc4  08003bc4  00013bc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003bc8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  2000000c  08003bd4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c8  08003bd4  000201c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f59e  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021a5  00000000  00000000  0002f5d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c30  00000000  00000000  00031778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b68  00000000  00000000  000323a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015cd4  00000000  00000000  00032f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ed01  00000000  00000000  00048be4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a781  00000000  00000000  000578e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e2066  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b68  00000000  00000000  000e20b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08003b20 	.word	0x08003b20

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08003b20 	.word	0x08003b20

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__udivsi3>:
 8000110:	2200      	movs	r2, #0
 8000112:	0843      	lsrs	r3, r0, #1
 8000114:	428b      	cmp	r3, r1
 8000116:	d374      	bcc.n	8000202 <__udivsi3+0xf2>
 8000118:	0903      	lsrs	r3, r0, #4
 800011a:	428b      	cmp	r3, r1
 800011c:	d35f      	bcc.n	80001de <__udivsi3+0xce>
 800011e:	0a03      	lsrs	r3, r0, #8
 8000120:	428b      	cmp	r3, r1
 8000122:	d344      	bcc.n	80001ae <__udivsi3+0x9e>
 8000124:	0b03      	lsrs	r3, r0, #12
 8000126:	428b      	cmp	r3, r1
 8000128:	d328      	bcc.n	800017c <__udivsi3+0x6c>
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d30d      	bcc.n	800014c <__udivsi3+0x3c>
 8000130:	22ff      	movs	r2, #255	; 0xff
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	ba12      	rev	r2, r2
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d302      	bcc.n	8000142 <__udivsi3+0x32>
 800013c:	1212      	asrs	r2, r2, #8
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	d065      	beq.n	800020e <__udivsi3+0xfe>
 8000142:	0b03      	lsrs	r3, r0, #12
 8000144:	428b      	cmp	r3, r1
 8000146:	d319      	bcc.n	800017c <__udivsi3+0x6c>
 8000148:	e000      	b.n	800014c <__udivsi3+0x3c>
 800014a:	0a09      	lsrs	r1, r1, #8
 800014c:	0bc3      	lsrs	r3, r0, #15
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x46>
 8000152:	03cb      	lsls	r3, r1, #15
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b83      	lsrs	r3, r0, #14
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x52>
 800015e:	038b      	lsls	r3, r1, #14
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b43      	lsrs	r3, r0, #13
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x5e>
 800016a:	034b      	lsls	r3, r1, #13
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b03      	lsrs	r3, r0, #12
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x6a>
 8000176:	030b      	lsls	r3, r1, #12
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0ac3      	lsrs	r3, r0, #11
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x76>
 8000182:	02cb      	lsls	r3, r1, #11
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a83      	lsrs	r3, r0, #10
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x82>
 800018e:	028b      	lsls	r3, r1, #10
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a43      	lsrs	r3, r0, #9
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x8e>
 800019a:	024b      	lsls	r3, r1, #9
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a03      	lsrs	r3, r0, #8
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x9a>
 80001a6:	020b      	lsls	r3, r1, #8
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	d2cd      	bcs.n	800014a <__udivsi3+0x3a>
 80001ae:	09c3      	lsrs	r3, r0, #7
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xa8>
 80001b4:	01cb      	lsls	r3, r1, #7
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0983      	lsrs	r3, r0, #6
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xb4>
 80001c0:	018b      	lsls	r3, r1, #6
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0943      	lsrs	r3, r0, #5
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xc0>
 80001cc:	014b      	lsls	r3, r1, #5
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0903      	lsrs	r3, r0, #4
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xcc>
 80001d8:	010b      	lsls	r3, r1, #4
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	08c3      	lsrs	r3, r0, #3
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xd8>
 80001e4:	00cb      	lsls	r3, r1, #3
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0883      	lsrs	r3, r0, #2
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xe4>
 80001f0:	008b      	lsls	r3, r1, #2
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0843      	lsrs	r3, r0, #1
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xf0>
 80001fc:	004b      	lsls	r3, r1, #1
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	1a41      	subs	r1, r0, r1
 8000204:	d200      	bcs.n	8000208 <__udivsi3+0xf8>
 8000206:	4601      	mov	r1, r0
 8000208:	4152      	adcs	r2, r2
 800020a:	4610      	mov	r0, r2
 800020c:	4770      	bx	lr
 800020e:	e7ff      	b.n	8000210 <__udivsi3+0x100>
 8000210:	b501      	push	{r0, lr}
 8000212:	2000      	movs	r0, #0
 8000214:	f000 f806 	bl	8000224 <__aeabi_idiv0>
 8000218:	bd02      	pop	{r1, pc}
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_uidivmod>:
 800021c:	2900      	cmp	r1, #0
 800021e:	d0f7      	beq.n	8000210 <__udivsi3+0x100>
 8000220:	e776      	b.n	8000110 <__udivsi3>
 8000222:	4770      	bx	lr

08000224 <__aeabi_idiv0>:
 8000224:	4770      	bx	lr
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <main>:
  * @retval int
  */
uint8_t array_R[64];

int main(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800022c:	f000 fb50 	bl	80008d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000230:	f000 f824 	bl	800027c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  huart2.Init.BaudRate = 115200;
 8000234:	4b0e      	ldr	r3, [pc, #56]	; (8000270 <main+0x48>)
 8000236:	22e1      	movs	r2, #225	; 0xe1
 8000238:	0252      	lsls	r2, r2, #9
 800023a:	605a      	str	r2, [r3, #4]

  MX_GPIO_Init();
 800023c:	f000 f954 	bl	80004e8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000240:	f000 f876 	bl	8000330 <MX_ADC1_Init>
  MX_SPI1_Init();
 8000244:	f000 f8de 	bl	8000404 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000248:	f000 f91a 	bl	8000480 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  memcpy(array_R,"hello world !\r\n",sizeof("hello world !\r\n"));
 800024c:	4909      	ldr	r1, [pc, #36]	; (8000274 <main+0x4c>)
 800024e:	4b0a      	ldr	r3, [pc, #40]	; (8000278 <main+0x50>)
 8000250:	2210      	movs	r2, #16
 8000252:	0018      	movs	r0, r3
 8000254:	f003 fc52 	bl	8003afc <memcpy>
  HAL_UART_Transmit_IT(&huart2,array_R, strlen(array_R));
 8000258:	4b07      	ldr	r3, [pc, #28]	; (8000278 <main+0x50>)
 800025a:	0018      	movs	r0, r3
 800025c:	f7ff ff50 	bl	8000100 <strlen>
 8000260:	0003      	movs	r3, r0
 8000262:	b29a      	uxth	r2, r3
 8000264:	4904      	ldr	r1, [pc, #16]	; (8000278 <main+0x50>)
 8000266:	4b02      	ldr	r3, [pc, #8]	; (8000270 <main+0x48>)
 8000268:	0018      	movs	r0, r3
 800026a:	f002 fa9b 	bl	80027a4 <HAL_UART_Transmit_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800026e:	e7fe      	b.n	800026e <main+0x46>
 8000270:	200000f0 	.word	0x200000f0
 8000274:	08003b38 	.word	0x08003b38
 8000278:	20000184 	.word	0x20000184

0800027c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800027c:	b590      	push	{r4, r7, lr}
 800027e:	b093      	sub	sp, #76	; 0x4c
 8000280:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000282:	2414      	movs	r4, #20
 8000284:	193b      	adds	r3, r7, r4
 8000286:	0018      	movs	r0, r3
 8000288:	2334      	movs	r3, #52	; 0x34
 800028a:	001a      	movs	r2, r3
 800028c:	2100      	movs	r1, #0
 800028e:	f003 fc3e 	bl	8003b0e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000292:	1d3b      	adds	r3, r7, #4
 8000294:	0018      	movs	r0, r3
 8000296:	2310      	movs	r3, #16
 8000298:	001a      	movs	r2, r3
 800029a:	2100      	movs	r1, #0
 800029c:	f003 fc37 	bl	8003b0e <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002a0:	2380      	movs	r3, #128	; 0x80
 80002a2:	009b      	lsls	r3, r3, #2
 80002a4:	0018      	movs	r0, r3
 80002a6:	f001 fb43 	bl	8001930 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002aa:	193b      	adds	r3, r7, r4
 80002ac:	2202      	movs	r2, #2
 80002ae:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002b0:	193b      	adds	r3, r7, r4
 80002b2:	2280      	movs	r2, #128	; 0x80
 80002b4:	0052      	lsls	r2, r2, #1
 80002b6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80002b8:	0021      	movs	r1, r4
 80002ba:	187b      	adds	r3, r7, r1
 80002bc:	2200      	movs	r2, #0
 80002be:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002c0:	187b      	adds	r3, r7, r1
 80002c2:	2240      	movs	r2, #64	; 0x40
 80002c4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002c6:	187b      	adds	r3, r7, r1
 80002c8:	2202      	movs	r2, #2
 80002ca:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002cc:	187b      	adds	r3, r7, r1
 80002ce:	2202      	movs	r2, #2
 80002d0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80002d2:	187b      	adds	r3, r7, r1
 80002d4:	2200      	movs	r2, #0
 80002d6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	2208      	movs	r2, #8
 80002dc:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002de:	187b      	adds	r3, r7, r1
 80002e0:	2280      	movs	r2, #128	; 0x80
 80002e2:	0292      	lsls	r2, r2, #10
 80002e4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002e6:	187b      	adds	r3, r7, r1
 80002e8:	2280      	movs	r2, #128	; 0x80
 80002ea:	0592      	lsls	r2, r2, #22
 80002ec:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ee:	187b      	adds	r3, r7, r1
 80002f0:	0018      	movs	r0, r3
 80002f2:	f001 fb69 	bl	80019c8 <HAL_RCC_OscConfig>
 80002f6:	1e03      	subs	r3, r0, #0
 80002f8:	d001      	beq.n	80002fe <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002fa:	f000 f955 	bl	80005a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002fe:	1d3b      	adds	r3, r7, #4
 8000300:	2207      	movs	r2, #7
 8000302:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000304:	1d3b      	adds	r3, r7, #4
 8000306:	2202      	movs	r2, #2
 8000308:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800030a:	1d3b      	adds	r3, r7, #4
 800030c:	2200      	movs	r2, #0
 800030e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000310:	1d3b      	adds	r3, r7, #4
 8000312:	2200      	movs	r2, #0
 8000314:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000316:	1d3b      	adds	r3, r7, #4
 8000318:	2102      	movs	r1, #2
 800031a:	0018      	movs	r0, r3
 800031c:	f001 fe64 	bl	8001fe8 <HAL_RCC_ClockConfig>
 8000320:	1e03      	subs	r3, r0, #0
 8000322:	d001      	beq.n	8000328 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000324:	f000 f940 	bl	80005a8 <Error_Handler>
  }
}
 8000328:	46c0      	nop			; (mov r8, r8)
 800032a:	46bd      	mov	sp, r7
 800032c:	b013      	add	sp, #76	; 0x4c
 800032e:	bd90      	pop	{r4, r7, pc}

08000330 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b084      	sub	sp, #16
 8000334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000336:	1d3b      	adds	r3, r7, #4
 8000338:	0018      	movs	r0, r3
 800033a:	230c      	movs	r3, #12
 800033c:	001a      	movs	r2, r3
 800033e:	2100      	movs	r1, #0
 8000340:	f003 fbe5 	bl	8003b0e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000344:	4b2d      	ldr	r3, [pc, #180]	; (80003fc <MX_ADC1_Init+0xcc>)
 8000346:	4a2e      	ldr	r2, [pc, #184]	; (8000400 <MX_ADC1_Init+0xd0>)
 8000348:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800034a:	4b2c      	ldr	r3, [pc, #176]	; (80003fc <MX_ADC1_Init+0xcc>)
 800034c:	2280      	movs	r2, #128	; 0x80
 800034e:	05d2      	lsls	r2, r2, #23
 8000350:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000352:	4b2a      	ldr	r3, [pc, #168]	; (80003fc <MX_ADC1_Init+0xcc>)
 8000354:	2200      	movs	r2, #0
 8000356:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000358:	4b28      	ldr	r3, [pc, #160]	; (80003fc <MX_ADC1_Init+0xcc>)
 800035a:	2200      	movs	r2, #0
 800035c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800035e:	4b27      	ldr	r3, [pc, #156]	; (80003fc <MX_ADC1_Init+0xcc>)
 8000360:	2200      	movs	r2, #0
 8000362:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000364:	4b25      	ldr	r3, [pc, #148]	; (80003fc <MX_ADC1_Init+0xcc>)
 8000366:	2204      	movs	r2, #4
 8000368:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800036a:	4b24      	ldr	r3, [pc, #144]	; (80003fc <MX_ADC1_Init+0xcc>)
 800036c:	2200      	movs	r2, #0
 800036e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000370:	4b22      	ldr	r3, [pc, #136]	; (80003fc <MX_ADC1_Init+0xcc>)
 8000372:	2200      	movs	r2, #0
 8000374:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000376:	4b21      	ldr	r3, [pc, #132]	; (80003fc <MX_ADC1_Init+0xcc>)
 8000378:	2200      	movs	r2, #0
 800037a:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 800037c:	4b1f      	ldr	r3, [pc, #124]	; (80003fc <MX_ADC1_Init+0xcc>)
 800037e:	2201      	movs	r2, #1
 8000380:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000382:	4b1e      	ldr	r3, [pc, #120]	; (80003fc <MX_ADC1_Init+0xcc>)
 8000384:	2220      	movs	r2, #32
 8000386:	2100      	movs	r1, #0
 8000388:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800038a:	4b1c      	ldr	r3, [pc, #112]	; (80003fc <MX_ADC1_Init+0xcc>)
 800038c:	2200      	movs	r2, #0
 800038e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000390:	4b1a      	ldr	r3, [pc, #104]	; (80003fc <MX_ADC1_Init+0xcc>)
 8000392:	2200      	movs	r2, #0
 8000394:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000396:	4b19      	ldr	r3, [pc, #100]	; (80003fc <MX_ADC1_Init+0xcc>)
 8000398:	222c      	movs	r2, #44	; 0x2c
 800039a:	2100      	movs	r1, #0
 800039c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800039e:	4b17      	ldr	r3, [pc, #92]	; (80003fc <MX_ADC1_Init+0xcc>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80003a4:	4b15      	ldr	r3, [pc, #84]	; (80003fc <MX_ADC1_Init+0xcc>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80003aa:	4b14      	ldr	r3, [pc, #80]	; (80003fc <MX_ADC1_Init+0xcc>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80003b0:	4b12      	ldr	r3, [pc, #72]	; (80003fc <MX_ADC1_Init+0xcc>)
 80003b2:	223c      	movs	r2, #60	; 0x3c
 80003b4:	2100      	movs	r1, #0
 80003b6:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80003b8:	4b10      	ldr	r3, [pc, #64]	; (80003fc <MX_ADC1_Init+0xcc>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80003be:	4b0f      	ldr	r3, [pc, #60]	; (80003fc <MX_ADC1_Init+0xcc>)
 80003c0:	0018      	movs	r0, r3
 80003c2:	f000 fc09 	bl	8000bd8 <HAL_ADC_Init>
 80003c6:	1e03      	subs	r3, r0, #0
 80003c8:	d001      	beq.n	80003ce <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80003ca:	f000 f8ed 	bl	80005a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80003ce:	1d3b      	adds	r3, r7, #4
 80003d0:	2201      	movs	r2, #1
 80003d2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003d4:	1d3b      	adds	r3, r7, #4
 80003d6:	2200      	movs	r2, #0
 80003d8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80003da:	1d3b      	adds	r3, r7, #4
 80003dc:	2200      	movs	r2, #0
 80003de:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003e0:	1d3a      	adds	r2, r7, #4
 80003e2:	4b06      	ldr	r3, [pc, #24]	; (80003fc <MX_ADC1_Init+0xcc>)
 80003e4:	0011      	movs	r1, r2
 80003e6:	0018      	movs	r0, r3
 80003e8:	f000 fd9e 	bl	8000f28 <HAL_ADC_ConfigChannel>
 80003ec:	1e03      	subs	r3, r0, #0
 80003ee:	d001      	beq.n	80003f4 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80003f0:	f000 f8da 	bl	80005a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003f4:	46c0      	nop			; (mov r8, r8)
 80003f6:	46bd      	mov	sp, r7
 80003f8:	b004      	add	sp, #16
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	20000028 	.word	0x20000028
 8000400:	40012400 	.word	0x40012400

08000404 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000408:	4b1b      	ldr	r3, [pc, #108]	; (8000478 <MX_SPI1_Init+0x74>)
 800040a:	4a1c      	ldr	r2, [pc, #112]	; (800047c <MX_SPI1_Init+0x78>)
 800040c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800040e:	4b1a      	ldr	r3, [pc, #104]	; (8000478 <MX_SPI1_Init+0x74>)
 8000410:	2282      	movs	r2, #130	; 0x82
 8000412:	0052      	lsls	r2, r2, #1
 8000414:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000416:	4b18      	ldr	r3, [pc, #96]	; (8000478 <MX_SPI1_Init+0x74>)
 8000418:	2200      	movs	r2, #0
 800041a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800041c:	4b16      	ldr	r3, [pc, #88]	; (8000478 <MX_SPI1_Init+0x74>)
 800041e:	22e0      	movs	r2, #224	; 0xe0
 8000420:	00d2      	lsls	r2, r2, #3
 8000422:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000424:	4b14      	ldr	r3, [pc, #80]	; (8000478 <MX_SPI1_Init+0x74>)
 8000426:	2200      	movs	r2, #0
 8000428:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800042a:	4b13      	ldr	r3, [pc, #76]	; (8000478 <MX_SPI1_Init+0x74>)
 800042c:	2200      	movs	r2, #0
 800042e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000430:	4b11      	ldr	r3, [pc, #68]	; (8000478 <MX_SPI1_Init+0x74>)
 8000432:	2280      	movs	r2, #128	; 0x80
 8000434:	02d2      	lsls	r2, r2, #11
 8000436:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000438:	4b0f      	ldr	r3, [pc, #60]	; (8000478 <MX_SPI1_Init+0x74>)
 800043a:	2200      	movs	r2, #0
 800043c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800043e:	4b0e      	ldr	r3, [pc, #56]	; (8000478 <MX_SPI1_Init+0x74>)
 8000440:	2200      	movs	r2, #0
 8000442:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000444:	4b0c      	ldr	r3, [pc, #48]	; (8000478 <MX_SPI1_Init+0x74>)
 8000446:	2200      	movs	r2, #0
 8000448:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800044a:	4b0b      	ldr	r3, [pc, #44]	; (8000478 <MX_SPI1_Init+0x74>)
 800044c:	2200      	movs	r2, #0
 800044e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000450:	4b09      	ldr	r3, [pc, #36]	; (8000478 <MX_SPI1_Init+0x74>)
 8000452:	2207      	movs	r2, #7
 8000454:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000456:	4b08      	ldr	r3, [pc, #32]	; (8000478 <MX_SPI1_Init+0x74>)
 8000458:	2200      	movs	r2, #0
 800045a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800045c:	4b06      	ldr	r3, [pc, #24]	; (8000478 <MX_SPI1_Init+0x74>)
 800045e:	2208      	movs	r2, #8
 8000460:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000462:	4b05      	ldr	r3, [pc, #20]	; (8000478 <MX_SPI1_Init+0x74>)
 8000464:	0018      	movs	r0, r3
 8000466:	f002 f88f 	bl	8002588 <HAL_SPI_Init>
 800046a:	1e03      	subs	r3, r0, #0
 800046c:	d001      	beq.n	8000472 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800046e:	f000 f89b 	bl	80005a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000472:	46c0      	nop			; (mov r8, r8)
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}
 8000478:	2000008c 	.word	0x2000008c
 800047c:	40013000 	.word	0x40013000

08000480 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000484:	4b16      	ldr	r3, [pc, #88]	; (80004e0 <MX_USART2_UART_Init+0x60>)
 8000486:	4a17      	ldr	r2, [pc, #92]	; (80004e4 <MX_USART2_UART_Init+0x64>)
 8000488:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800048a:	4b15      	ldr	r3, [pc, #84]	; (80004e0 <MX_USART2_UART_Init+0x60>)
 800048c:	22e1      	movs	r2, #225	; 0xe1
 800048e:	0252      	lsls	r2, r2, #9
 8000490:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000492:	4b13      	ldr	r3, [pc, #76]	; (80004e0 <MX_USART2_UART_Init+0x60>)
 8000494:	2200      	movs	r2, #0
 8000496:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000498:	4b11      	ldr	r3, [pc, #68]	; (80004e0 <MX_USART2_UART_Init+0x60>)
 800049a:	2200      	movs	r2, #0
 800049c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800049e:	4b10      	ldr	r3, [pc, #64]	; (80004e0 <MX_USART2_UART_Init+0x60>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004a4:	4b0e      	ldr	r3, [pc, #56]	; (80004e0 <MX_USART2_UART_Init+0x60>)
 80004a6:	220c      	movs	r2, #12
 80004a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004aa:	4b0d      	ldr	r3, [pc, #52]	; (80004e0 <MX_USART2_UART_Init+0x60>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004b0:	4b0b      	ldr	r3, [pc, #44]	; (80004e0 <MX_USART2_UART_Init+0x60>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004b6:	4b0a      	ldr	r3, [pc, #40]	; (80004e0 <MX_USART2_UART_Init+0x60>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80004bc:	4b08      	ldr	r3, [pc, #32]	; (80004e0 <MX_USART2_UART_Init+0x60>)
 80004be:	2200      	movs	r2, #0
 80004c0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004c2:	4b07      	ldr	r3, [pc, #28]	; (80004e0 <MX_USART2_UART_Init+0x60>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004c8:	4b05      	ldr	r3, [pc, #20]	; (80004e0 <MX_USART2_UART_Init+0x60>)
 80004ca:	0018      	movs	r0, r3
 80004cc:	f002 f914 	bl	80026f8 <HAL_UART_Init>
 80004d0:	1e03      	subs	r3, r0, #0
 80004d2:	d001      	beq.n	80004d8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80004d4:	f000 f868 	bl	80005a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80004d8:	46c0      	nop			; (mov r8, r8)
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	200000f0 	.word	0x200000f0
 80004e4:	40004400 	.word	0x40004400

080004e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004e8:	b590      	push	{r4, r7, lr}
 80004ea:	b089      	sub	sp, #36	; 0x24
 80004ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ee:	240c      	movs	r4, #12
 80004f0:	193b      	adds	r3, r7, r4
 80004f2:	0018      	movs	r0, r3
 80004f4:	2314      	movs	r3, #20
 80004f6:	001a      	movs	r2, r3
 80004f8:	2100      	movs	r1, #0
 80004fa:	f003 fb08 	bl	8003b0e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004fe:	4b28      	ldr	r3, [pc, #160]	; (80005a0 <MX_GPIO_Init+0xb8>)
 8000500:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000502:	4b27      	ldr	r3, [pc, #156]	; (80005a0 <MX_GPIO_Init+0xb8>)
 8000504:	2102      	movs	r1, #2
 8000506:	430a      	orrs	r2, r1
 8000508:	635a      	str	r2, [r3, #52]	; 0x34
 800050a:	4b25      	ldr	r3, [pc, #148]	; (80005a0 <MX_GPIO_Init+0xb8>)
 800050c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800050e:	2202      	movs	r2, #2
 8000510:	4013      	ands	r3, r2
 8000512:	60bb      	str	r3, [r7, #8]
 8000514:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000516:	4b22      	ldr	r3, [pc, #136]	; (80005a0 <MX_GPIO_Init+0xb8>)
 8000518:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800051a:	4b21      	ldr	r3, [pc, #132]	; (80005a0 <MX_GPIO_Init+0xb8>)
 800051c:	2101      	movs	r1, #1
 800051e:	430a      	orrs	r2, r1
 8000520:	635a      	str	r2, [r3, #52]	; 0x34
 8000522:	4b1f      	ldr	r3, [pc, #124]	; (80005a0 <MX_GPIO_Init+0xb8>)
 8000524:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000526:	2201      	movs	r2, #1
 8000528:	4013      	ands	r3, r2
 800052a:	607b      	str	r3, [r7, #4]
 800052c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_3, GPIO_PIN_RESET);
 800052e:	4b1d      	ldr	r3, [pc, #116]	; (80005a4 <MX_GPIO_Init+0xbc>)
 8000530:	2200      	movs	r2, #0
 8000532:	2109      	movs	r1, #9
 8000534:	0018      	movs	r0, r3
 8000536:	f001 f9dd 	bl	80018f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800053a:	23c0      	movs	r3, #192	; 0xc0
 800053c:	0159      	lsls	r1, r3, #5
 800053e:	23a0      	movs	r3, #160	; 0xa0
 8000540:	05db      	lsls	r3, r3, #23
 8000542:	2200      	movs	r2, #0
 8000544:	0018      	movs	r0, r3
 8000546:	f001 f9d5 	bl	80018f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 800054a:	193b      	adds	r3, r7, r4
 800054c:	2209      	movs	r2, #9
 800054e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000550:	193b      	adds	r3, r7, r4
 8000552:	2201      	movs	r2, #1
 8000554:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000556:	193b      	adds	r3, r7, r4
 8000558:	2200      	movs	r2, #0
 800055a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800055c:	193b      	adds	r3, r7, r4
 800055e:	2200      	movs	r2, #0
 8000560:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000562:	193b      	adds	r3, r7, r4
 8000564:	4a0f      	ldr	r2, [pc, #60]	; (80005a4 <MX_GPIO_Init+0xbc>)
 8000566:	0019      	movs	r1, r3
 8000568:	0010      	movs	r0, r2
 800056a:	f001 f85f 	bl	800162c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800056e:	0021      	movs	r1, r4
 8000570:	187b      	adds	r3, r7, r1
 8000572:	22c0      	movs	r2, #192	; 0xc0
 8000574:	0152      	lsls	r2, r2, #5
 8000576:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000578:	187b      	adds	r3, r7, r1
 800057a:	2201      	movs	r2, #1
 800057c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2200      	movs	r2, #0
 8000582:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2200      	movs	r2, #0
 8000588:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800058a:	187a      	adds	r2, r7, r1
 800058c:	23a0      	movs	r3, #160	; 0xa0
 800058e:	05db      	lsls	r3, r3, #23
 8000590:	0011      	movs	r1, r2
 8000592:	0018      	movs	r0, r3
 8000594:	f001 f84a 	bl	800162c <HAL_GPIO_Init>

}
 8000598:	46c0      	nop			; (mov r8, r8)
 800059a:	46bd      	mov	sp, r7
 800059c:	b009      	add	sp, #36	; 0x24
 800059e:	bd90      	pop	{r4, r7, pc}
 80005a0:	40021000 	.word	0x40021000
 80005a4:	50000400 	.word	0x50000400

080005a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005ac:	b672      	cpsid	i
}
 80005ae:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005b0:	e7fe      	b.n	80005b0 <Error_Handler+0x8>
	...

080005b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ba:	4b0f      	ldr	r3, [pc, #60]	; (80005f8 <HAL_MspInit+0x44>)
 80005bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005be:	4b0e      	ldr	r3, [pc, #56]	; (80005f8 <HAL_MspInit+0x44>)
 80005c0:	2101      	movs	r1, #1
 80005c2:	430a      	orrs	r2, r1
 80005c4:	641a      	str	r2, [r3, #64]	; 0x40
 80005c6:	4b0c      	ldr	r3, [pc, #48]	; (80005f8 <HAL_MspInit+0x44>)
 80005c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005ca:	2201      	movs	r2, #1
 80005cc:	4013      	ands	r3, r2
 80005ce:	607b      	str	r3, [r7, #4]
 80005d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005d2:	4b09      	ldr	r3, [pc, #36]	; (80005f8 <HAL_MspInit+0x44>)
 80005d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80005d6:	4b08      	ldr	r3, [pc, #32]	; (80005f8 <HAL_MspInit+0x44>)
 80005d8:	2180      	movs	r1, #128	; 0x80
 80005da:	0549      	lsls	r1, r1, #21
 80005dc:	430a      	orrs	r2, r1
 80005de:	63da      	str	r2, [r3, #60]	; 0x3c
 80005e0:	4b05      	ldr	r3, [pc, #20]	; (80005f8 <HAL_MspInit+0x44>)
 80005e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80005e4:	2380      	movs	r3, #128	; 0x80
 80005e6:	055b      	lsls	r3, r3, #21
 80005e8:	4013      	ands	r3, r2
 80005ea:	603b      	str	r3, [r7, #0]
 80005ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ee:	46c0      	nop			; (mov r8, r8)
 80005f0:	46bd      	mov	sp, r7
 80005f2:	b002      	add	sp, #8
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	40021000 	.word	0x40021000

080005fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80005fc:	b590      	push	{r4, r7, lr}
 80005fe:	b091      	sub	sp, #68	; 0x44
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000604:	232c      	movs	r3, #44	; 0x2c
 8000606:	18fb      	adds	r3, r7, r3
 8000608:	0018      	movs	r0, r3
 800060a:	2314      	movs	r3, #20
 800060c:	001a      	movs	r2, r3
 800060e:	2100      	movs	r1, #0
 8000610:	f003 fa7d 	bl	8003b0e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000614:	2414      	movs	r4, #20
 8000616:	193b      	adds	r3, r7, r4
 8000618:	0018      	movs	r0, r3
 800061a:	2318      	movs	r3, #24
 800061c:	001a      	movs	r2, r3
 800061e:	2100      	movs	r1, #0
 8000620:	f003 fa75 	bl	8003b0e <memset>
  if(hadc->Instance==ADC1)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a2e      	ldr	r2, [pc, #184]	; (80006e4 <HAL_ADC_MspInit+0xe8>)
 800062a:	4293      	cmp	r3, r2
 800062c:	d155      	bne.n	80006da <HAL_ADC_MspInit+0xde>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800062e:	193b      	adds	r3, r7, r4
 8000630:	2280      	movs	r2, #128	; 0x80
 8000632:	01d2      	lsls	r2, r2, #7
 8000634:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000636:	193b      	adds	r3, r7, r4
 8000638:	2200      	movs	r2, #0
 800063a:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800063c:	193b      	adds	r3, r7, r4
 800063e:	0018      	movs	r0, r3
 8000640:	f001 fe7c 	bl	800233c <HAL_RCCEx_PeriphCLKConfig>
 8000644:	1e03      	subs	r3, r0, #0
 8000646:	d001      	beq.n	800064c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000648:	f7ff ffae 	bl	80005a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800064c:	4b26      	ldr	r3, [pc, #152]	; (80006e8 <HAL_ADC_MspInit+0xec>)
 800064e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000650:	4b25      	ldr	r3, [pc, #148]	; (80006e8 <HAL_ADC_MspInit+0xec>)
 8000652:	2180      	movs	r1, #128	; 0x80
 8000654:	0349      	lsls	r1, r1, #13
 8000656:	430a      	orrs	r2, r1
 8000658:	641a      	str	r2, [r3, #64]	; 0x40
 800065a:	4b23      	ldr	r3, [pc, #140]	; (80006e8 <HAL_ADC_MspInit+0xec>)
 800065c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800065e:	2380      	movs	r3, #128	; 0x80
 8000660:	035b      	lsls	r3, r3, #13
 8000662:	4013      	ands	r3, r2
 8000664:	613b      	str	r3, [r7, #16]
 8000666:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000668:	4b1f      	ldr	r3, [pc, #124]	; (80006e8 <HAL_ADC_MspInit+0xec>)
 800066a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800066c:	4b1e      	ldr	r3, [pc, #120]	; (80006e8 <HAL_ADC_MspInit+0xec>)
 800066e:	2102      	movs	r1, #2
 8000670:	430a      	orrs	r2, r1
 8000672:	635a      	str	r2, [r3, #52]	; 0x34
 8000674:	4b1c      	ldr	r3, [pc, #112]	; (80006e8 <HAL_ADC_MspInit+0xec>)
 8000676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000678:	2202      	movs	r2, #2
 800067a:	4013      	ands	r3, r2
 800067c:	60fb      	str	r3, [r7, #12]
 800067e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000680:	4b19      	ldr	r3, [pc, #100]	; (80006e8 <HAL_ADC_MspInit+0xec>)
 8000682:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000684:	4b18      	ldr	r3, [pc, #96]	; (80006e8 <HAL_ADC_MspInit+0xec>)
 8000686:	2101      	movs	r1, #1
 8000688:	430a      	orrs	r2, r1
 800068a:	635a      	str	r2, [r3, #52]	; 0x34
 800068c:	4b16      	ldr	r3, [pc, #88]	; (80006e8 <HAL_ADC_MspInit+0xec>)
 800068e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000690:	2201      	movs	r2, #1
 8000692:	4013      	ands	r3, r2
 8000694:	60bb      	str	r3, [r7, #8]
 8000696:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB7     ------> ADC1_IN11
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000698:	242c      	movs	r4, #44	; 0x2c
 800069a:	193b      	adds	r3, r7, r4
 800069c:	2280      	movs	r2, #128	; 0x80
 800069e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a0:	193b      	adds	r3, r7, r4
 80006a2:	2203      	movs	r2, #3
 80006a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	193b      	adds	r3, r7, r4
 80006a8:	2200      	movs	r2, #0
 80006aa:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ac:	193b      	adds	r3, r7, r4
 80006ae:	4a0f      	ldr	r2, [pc, #60]	; (80006ec <HAL_ADC_MspInit+0xf0>)
 80006b0:	0019      	movs	r1, r3
 80006b2:	0010      	movs	r0, r2
 80006b4:	f000 ffba 	bl	800162c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80006b8:	0021      	movs	r1, r4
 80006ba:	187b      	adds	r3, r7, r1
 80006bc:	2203      	movs	r2, #3
 80006be:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	2203      	movs	r2, #3
 80006c4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	2200      	movs	r2, #0
 80006ca:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006cc:	187a      	adds	r2, r7, r1
 80006ce:	23a0      	movs	r3, #160	; 0xa0
 80006d0:	05db      	lsls	r3, r3, #23
 80006d2:	0011      	movs	r1, r2
 80006d4:	0018      	movs	r0, r3
 80006d6:	f000 ffa9 	bl	800162c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80006da:	46c0      	nop			; (mov r8, r8)
 80006dc:	46bd      	mov	sp, r7
 80006de:	b011      	add	sp, #68	; 0x44
 80006e0:	bd90      	pop	{r4, r7, pc}
 80006e2:	46c0      	nop			; (mov r8, r8)
 80006e4:	40012400 	.word	0x40012400
 80006e8:	40021000 	.word	0x40021000
 80006ec:	50000400 	.word	0x50000400

080006f0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80006f0:	b590      	push	{r4, r7, lr}
 80006f2:	b08b      	sub	sp, #44	; 0x2c
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f8:	2414      	movs	r4, #20
 80006fa:	193b      	adds	r3, r7, r4
 80006fc:	0018      	movs	r0, r3
 80006fe:	2314      	movs	r3, #20
 8000700:	001a      	movs	r2, r3
 8000702:	2100      	movs	r1, #0
 8000704:	f003 fa03 	bl	8003b0e <memset>
  if(hspi->Instance==SPI1)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a1b      	ldr	r2, [pc, #108]	; (800077c <HAL_SPI_MspInit+0x8c>)
 800070e:	4293      	cmp	r3, r2
 8000710:	d130      	bne.n	8000774 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000712:	4b1b      	ldr	r3, [pc, #108]	; (8000780 <HAL_SPI_MspInit+0x90>)
 8000714:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000716:	4b1a      	ldr	r3, [pc, #104]	; (8000780 <HAL_SPI_MspInit+0x90>)
 8000718:	2180      	movs	r1, #128	; 0x80
 800071a:	0149      	lsls	r1, r1, #5
 800071c:	430a      	orrs	r2, r1
 800071e:	641a      	str	r2, [r3, #64]	; 0x40
 8000720:	4b17      	ldr	r3, [pc, #92]	; (8000780 <HAL_SPI_MspInit+0x90>)
 8000722:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000724:	2380      	movs	r3, #128	; 0x80
 8000726:	015b      	lsls	r3, r3, #5
 8000728:	4013      	ands	r3, r2
 800072a:	613b      	str	r3, [r7, #16]
 800072c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800072e:	4b14      	ldr	r3, [pc, #80]	; (8000780 <HAL_SPI_MspInit+0x90>)
 8000730:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000732:	4b13      	ldr	r3, [pc, #76]	; (8000780 <HAL_SPI_MspInit+0x90>)
 8000734:	2101      	movs	r1, #1
 8000736:	430a      	orrs	r2, r1
 8000738:	635a      	str	r2, [r3, #52]	; 0x34
 800073a:	4b11      	ldr	r3, [pc, #68]	; (8000780 <HAL_SPI_MspInit+0x90>)
 800073c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800073e:	2201      	movs	r2, #1
 8000740:	4013      	ands	r3, r2
 8000742:	60fb      	str	r3, [r7, #12]
 8000744:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000746:	0021      	movs	r1, r4
 8000748:	187b      	adds	r3, r7, r1
 800074a:	22f0      	movs	r2, #240	; 0xf0
 800074c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800074e:	187b      	adds	r3, r7, r1
 8000750:	2202      	movs	r2, #2
 8000752:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000754:	187b      	adds	r3, r7, r1
 8000756:	2200      	movs	r2, #0
 8000758:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075a:	187b      	adds	r3, r7, r1
 800075c:	2200      	movs	r2, #0
 800075e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000760:	187b      	adds	r3, r7, r1
 8000762:	2200      	movs	r2, #0
 8000764:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000766:	187a      	adds	r2, r7, r1
 8000768:	23a0      	movs	r3, #160	; 0xa0
 800076a:	05db      	lsls	r3, r3, #23
 800076c:	0011      	movs	r1, r2
 800076e:	0018      	movs	r0, r3
 8000770:	f000 ff5c 	bl	800162c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000774:	46c0      	nop			; (mov r8, r8)
 8000776:	46bd      	mov	sp, r7
 8000778:	b00b      	add	sp, #44	; 0x2c
 800077a:	bd90      	pop	{r4, r7, pc}
 800077c:	40013000 	.word	0x40013000
 8000780:	40021000 	.word	0x40021000

08000784 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000784:	b590      	push	{r4, r7, lr}
 8000786:	b08b      	sub	sp, #44	; 0x2c
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078c:	2414      	movs	r4, #20
 800078e:	193b      	adds	r3, r7, r4
 8000790:	0018      	movs	r0, r3
 8000792:	2314      	movs	r3, #20
 8000794:	001a      	movs	r2, r3
 8000796:	2100      	movs	r1, #0
 8000798:	f003 f9b9 	bl	8003b0e <memset>
  if(huart->Instance==USART2)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a1f      	ldr	r2, [pc, #124]	; (8000820 <HAL_UART_MspInit+0x9c>)
 80007a2:	4293      	cmp	r3, r2
 80007a4:	d138      	bne.n	8000818 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007a6:	4b1f      	ldr	r3, [pc, #124]	; (8000824 <HAL_UART_MspInit+0xa0>)
 80007a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80007aa:	4b1e      	ldr	r3, [pc, #120]	; (8000824 <HAL_UART_MspInit+0xa0>)
 80007ac:	2180      	movs	r1, #128	; 0x80
 80007ae:	0289      	lsls	r1, r1, #10
 80007b0:	430a      	orrs	r2, r1
 80007b2:	63da      	str	r2, [r3, #60]	; 0x3c
 80007b4:	4b1b      	ldr	r3, [pc, #108]	; (8000824 <HAL_UART_MspInit+0xa0>)
 80007b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80007b8:	2380      	movs	r3, #128	; 0x80
 80007ba:	029b      	lsls	r3, r3, #10
 80007bc:	4013      	ands	r3, r2
 80007be:	613b      	str	r3, [r7, #16]
 80007c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c2:	4b18      	ldr	r3, [pc, #96]	; (8000824 <HAL_UART_MspInit+0xa0>)
 80007c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007c6:	4b17      	ldr	r3, [pc, #92]	; (8000824 <HAL_UART_MspInit+0xa0>)
 80007c8:	2101      	movs	r1, #1
 80007ca:	430a      	orrs	r2, r1
 80007cc:	635a      	str	r2, [r3, #52]	; 0x34
 80007ce:	4b15      	ldr	r3, [pc, #84]	; (8000824 <HAL_UART_MspInit+0xa0>)
 80007d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007d2:	2201      	movs	r2, #1
 80007d4:	4013      	ands	r3, r2
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80007da:	0021      	movs	r1, r4
 80007dc:	187b      	adds	r3, r7, r1
 80007de:	220c      	movs	r2, #12
 80007e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e2:	187b      	adds	r3, r7, r1
 80007e4:	2202      	movs	r2, #2
 80007e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e8:	187b      	adds	r3, r7, r1
 80007ea:	2200      	movs	r2, #0
 80007ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ee:	187b      	adds	r3, r7, r1
 80007f0:	2200      	movs	r2, #0
 80007f2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80007f4:	187b      	adds	r3, r7, r1
 80007f6:	2201      	movs	r2, #1
 80007f8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fa:	187a      	adds	r2, r7, r1
 80007fc:	23a0      	movs	r3, #160	; 0xa0
 80007fe:	05db      	lsls	r3, r3, #23
 8000800:	0011      	movs	r1, r2
 8000802:	0018      	movs	r0, r3
 8000804:	f000 ff12 	bl	800162c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000808:	2200      	movs	r2, #0
 800080a:	2100      	movs	r1, #0
 800080c:	201c      	movs	r0, #28
 800080e:	f000 fe0f 	bl	8001430 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000812:	201c      	movs	r0, #28
 8000814:	f000 fe21 	bl	800145a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000818:	46c0      	nop			; (mov r8, r8)
 800081a:	46bd      	mov	sp, r7
 800081c:	b00b      	add	sp, #44	; 0x2c
 800081e:	bd90      	pop	{r4, r7, pc}
 8000820:	40004400 	.word	0x40004400
 8000824:	40021000 	.word	0x40021000

08000828 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800082c:	e7fe      	b.n	800082c <NMI_Handler+0x4>

0800082e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800082e:	b580      	push	{r7, lr}
 8000830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000832:	e7fe      	b.n	8000832 <HardFault_Handler+0x4>

08000834 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000838:	46c0      	nop			; (mov r8, r8)
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}

0800083e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800083e:	b580      	push	{r7, lr}
 8000840:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000842:	46c0      	nop			; (mov r8, r8)
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800084c:	f000 f8aa 	bl	80009a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000850:	46c0      	nop			; (mov r8, r8)
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
	...

08000858 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800085c:	4b03      	ldr	r3, [pc, #12]	; (800086c <USART2_IRQHandler+0x14>)
 800085e:	0018      	movs	r0, r3
 8000860:	f002 f848 	bl	80028f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000864:	46c0      	nop			; (mov r8, r8)
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	200000f0 	.word	0x200000f0

08000870 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000874:	46c0      	nop			; (mov r8, r8)
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
	...

0800087c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800087c:	480d      	ldr	r0, [pc, #52]	; (80008b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800087e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000880:	f7ff fff6 	bl	8000870 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000884:	480c      	ldr	r0, [pc, #48]	; (80008b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000886:	490d      	ldr	r1, [pc, #52]	; (80008bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000888:	4a0d      	ldr	r2, [pc, #52]	; (80008c0 <LoopForever+0xe>)
  movs r3, #0
 800088a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800088c:	e002      	b.n	8000894 <LoopCopyDataInit>

0800088e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800088e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000892:	3304      	adds	r3, #4

08000894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000898:	d3f9      	bcc.n	800088e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800089a:	4a0a      	ldr	r2, [pc, #40]	; (80008c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800089c:	4c0a      	ldr	r4, [pc, #40]	; (80008c8 <LoopForever+0x16>)
  movs r3, #0
 800089e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008a0:	e001      	b.n	80008a6 <LoopFillZerobss>

080008a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008a4:	3204      	adds	r2, #4

080008a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008a8:	d3fb      	bcc.n	80008a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008aa:	f003 f903 	bl	8003ab4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80008ae:	f7ff fcbb 	bl	8000228 <main>

080008b2 <LoopForever>:

LoopForever:
  b LoopForever
 80008b2:	e7fe      	b.n	80008b2 <LoopForever>
  ldr   r0, =_estack
 80008b4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80008b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008bc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008c0:	08003bc8 	.word	0x08003bc8
  ldr r2, =_sbss
 80008c4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008c8:	200001c8 	.word	0x200001c8

080008cc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008cc:	e7fe      	b.n	80008cc <ADC1_IRQHandler>
	...

080008d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80008d6:	1dfb      	adds	r3, r7, #7
 80008d8:	2200      	movs	r2, #0
 80008da:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008dc:	4b0b      	ldr	r3, [pc, #44]	; (800090c <HAL_Init+0x3c>)
 80008de:	681a      	ldr	r2, [r3, #0]
 80008e0:	4b0a      	ldr	r3, [pc, #40]	; (800090c <HAL_Init+0x3c>)
 80008e2:	2180      	movs	r1, #128	; 0x80
 80008e4:	0049      	lsls	r1, r1, #1
 80008e6:	430a      	orrs	r2, r1
 80008e8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008ea:	2003      	movs	r0, #3
 80008ec:	f000 f810 	bl	8000910 <HAL_InitTick>
 80008f0:	1e03      	subs	r3, r0, #0
 80008f2:	d003      	beq.n	80008fc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80008f4:	1dfb      	adds	r3, r7, #7
 80008f6:	2201      	movs	r2, #1
 80008f8:	701a      	strb	r2, [r3, #0]
 80008fa:	e001      	b.n	8000900 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80008fc:	f7ff fe5a 	bl	80005b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000900:	1dfb      	adds	r3, r7, #7
 8000902:	781b      	ldrb	r3, [r3, #0]
}
 8000904:	0018      	movs	r0, r3
 8000906:	46bd      	mov	sp, r7
 8000908:	b002      	add	sp, #8
 800090a:	bd80      	pop	{r7, pc}
 800090c:	40022000 	.word	0x40022000

08000910 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000910:	b590      	push	{r4, r7, lr}
 8000912:	b085      	sub	sp, #20
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000918:	230f      	movs	r3, #15
 800091a:	18fb      	adds	r3, r7, r3
 800091c:	2200      	movs	r2, #0
 800091e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000920:	4b1d      	ldr	r3, [pc, #116]	; (8000998 <HAL_InitTick+0x88>)
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	2b00      	cmp	r3, #0
 8000926:	d02b      	beq.n	8000980 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000928:	4b1c      	ldr	r3, [pc, #112]	; (800099c <HAL_InitTick+0x8c>)
 800092a:	681c      	ldr	r4, [r3, #0]
 800092c:	4b1a      	ldr	r3, [pc, #104]	; (8000998 <HAL_InitTick+0x88>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	0019      	movs	r1, r3
 8000932:	23fa      	movs	r3, #250	; 0xfa
 8000934:	0098      	lsls	r0, r3, #2
 8000936:	f7ff fbeb 	bl	8000110 <__udivsi3>
 800093a:	0003      	movs	r3, r0
 800093c:	0019      	movs	r1, r3
 800093e:	0020      	movs	r0, r4
 8000940:	f7ff fbe6 	bl	8000110 <__udivsi3>
 8000944:	0003      	movs	r3, r0
 8000946:	0018      	movs	r0, r3
 8000948:	f000 fd97 	bl	800147a <HAL_SYSTICK_Config>
 800094c:	1e03      	subs	r3, r0, #0
 800094e:	d112      	bne.n	8000976 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	2b03      	cmp	r3, #3
 8000954:	d80a      	bhi.n	800096c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000956:	6879      	ldr	r1, [r7, #4]
 8000958:	2301      	movs	r3, #1
 800095a:	425b      	negs	r3, r3
 800095c:	2200      	movs	r2, #0
 800095e:	0018      	movs	r0, r3
 8000960:	f000 fd66 	bl	8001430 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000964:	4b0e      	ldr	r3, [pc, #56]	; (80009a0 <HAL_InitTick+0x90>)
 8000966:	687a      	ldr	r2, [r7, #4]
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	e00d      	b.n	8000988 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800096c:	230f      	movs	r3, #15
 800096e:	18fb      	adds	r3, r7, r3
 8000970:	2201      	movs	r2, #1
 8000972:	701a      	strb	r2, [r3, #0]
 8000974:	e008      	b.n	8000988 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000976:	230f      	movs	r3, #15
 8000978:	18fb      	adds	r3, r7, r3
 800097a:	2201      	movs	r2, #1
 800097c:	701a      	strb	r2, [r3, #0]
 800097e:	e003      	b.n	8000988 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000980:	230f      	movs	r3, #15
 8000982:	18fb      	adds	r3, r7, r3
 8000984:	2201      	movs	r2, #1
 8000986:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000988:	230f      	movs	r3, #15
 800098a:	18fb      	adds	r3, r7, r3
 800098c:	781b      	ldrb	r3, [r3, #0]
}
 800098e:	0018      	movs	r0, r3
 8000990:	46bd      	mov	sp, r7
 8000992:	b005      	add	sp, #20
 8000994:	bd90      	pop	{r4, r7, pc}
 8000996:	46c0      	nop			; (mov r8, r8)
 8000998:	20000008 	.word	0x20000008
 800099c:	20000000 	.word	0x20000000
 80009a0:	20000004 	.word	0x20000004

080009a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80009a8:	4b05      	ldr	r3, [pc, #20]	; (80009c0 <HAL_IncTick+0x1c>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	001a      	movs	r2, r3
 80009ae:	4b05      	ldr	r3, [pc, #20]	; (80009c4 <HAL_IncTick+0x20>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	18d2      	adds	r2, r2, r3
 80009b4:	4b03      	ldr	r3, [pc, #12]	; (80009c4 <HAL_IncTick+0x20>)
 80009b6:	601a      	str	r2, [r3, #0]
}
 80009b8:	46c0      	nop			; (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	46c0      	nop			; (mov r8, r8)
 80009c0:	20000008 	.word	0x20000008
 80009c4:	200001c4 	.word	0x200001c4

080009c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  return uwTick;
 80009cc:	4b02      	ldr	r3, [pc, #8]	; (80009d8 <HAL_GetTick+0x10>)
 80009ce:	681b      	ldr	r3, [r3, #0]
}
 80009d0:	0018      	movs	r0, r3
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	46c0      	nop			; (mov r8, r8)
 80009d8:	200001c4 	.word	0x200001c4

080009dc <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4a05      	ldr	r2, [pc, #20]	; (8000a00 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80009ec:	401a      	ands	r2, r3
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	431a      	orrs	r2, r3
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	601a      	str	r2, [r3, #0]
}
 80009f6:	46c0      	nop			; (mov r8, r8)
 80009f8:	46bd      	mov	sp, r7
 80009fa:	b002      	add	sp, #8
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	46c0      	nop			; (mov r8, r8)
 8000a00:	fe3fffff 	.word	0xfe3fffff

08000a04 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681a      	ldr	r2, [r3, #0]
 8000a10:	23e0      	movs	r3, #224	; 0xe0
 8000a12:	045b      	lsls	r3, r3, #17
 8000a14:	4013      	ands	r3, r2
}
 8000a16:	0018      	movs	r0, r3
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	b002      	add	sp, #8
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	b084      	sub	sp, #16
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	60f8      	str	r0, [r7, #12]
 8000a26:	60b9      	str	r1, [r7, #8]
 8000a28:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	695b      	ldr	r3, [r3, #20]
 8000a2e:	68ba      	ldr	r2, [r7, #8]
 8000a30:	2104      	movs	r1, #4
 8000a32:	400a      	ands	r2, r1
 8000a34:	2107      	movs	r1, #7
 8000a36:	4091      	lsls	r1, r2
 8000a38:	000a      	movs	r2, r1
 8000a3a:	43d2      	mvns	r2, r2
 8000a3c:	401a      	ands	r2, r3
 8000a3e:	68bb      	ldr	r3, [r7, #8]
 8000a40:	2104      	movs	r1, #4
 8000a42:	400b      	ands	r3, r1
 8000a44:	6879      	ldr	r1, [r7, #4]
 8000a46:	4099      	lsls	r1, r3
 8000a48:	000b      	movs	r3, r1
 8000a4a:	431a      	orrs	r2, r3
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000a50:	46c0      	nop			; (mov r8, r8)
 8000a52:	46bd      	mov	sp, r7
 8000a54:	b004      	add	sp, #16
 8000a56:	bd80      	pop	{r7, pc}

08000a58 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
 8000a60:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	695b      	ldr	r3, [r3, #20]
 8000a66:	683a      	ldr	r2, [r7, #0]
 8000a68:	2104      	movs	r1, #4
 8000a6a:	400a      	ands	r2, r1
 8000a6c:	2107      	movs	r1, #7
 8000a6e:	4091      	lsls	r1, r2
 8000a70:	000a      	movs	r2, r1
 8000a72:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	2104      	movs	r1, #4
 8000a78:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000a7a:	40da      	lsrs	r2, r3
 8000a7c:	0013      	movs	r3, r2
}
 8000a7e:	0018      	movs	r0, r3
 8000a80:	46bd      	mov	sp, r7
 8000a82:	b002      	add	sp, #8
 8000a84:	bd80      	pop	{r7, pc}

08000a86 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000a86:	b580      	push	{r7, lr}
 8000a88:	b084      	sub	sp, #16
 8000a8a:	af00      	add	r7, sp, #0
 8000a8c:	60f8      	str	r0, [r7, #12]
 8000a8e:	60b9      	str	r1, [r7, #8]
 8000a90:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a96:	68ba      	ldr	r2, [r7, #8]
 8000a98:	211f      	movs	r1, #31
 8000a9a:	400a      	ands	r2, r1
 8000a9c:	210f      	movs	r1, #15
 8000a9e:	4091      	lsls	r1, r2
 8000aa0:	000a      	movs	r2, r1
 8000aa2:	43d2      	mvns	r2, r2
 8000aa4:	401a      	ands	r2, r3
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	0e9b      	lsrs	r3, r3, #26
 8000aaa:	210f      	movs	r1, #15
 8000aac:	4019      	ands	r1, r3
 8000aae:	68bb      	ldr	r3, [r7, #8]
 8000ab0:	201f      	movs	r0, #31
 8000ab2:	4003      	ands	r3, r0
 8000ab4:	4099      	lsls	r1, r3
 8000ab6:	000b      	movs	r3, r1
 8000ab8:	431a      	orrs	r2, r3
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000abe:	46c0      	nop			; (mov r8, r8)
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	b004      	add	sp, #16
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	b082      	sub	sp, #8
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	6078      	str	r0, [r7, #4]
 8000ace:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	035b      	lsls	r3, r3, #13
 8000ad8:	0b5b      	lsrs	r3, r3, #13
 8000ada:	431a      	orrs	r2, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ae0:	46c0      	nop			; (mov r8, r8)
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	b002      	add	sp, #8
 8000ae6:	bd80      	pop	{r7, pc}

08000ae8 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000af6:	683a      	ldr	r2, [r7, #0]
 8000af8:	0352      	lsls	r2, r2, #13
 8000afa:	0b52      	lsrs	r2, r2, #13
 8000afc:	43d2      	mvns	r2, r2
 8000afe:	401a      	ands	r2, r3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b04:	46c0      	nop			; (mov r8, r8)
 8000b06:	46bd      	mov	sp, r7
 8000b08:	b002      	add	sp, #8
 8000b0a:	bd80      	pop	{r7, pc}

08000b0c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	60f8      	str	r0, [r7, #12]
 8000b14:	60b9      	str	r1, [r7, #8]
 8000b16:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	695b      	ldr	r3, [r3, #20]
 8000b1c:	68ba      	ldr	r2, [r7, #8]
 8000b1e:	0212      	lsls	r2, r2, #8
 8000b20:	43d2      	mvns	r2, r2
 8000b22:	401a      	ands	r2, r3
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	021b      	lsls	r3, r3, #8
 8000b28:	6879      	ldr	r1, [r7, #4]
 8000b2a:	400b      	ands	r3, r1
 8000b2c:	4904      	ldr	r1, [pc, #16]	; (8000b40 <LL_ADC_SetChannelSamplingTime+0x34>)
 8000b2e:	400b      	ands	r3, r1
 8000b30:	431a      	orrs	r2, r3
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000b36:	46c0      	nop			; (mov r8, r8)
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	b004      	add	sp, #16
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	07ffff00 	.word	0x07ffff00

08000b44 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	689b      	ldr	r3, [r3, #8]
 8000b50:	4a05      	ldr	r2, [pc, #20]	; (8000b68 <LL_ADC_EnableInternalRegulator+0x24>)
 8000b52:	4013      	ands	r3, r2
 8000b54:	2280      	movs	r2, #128	; 0x80
 8000b56:	0552      	lsls	r2, r2, #21
 8000b58:	431a      	orrs	r2, r3
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000b5e:	46c0      	nop			; (mov r8, r8)
 8000b60:	46bd      	mov	sp, r7
 8000b62:	b002      	add	sp, #8
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	46c0      	nop			; (mov r8, r8)
 8000b68:	6fffffe8 	.word	0x6fffffe8

08000b6c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	689a      	ldr	r2, [r3, #8]
 8000b78:	2380      	movs	r3, #128	; 0x80
 8000b7a:	055b      	lsls	r3, r3, #21
 8000b7c:	401a      	ands	r2, r3
 8000b7e:	2380      	movs	r3, #128	; 0x80
 8000b80:	055b      	lsls	r3, r3, #21
 8000b82:	429a      	cmp	r2, r3
 8000b84:	d101      	bne.n	8000b8a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8000b86:	2301      	movs	r3, #1
 8000b88:	e000      	b.n	8000b8c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000b8a:	2300      	movs	r3, #0
}
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	b002      	add	sp, #8
 8000b92:	bd80      	pop	{r7, pc}

08000b94 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	689b      	ldr	r3, [r3, #8]
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	2b01      	cmp	r3, #1
 8000ba6:	d101      	bne.n	8000bac <LL_ADC_IsEnabled+0x18>
 8000ba8:	2301      	movs	r3, #1
 8000baa:	e000      	b.n	8000bae <LL_ADC_IsEnabled+0x1a>
 8000bac:	2300      	movs	r3, #0
}
 8000bae:	0018      	movs	r0, r3
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	b002      	add	sp, #8
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b082      	sub	sp, #8
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	2204      	movs	r2, #4
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	2b04      	cmp	r3, #4
 8000bc8:	d101      	bne.n	8000bce <LL_ADC_REG_IsConversionOngoing+0x18>
 8000bca:	2301      	movs	r3, #1
 8000bcc:	e000      	b.n	8000bd0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000bce:	2300      	movs	r3, #0
}
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	b002      	add	sp, #8
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b088      	sub	sp, #32
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000be0:	231f      	movs	r3, #31
 8000be2:	18fb      	adds	r3, r7, r3
 8000be4:	2200      	movs	r2, #0
 8000be6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8000bec:	2300      	movs	r3, #0
 8000bee:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d101      	bne.n	8000bfe <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	e17f      	b.n	8000efe <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d10a      	bne.n	8000c1c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	0018      	movs	r0, r3
 8000c0a:	f7ff fcf7 	bl	80005fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2200      	movs	r2, #0
 8000c12:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2254      	movs	r2, #84	; 0x54
 8000c18:	2100      	movs	r1, #0
 8000c1a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	0018      	movs	r0, r3
 8000c22:	f7ff ffa3 	bl	8000b6c <LL_ADC_IsInternalRegulatorEnabled>
 8000c26:	1e03      	subs	r3, r0, #0
 8000c28:	d115      	bne.n	8000c56 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	0018      	movs	r0, r3
 8000c30:	f7ff ff88 	bl	8000b44 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000c34:	4bb4      	ldr	r3, [pc, #720]	; (8000f08 <HAL_ADC_Init+0x330>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	49b4      	ldr	r1, [pc, #720]	; (8000f0c <HAL_ADC_Init+0x334>)
 8000c3a:	0018      	movs	r0, r3
 8000c3c:	f7ff fa68 	bl	8000110 <__udivsi3>
 8000c40:	0003      	movs	r3, r0
 8000c42:	3301      	adds	r3, #1
 8000c44:	005b      	lsls	r3, r3, #1
 8000c46:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000c48:	e002      	b.n	8000c50 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	3b01      	subs	r3, #1
 8000c4e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d1f9      	bne.n	8000c4a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	f7ff ff86 	bl	8000b6c <LL_ADC_IsInternalRegulatorEnabled>
 8000c60:	1e03      	subs	r3, r0, #0
 8000c62:	d10f      	bne.n	8000c84 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c68:	2210      	movs	r2, #16
 8000c6a:	431a      	orrs	r2, r3
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c74:	2201      	movs	r2, #1
 8000c76:	431a      	orrs	r2, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8000c7c:	231f      	movs	r3, #31
 8000c7e:	18fb      	adds	r3, r7, r3
 8000c80:	2201      	movs	r2, #1
 8000c82:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	0018      	movs	r0, r3
 8000c8a:	f7ff ff94 	bl	8000bb6 <LL_ADC_REG_IsConversionOngoing>
 8000c8e:	0003      	movs	r3, r0
 8000c90:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c96:	2210      	movs	r2, #16
 8000c98:	4013      	ands	r3, r2
 8000c9a:	d000      	beq.n	8000c9e <HAL_ADC_Init+0xc6>
 8000c9c:	e122      	b.n	8000ee4 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d000      	beq.n	8000ca6 <HAL_ADC_Init+0xce>
 8000ca4:	e11e      	b.n	8000ee4 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000caa:	4a99      	ldr	r2, [pc, #612]	; (8000f10 <HAL_ADC_Init+0x338>)
 8000cac:	4013      	ands	r3, r2
 8000cae:	2202      	movs	r2, #2
 8000cb0:	431a      	orrs	r2, r3
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	0018      	movs	r0, r3
 8000cbc:	f7ff ff6a 	bl	8000b94 <LL_ADC_IsEnabled>
 8000cc0:	1e03      	subs	r3, r0, #0
 8000cc2:	d000      	beq.n	8000cc6 <HAL_ADC_Init+0xee>
 8000cc4:	e0ad      	b.n	8000e22 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	7e1b      	ldrb	r3, [r3, #24]
 8000cce:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000cd0:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	7e5b      	ldrb	r3, [r3, #25]
 8000cd6:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000cd8:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	7e9b      	ldrb	r3, [r3, #26]
 8000cde:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000ce0:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d002      	beq.n	8000cf0 <HAL_ADC_Init+0x118>
 8000cea:	2380      	movs	r3, #128	; 0x80
 8000cec:	015b      	lsls	r3, r3, #5
 8000cee:	e000      	b.n	8000cf2 <HAL_ADC_Init+0x11a>
 8000cf0:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000cf2:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000cf8:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	691b      	ldr	r3, [r3, #16]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	da04      	bge.n	8000d0c <HAL_ADC_Init+0x134>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	691b      	ldr	r3, [r3, #16]
 8000d06:	005b      	lsls	r3, r3, #1
 8000d08:	085b      	lsrs	r3, r3, #1
 8000d0a:	e001      	b.n	8000d10 <HAL_ADC_Init+0x138>
 8000d0c:	2380      	movs	r3, #128	; 0x80
 8000d0e:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8000d10:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	212c      	movs	r1, #44	; 0x2c
 8000d16:	5c5b      	ldrb	r3, [r3, r1]
 8000d18:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000d1a:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000d1c:	69ba      	ldr	r2, [r7, #24]
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	2220      	movs	r2, #32
 8000d26:	5c9b      	ldrb	r3, [r3, r2]
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d115      	bne.n	8000d58 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	7e9b      	ldrb	r3, [r3, #26]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d105      	bne.n	8000d40 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000d34:	69bb      	ldr	r3, [r7, #24]
 8000d36:	2280      	movs	r2, #128	; 0x80
 8000d38:	0252      	lsls	r2, r2, #9
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	61bb      	str	r3, [r7, #24]
 8000d3e:	e00b      	b.n	8000d58 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d44:	2220      	movs	r2, #32
 8000d46:	431a      	orrs	r2, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d50:	2201      	movs	r2, #1
 8000d52:	431a      	orrs	r2, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d00a      	beq.n	8000d76 <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d64:	23e0      	movs	r3, #224	; 0xe0
 8000d66:	005b      	lsls	r3, r3, #1
 8000d68:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	69ba      	ldr	r2, [r7, #24]
 8000d72:	4313      	orrs	r3, r2
 8000d74:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	4a65      	ldr	r2, [pc, #404]	; (8000f14 <HAL_ADC_Init+0x33c>)
 8000d7e:	4013      	ands	r3, r2
 8000d80:	0019      	movs	r1, r3
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	69ba      	ldr	r2, [r7, #24]
 8000d88:	430a      	orrs	r2, r1
 8000d8a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	0f9b      	lsrs	r3, r3, #30
 8000d92:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	697a      	ldr	r2, [r7, #20]
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	223c      	movs	r2, #60	; 0x3c
 8000da4:	5c9b      	ldrb	r3, [r3, r2]
 8000da6:	2b01      	cmp	r3, #1
 8000da8:	d111      	bne.n	8000dce <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	0f9b      	lsrs	r3, r3, #30
 8000db0:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000db6:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8000dbc:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8000dc2:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	2201      	movs	r2, #1
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	691b      	ldr	r3, [r3, #16]
 8000dd4:	4a50      	ldr	r2, [pc, #320]	; (8000f18 <HAL_ADC_Init+0x340>)
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	0019      	movs	r1, r3
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	697a      	ldr	r2, [r7, #20]
 8000de0:	430a      	orrs	r2, r1
 8000de2:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	685a      	ldr	r2, [r3, #4]
 8000de8:	23c0      	movs	r3, #192	; 0xc0
 8000dea:	061b      	lsls	r3, r3, #24
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d018      	beq.n	8000e22 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000df4:	2380      	movs	r3, #128	; 0x80
 8000df6:	05db      	lsls	r3, r3, #23
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d012      	beq.n	8000e22 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000e00:	2380      	movs	r3, #128	; 0x80
 8000e02:	061b      	lsls	r3, r3, #24
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d00c      	beq.n	8000e22 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8000e08:	4b44      	ldr	r3, [pc, #272]	; (8000f1c <HAL_ADC_Init+0x344>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a44      	ldr	r2, [pc, #272]	; (8000f20 <HAL_ADC_Init+0x348>)
 8000e0e:	4013      	ands	r3, r2
 8000e10:	0019      	movs	r1, r3
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	685a      	ldr	r2, [r3, #4]
 8000e16:	23f0      	movs	r3, #240	; 0xf0
 8000e18:	039b      	lsls	r3, r3, #14
 8000e1a:	401a      	ands	r2, r3
 8000e1c:	4b3f      	ldr	r3, [pc, #252]	; (8000f1c <HAL_ADC_Init+0x344>)
 8000e1e:	430a      	orrs	r2, r1
 8000e20:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6818      	ldr	r0, [r3, #0]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e2a:	001a      	movs	r2, r3
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	f7ff fdf6 	bl	8000a1e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	6818      	ldr	r0, [r3, #0]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e3a:	493a      	ldr	r1, [pc, #232]	; (8000f24 <HAL_ADC_Init+0x34c>)
 8000e3c:	001a      	movs	r2, r3
 8000e3e:	f7ff fdee 	bl	8000a1e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	691b      	ldr	r3, [r3, #16]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d109      	bne.n	8000e5e <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2110      	movs	r1, #16
 8000e56:	4249      	negs	r1, r1
 8000e58:	430a      	orrs	r2, r1
 8000e5a:	629a      	str	r2, [r3, #40]	; 0x28
 8000e5c:	e018      	b.n	8000e90 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	691a      	ldr	r2, [r3, #16]
 8000e62:	2380      	movs	r3, #128	; 0x80
 8000e64:	039b      	lsls	r3, r3, #14
 8000e66:	429a      	cmp	r2, r3
 8000e68:	d112      	bne.n	8000e90 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	69db      	ldr	r3, [r3, #28]
 8000e74:	3b01      	subs	r3, #1
 8000e76:	009b      	lsls	r3, r3, #2
 8000e78:	221c      	movs	r2, #28
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	2210      	movs	r2, #16
 8000e7e:	4252      	negs	r2, r2
 8000e80:	409a      	lsls	r2, r3
 8000e82:	0011      	movs	r1, r2
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	430a      	orrs	r2, r1
 8000e8e:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2100      	movs	r1, #0
 8000e96:	0018      	movs	r0, r3
 8000e98:	f7ff fdde 	bl	8000a58 <LL_ADC_GetSamplingTimeCommonChannels>
 8000e9c:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000ea2:	429a      	cmp	r2, r3
 8000ea4:	d10b      	bne.n	8000ebe <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eb0:	2203      	movs	r2, #3
 8000eb2:	4393      	bics	r3, r2
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	431a      	orrs	r2, r3
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000ebc:	e01c      	b.n	8000ef8 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ec2:	2212      	movs	r2, #18
 8000ec4:	4393      	bics	r3, r2
 8000ec6:	2210      	movs	r2, #16
 8000ec8:	431a      	orrs	r2, r3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	431a      	orrs	r2, r3
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8000eda:	231f      	movs	r3, #31
 8000edc:	18fb      	adds	r3, r7, r3
 8000ede:	2201      	movs	r2, #1
 8000ee0:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000ee2:	e009      	b.n	8000ef8 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ee8:	2210      	movs	r2, #16
 8000eea:	431a      	orrs	r2, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8000ef0:	231f      	movs	r3, #31
 8000ef2:	18fb      	adds	r3, r7, r3
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8000ef8:	231f      	movs	r3, #31
 8000efa:	18fb      	adds	r3, r7, r3
 8000efc:	781b      	ldrb	r3, [r3, #0]
}
 8000efe:	0018      	movs	r0, r3
 8000f00:	46bd      	mov	sp, r7
 8000f02:	b008      	add	sp, #32
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	46c0      	nop			; (mov r8, r8)
 8000f08:	20000000 	.word	0x20000000
 8000f0c:	00030d40 	.word	0x00030d40
 8000f10:	fffffefd 	.word	0xfffffefd
 8000f14:	fffe0201 	.word	0xfffe0201
 8000f18:	1ffffc02 	.word	0x1ffffc02
 8000f1c:	40012708 	.word	0x40012708
 8000f20:	ffc3ffff 	.word	0xffc3ffff
 8000f24:	07ffff04 	.word	0x07ffff04

08000f28 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f32:	2317      	movs	r3, #23
 8000f34:	18fb      	adds	r3, r7, r3
 8000f36:	2200      	movs	r2, #0
 8000f38:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2254      	movs	r2, #84	; 0x54
 8000f42:	5c9b      	ldrb	r3, [r3, r2]
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d101      	bne.n	8000f4c <HAL_ADC_ConfigChannel+0x24>
 8000f48:	2302      	movs	r3, #2
 8000f4a:	e1c0      	b.n	80012ce <HAL_ADC_ConfigChannel+0x3a6>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2254      	movs	r2, #84	; 0x54
 8000f50:	2101      	movs	r1, #1
 8000f52:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	0018      	movs	r0, r3
 8000f5a:	f7ff fe2c 	bl	8000bb6 <LL_ADC_REG_IsConversionOngoing>
 8000f5e:	1e03      	subs	r3, r0, #0
 8000f60:	d000      	beq.n	8000f64 <HAL_ADC_ConfigChannel+0x3c>
 8000f62:	e1a3      	b.n	80012ac <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	d100      	bne.n	8000f6e <HAL_ADC_ConfigChannel+0x46>
 8000f6c:	e143      	b.n	80011f6 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	691a      	ldr	r2, [r3, #16]
 8000f72:	2380      	movs	r3, #128	; 0x80
 8000f74:	061b      	lsls	r3, r3, #24
 8000f76:	429a      	cmp	r2, r3
 8000f78:	d004      	beq.n	8000f84 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000f7e:	4ac1      	ldr	r2, [pc, #772]	; (8001284 <HAL_ADC_ConfigChannel+0x35c>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d108      	bne.n	8000f96 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	0019      	movs	r1, r3
 8000f8e:	0010      	movs	r0, r2
 8000f90:	f7ff fd99 	bl	8000ac6 <LL_ADC_REG_SetSequencerChAdd>
 8000f94:	e0c9      	b.n	800112a <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	211f      	movs	r1, #31
 8000fa0:	400b      	ands	r3, r1
 8000fa2:	210f      	movs	r1, #15
 8000fa4:	4099      	lsls	r1, r3
 8000fa6:	000b      	movs	r3, r1
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	4013      	ands	r3, r2
 8000fac:	0019      	movs	r1, r3
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	035b      	lsls	r3, r3, #13
 8000fb4:	0b5b      	lsrs	r3, r3, #13
 8000fb6:	d105      	bne.n	8000fc4 <HAL_ADC_ConfigChannel+0x9c>
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	0e9b      	lsrs	r3, r3, #26
 8000fbe:	221f      	movs	r2, #31
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	e098      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	2201      	movs	r2, #1
 8000fca:	4013      	ands	r3, r2
 8000fcc:	d000      	beq.n	8000fd0 <HAL_ADC_ConfigChannel+0xa8>
 8000fce:	e091      	b.n	80010f4 <HAL_ADC_ConfigChannel+0x1cc>
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2202      	movs	r2, #2
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	d000      	beq.n	8000fdc <HAL_ADC_ConfigChannel+0xb4>
 8000fda:	e089      	b.n	80010f0 <HAL_ADC_ConfigChannel+0x1c8>
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2204      	movs	r2, #4
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	d000      	beq.n	8000fe8 <HAL_ADC_ConfigChannel+0xc0>
 8000fe6:	e081      	b.n	80010ec <HAL_ADC_ConfigChannel+0x1c4>
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	2208      	movs	r2, #8
 8000fee:	4013      	ands	r3, r2
 8000ff0:	d000      	beq.n	8000ff4 <HAL_ADC_ConfigChannel+0xcc>
 8000ff2:	e079      	b.n	80010e8 <HAL_ADC_ConfigChannel+0x1c0>
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	2210      	movs	r2, #16
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	d000      	beq.n	8001000 <HAL_ADC_ConfigChannel+0xd8>
 8000ffe:	e071      	b.n	80010e4 <HAL_ADC_ConfigChannel+0x1bc>
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2220      	movs	r2, #32
 8001006:	4013      	ands	r3, r2
 8001008:	d000      	beq.n	800100c <HAL_ADC_ConfigChannel+0xe4>
 800100a:	e069      	b.n	80010e0 <HAL_ADC_ConfigChannel+0x1b8>
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2240      	movs	r2, #64	; 0x40
 8001012:	4013      	ands	r3, r2
 8001014:	d000      	beq.n	8001018 <HAL_ADC_ConfigChannel+0xf0>
 8001016:	e061      	b.n	80010dc <HAL_ADC_ConfigChannel+0x1b4>
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2280      	movs	r2, #128	; 0x80
 800101e:	4013      	ands	r3, r2
 8001020:	d000      	beq.n	8001024 <HAL_ADC_ConfigChannel+0xfc>
 8001022:	e059      	b.n	80010d8 <HAL_ADC_ConfigChannel+0x1b0>
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	2380      	movs	r3, #128	; 0x80
 800102a:	005b      	lsls	r3, r3, #1
 800102c:	4013      	ands	r3, r2
 800102e:	d151      	bne.n	80010d4 <HAL_ADC_ConfigChannel+0x1ac>
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	2380      	movs	r3, #128	; 0x80
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	4013      	ands	r3, r2
 800103a:	d149      	bne.n	80010d0 <HAL_ADC_ConfigChannel+0x1a8>
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	2380      	movs	r3, #128	; 0x80
 8001042:	00db      	lsls	r3, r3, #3
 8001044:	4013      	ands	r3, r2
 8001046:	d141      	bne.n	80010cc <HAL_ADC_ConfigChannel+0x1a4>
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	2380      	movs	r3, #128	; 0x80
 800104e:	011b      	lsls	r3, r3, #4
 8001050:	4013      	ands	r3, r2
 8001052:	d139      	bne.n	80010c8 <HAL_ADC_ConfigChannel+0x1a0>
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	2380      	movs	r3, #128	; 0x80
 800105a:	015b      	lsls	r3, r3, #5
 800105c:	4013      	ands	r3, r2
 800105e:	d131      	bne.n	80010c4 <HAL_ADC_ConfigChannel+0x19c>
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	2380      	movs	r3, #128	; 0x80
 8001066:	019b      	lsls	r3, r3, #6
 8001068:	4013      	ands	r3, r2
 800106a:	d129      	bne.n	80010c0 <HAL_ADC_ConfigChannel+0x198>
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	2380      	movs	r3, #128	; 0x80
 8001072:	01db      	lsls	r3, r3, #7
 8001074:	4013      	ands	r3, r2
 8001076:	d121      	bne.n	80010bc <HAL_ADC_ConfigChannel+0x194>
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	2380      	movs	r3, #128	; 0x80
 800107e:	021b      	lsls	r3, r3, #8
 8001080:	4013      	ands	r3, r2
 8001082:	d119      	bne.n	80010b8 <HAL_ADC_ConfigChannel+0x190>
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	2380      	movs	r3, #128	; 0x80
 800108a:	025b      	lsls	r3, r3, #9
 800108c:	4013      	ands	r3, r2
 800108e:	d111      	bne.n	80010b4 <HAL_ADC_ConfigChannel+0x18c>
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	2380      	movs	r3, #128	; 0x80
 8001096:	029b      	lsls	r3, r3, #10
 8001098:	4013      	ands	r3, r2
 800109a:	d109      	bne.n	80010b0 <HAL_ADC_ConfigChannel+0x188>
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	2380      	movs	r3, #128	; 0x80
 80010a2:	02db      	lsls	r3, r3, #11
 80010a4:	4013      	ands	r3, r2
 80010a6:	d001      	beq.n	80010ac <HAL_ADC_ConfigChannel+0x184>
 80010a8:	2312      	movs	r3, #18
 80010aa:	e024      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010ac:	2300      	movs	r3, #0
 80010ae:	e022      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010b0:	2311      	movs	r3, #17
 80010b2:	e020      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010b4:	2310      	movs	r3, #16
 80010b6:	e01e      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010b8:	230f      	movs	r3, #15
 80010ba:	e01c      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010bc:	230e      	movs	r3, #14
 80010be:	e01a      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010c0:	230d      	movs	r3, #13
 80010c2:	e018      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010c4:	230c      	movs	r3, #12
 80010c6:	e016      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010c8:	230b      	movs	r3, #11
 80010ca:	e014      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010cc:	230a      	movs	r3, #10
 80010ce:	e012      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010d0:	2309      	movs	r3, #9
 80010d2:	e010      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010d4:	2308      	movs	r3, #8
 80010d6:	e00e      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010d8:	2307      	movs	r3, #7
 80010da:	e00c      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010dc:	2306      	movs	r3, #6
 80010de:	e00a      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010e0:	2305      	movs	r3, #5
 80010e2:	e008      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010e4:	2304      	movs	r3, #4
 80010e6:	e006      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010e8:	2303      	movs	r3, #3
 80010ea:	e004      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010ec:	2302      	movs	r3, #2
 80010ee:	e002      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010f0:	2301      	movs	r3, #1
 80010f2:	e000      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x1ce>
 80010f4:	2300      	movs	r3, #0
 80010f6:	683a      	ldr	r2, [r7, #0]
 80010f8:	6852      	ldr	r2, [r2, #4]
 80010fa:	201f      	movs	r0, #31
 80010fc:	4002      	ands	r2, r0
 80010fe:	4093      	lsls	r3, r2
 8001100:	000a      	movs	r2, r1
 8001102:	431a      	orrs	r2, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	089b      	lsrs	r3, r3, #2
 800110e:	1c5a      	adds	r2, r3, #1
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	69db      	ldr	r3, [r3, #28]
 8001114:	429a      	cmp	r2, r3
 8001116:	d808      	bhi.n	800112a <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6818      	ldr	r0, [r3, #0]
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	6859      	ldr	r1, [r3, #4]
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	001a      	movs	r2, r3
 8001126:	f7ff fcae 	bl	8000a86 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6818      	ldr	r0, [r3, #0]
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	6819      	ldr	r1, [r3, #0]
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	001a      	movs	r2, r3
 8001138:	f7ff fce8 	bl	8000b0c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	db00      	blt.n	8001146 <HAL_ADC_ConfigChannel+0x21e>
 8001144:	e0bc      	b.n	80012c0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001146:	4b50      	ldr	r3, [pc, #320]	; (8001288 <HAL_ADC_ConfigChannel+0x360>)
 8001148:	0018      	movs	r0, r3
 800114a:	f7ff fc5b 	bl	8000a04 <LL_ADC_GetCommonPathInternalCh>
 800114e:	0003      	movs	r3, r0
 8001150:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a4d      	ldr	r2, [pc, #308]	; (800128c <HAL_ADC_ConfigChannel+0x364>)
 8001158:	4293      	cmp	r3, r2
 800115a:	d122      	bne.n	80011a2 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	2380      	movs	r3, #128	; 0x80
 8001160:	041b      	lsls	r3, r3, #16
 8001162:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001164:	d11d      	bne.n	80011a2 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	2280      	movs	r2, #128	; 0x80
 800116a:	0412      	lsls	r2, r2, #16
 800116c:	4313      	orrs	r3, r2
 800116e:	4a46      	ldr	r2, [pc, #280]	; (8001288 <HAL_ADC_ConfigChannel+0x360>)
 8001170:	0019      	movs	r1, r3
 8001172:	0010      	movs	r0, r2
 8001174:	f7ff fc32 	bl	80009dc <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001178:	4b45      	ldr	r3, [pc, #276]	; (8001290 <HAL_ADC_ConfigChannel+0x368>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4945      	ldr	r1, [pc, #276]	; (8001294 <HAL_ADC_ConfigChannel+0x36c>)
 800117e:	0018      	movs	r0, r3
 8001180:	f7fe ffc6 	bl	8000110 <__udivsi3>
 8001184:	0003      	movs	r3, r0
 8001186:	1c5a      	adds	r2, r3, #1
 8001188:	0013      	movs	r3, r2
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	189b      	adds	r3, r3, r2
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001192:	e002      	b.n	800119a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	3b01      	subs	r3, #1
 8001198:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d1f9      	bne.n	8001194 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80011a0:	e08e      	b.n	80012c0 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a3c      	ldr	r2, [pc, #240]	; (8001298 <HAL_ADC_ConfigChannel+0x370>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d10e      	bne.n	80011ca <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80011ac:	693a      	ldr	r2, [r7, #16]
 80011ae:	2380      	movs	r3, #128	; 0x80
 80011b0:	045b      	lsls	r3, r3, #17
 80011b2:	4013      	ands	r3, r2
 80011b4:	d109      	bne.n	80011ca <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	2280      	movs	r2, #128	; 0x80
 80011ba:	0452      	lsls	r2, r2, #17
 80011bc:	4313      	orrs	r3, r2
 80011be:	4a32      	ldr	r2, [pc, #200]	; (8001288 <HAL_ADC_ConfigChannel+0x360>)
 80011c0:	0019      	movs	r1, r3
 80011c2:	0010      	movs	r0, r2
 80011c4:	f7ff fc0a 	bl	80009dc <LL_ADC_SetCommonPathInternalCh>
 80011c8:	e07a      	b.n	80012c0 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a33      	ldr	r2, [pc, #204]	; (800129c <HAL_ADC_ConfigChannel+0x374>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d000      	beq.n	80011d6 <HAL_ADC_ConfigChannel+0x2ae>
 80011d4:	e074      	b.n	80012c0 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	2380      	movs	r3, #128	; 0x80
 80011da:	03db      	lsls	r3, r3, #15
 80011dc:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80011de:	d000      	beq.n	80011e2 <HAL_ADC_ConfigChannel+0x2ba>
 80011e0:	e06e      	b.n	80012c0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	2280      	movs	r2, #128	; 0x80
 80011e6:	03d2      	lsls	r2, r2, #15
 80011e8:	4313      	orrs	r3, r2
 80011ea:	4a27      	ldr	r2, [pc, #156]	; (8001288 <HAL_ADC_ConfigChannel+0x360>)
 80011ec:	0019      	movs	r1, r3
 80011ee:	0010      	movs	r0, r2
 80011f0:	f7ff fbf4 	bl	80009dc <LL_ADC_SetCommonPathInternalCh>
 80011f4:	e064      	b.n	80012c0 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	691a      	ldr	r2, [r3, #16]
 80011fa:	2380      	movs	r3, #128	; 0x80
 80011fc:	061b      	lsls	r3, r3, #24
 80011fe:	429a      	cmp	r2, r3
 8001200:	d004      	beq.n	800120c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001206:	4a1f      	ldr	r2, [pc, #124]	; (8001284 <HAL_ADC_ConfigChannel+0x35c>)
 8001208:	4293      	cmp	r3, r2
 800120a:	d107      	bne.n	800121c <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	0019      	movs	r1, r3
 8001216:	0010      	movs	r0, r2
 8001218:	f7ff fc66 	bl	8000ae8 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	da4d      	bge.n	80012c0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001224:	4b18      	ldr	r3, [pc, #96]	; (8001288 <HAL_ADC_ConfigChannel+0x360>)
 8001226:	0018      	movs	r0, r3
 8001228:	f7ff fbec 	bl	8000a04 <LL_ADC_GetCommonPathInternalCh>
 800122c:	0003      	movs	r3, r0
 800122e:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a15      	ldr	r2, [pc, #84]	; (800128c <HAL_ADC_ConfigChannel+0x364>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d108      	bne.n	800124c <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	4a18      	ldr	r2, [pc, #96]	; (80012a0 <HAL_ADC_ConfigChannel+0x378>)
 800123e:	4013      	ands	r3, r2
 8001240:	4a11      	ldr	r2, [pc, #68]	; (8001288 <HAL_ADC_ConfigChannel+0x360>)
 8001242:	0019      	movs	r1, r3
 8001244:	0010      	movs	r0, r2
 8001246:	f7ff fbc9 	bl	80009dc <LL_ADC_SetCommonPathInternalCh>
 800124a:	e039      	b.n	80012c0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a11      	ldr	r2, [pc, #68]	; (8001298 <HAL_ADC_ConfigChannel+0x370>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d108      	bne.n	8001268 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	4a12      	ldr	r2, [pc, #72]	; (80012a4 <HAL_ADC_ConfigChannel+0x37c>)
 800125a:	4013      	ands	r3, r2
 800125c:	4a0a      	ldr	r2, [pc, #40]	; (8001288 <HAL_ADC_ConfigChannel+0x360>)
 800125e:	0019      	movs	r1, r3
 8001260:	0010      	movs	r0, r2
 8001262:	f7ff fbbb 	bl	80009dc <LL_ADC_SetCommonPathInternalCh>
 8001266:	e02b      	b.n	80012c0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a0b      	ldr	r2, [pc, #44]	; (800129c <HAL_ADC_ConfigChannel+0x374>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d126      	bne.n	80012c0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	4a0c      	ldr	r2, [pc, #48]	; (80012a8 <HAL_ADC_ConfigChannel+0x380>)
 8001276:	4013      	ands	r3, r2
 8001278:	4a03      	ldr	r2, [pc, #12]	; (8001288 <HAL_ADC_ConfigChannel+0x360>)
 800127a:	0019      	movs	r1, r3
 800127c:	0010      	movs	r0, r2
 800127e:	f7ff fbad 	bl	80009dc <LL_ADC_SetCommonPathInternalCh>
 8001282:	e01d      	b.n	80012c0 <HAL_ADC_ConfigChannel+0x398>
 8001284:	80000004 	.word	0x80000004
 8001288:	40012708 	.word	0x40012708
 800128c:	b0001000 	.word	0xb0001000
 8001290:	20000000 	.word	0x20000000
 8001294:	00030d40 	.word	0x00030d40
 8001298:	b8004000 	.word	0xb8004000
 800129c:	b4002000 	.word	0xb4002000
 80012a0:	ff7fffff 	.word	0xff7fffff
 80012a4:	feffffff 	.word	0xfeffffff
 80012a8:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012b0:	2220      	movs	r2, #32
 80012b2:	431a      	orrs	r2, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80012b8:	2317      	movs	r3, #23
 80012ba:	18fb      	adds	r3, r7, r3
 80012bc:	2201      	movs	r2, #1
 80012be:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2254      	movs	r2, #84	; 0x54
 80012c4:	2100      	movs	r1, #0
 80012c6:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80012c8:	2317      	movs	r3, #23
 80012ca:	18fb      	adds	r3, r7, r3
 80012cc:	781b      	ldrb	r3, [r3, #0]
}
 80012ce:	0018      	movs	r0, r3
 80012d0:	46bd      	mov	sp, r7
 80012d2:	b006      	add	sp, #24
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	46c0      	nop			; (mov r8, r8)

080012d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	0002      	movs	r2, r0
 80012e0:	1dfb      	adds	r3, r7, #7
 80012e2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80012e4:	1dfb      	adds	r3, r7, #7
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b7f      	cmp	r3, #127	; 0x7f
 80012ea:	d809      	bhi.n	8001300 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012ec:	1dfb      	adds	r3, r7, #7
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	001a      	movs	r2, r3
 80012f2:	231f      	movs	r3, #31
 80012f4:	401a      	ands	r2, r3
 80012f6:	4b04      	ldr	r3, [pc, #16]	; (8001308 <__NVIC_EnableIRQ+0x30>)
 80012f8:	2101      	movs	r1, #1
 80012fa:	4091      	lsls	r1, r2
 80012fc:	000a      	movs	r2, r1
 80012fe:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001300:	46c0      	nop			; (mov r8, r8)
 8001302:	46bd      	mov	sp, r7
 8001304:	b002      	add	sp, #8
 8001306:	bd80      	pop	{r7, pc}
 8001308:	e000e100 	.word	0xe000e100

0800130c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800130c:	b590      	push	{r4, r7, lr}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	0002      	movs	r2, r0
 8001314:	6039      	str	r1, [r7, #0]
 8001316:	1dfb      	adds	r3, r7, #7
 8001318:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800131a:	1dfb      	adds	r3, r7, #7
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	2b7f      	cmp	r3, #127	; 0x7f
 8001320:	d828      	bhi.n	8001374 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001322:	4a2f      	ldr	r2, [pc, #188]	; (80013e0 <__NVIC_SetPriority+0xd4>)
 8001324:	1dfb      	adds	r3, r7, #7
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	b25b      	sxtb	r3, r3
 800132a:	089b      	lsrs	r3, r3, #2
 800132c:	33c0      	adds	r3, #192	; 0xc0
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	589b      	ldr	r3, [r3, r2]
 8001332:	1dfa      	adds	r2, r7, #7
 8001334:	7812      	ldrb	r2, [r2, #0]
 8001336:	0011      	movs	r1, r2
 8001338:	2203      	movs	r2, #3
 800133a:	400a      	ands	r2, r1
 800133c:	00d2      	lsls	r2, r2, #3
 800133e:	21ff      	movs	r1, #255	; 0xff
 8001340:	4091      	lsls	r1, r2
 8001342:	000a      	movs	r2, r1
 8001344:	43d2      	mvns	r2, r2
 8001346:	401a      	ands	r2, r3
 8001348:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	019b      	lsls	r3, r3, #6
 800134e:	22ff      	movs	r2, #255	; 0xff
 8001350:	401a      	ands	r2, r3
 8001352:	1dfb      	adds	r3, r7, #7
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	0018      	movs	r0, r3
 8001358:	2303      	movs	r3, #3
 800135a:	4003      	ands	r3, r0
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001360:	481f      	ldr	r0, [pc, #124]	; (80013e0 <__NVIC_SetPriority+0xd4>)
 8001362:	1dfb      	adds	r3, r7, #7
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	b25b      	sxtb	r3, r3
 8001368:	089b      	lsrs	r3, r3, #2
 800136a:	430a      	orrs	r2, r1
 800136c:	33c0      	adds	r3, #192	; 0xc0
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001372:	e031      	b.n	80013d8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001374:	4a1b      	ldr	r2, [pc, #108]	; (80013e4 <__NVIC_SetPriority+0xd8>)
 8001376:	1dfb      	adds	r3, r7, #7
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	0019      	movs	r1, r3
 800137c:	230f      	movs	r3, #15
 800137e:	400b      	ands	r3, r1
 8001380:	3b08      	subs	r3, #8
 8001382:	089b      	lsrs	r3, r3, #2
 8001384:	3306      	adds	r3, #6
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	18d3      	adds	r3, r2, r3
 800138a:	3304      	adds	r3, #4
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	1dfa      	adds	r2, r7, #7
 8001390:	7812      	ldrb	r2, [r2, #0]
 8001392:	0011      	movs	r1, r2
 8001394:	2203      	movs	r2, #3
 8001396:	400a      	ands	r2, r1
 8001398:	00d2      	lsls	r2, r2, #3
 800139a:	21ff      	movs	r1, #255	; 0xff
 800139c:	4091      	lsls	r1, r2
 800139e:	000a      	movs	r2, r1
 80013a0:	43d2      	mvns	r2, r2
 80013a2:	401a      	ands	r2, r3
 80013a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	019b      	lsls	r3, r3, #6
 80013aa:	22ff      	movs	r2, #255	; 0xff
 80013ac:	401a      	ands	r2, r3
 80013ae:	1dfb      	adds	r3, r7, #7
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	0018      	movs	r0, r3
 80013b4:	2303      	movs	r3, #3
 80013b6:	4003      	ands	r3, r0
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013bc:	4809      	ldr	r0, [pc, #36]	; (80013e4 <__NVIC_SetPriority+0xd8>)
 80013be:	1dfb      	adds	r3, r7, #7
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	001c      	movs	r4, r3
 80013c4:	230f      	movs	r3, #15
 80013c6:	4023      	ands	r3, r4
 80013c8:	3b08      	subs	r3, #8
 80013ca:	089b      	lsrs	r3, r3, #2
 80013cc:	430a      	orrs	r2, r1
 80013ce:	3306      	adds	r3, #6
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	18c3      	adds	r3, r0, r3
 80013d4:	3304      	adds	r3, #4
 80013d6:	601a      	str	r2, [r3, #0]
}
 80013d8:	46c0      	nop			; (mov r8, r8)
 80013da:	46bd      	mov	sp, r7
 80013dc:	b003      	add	sp, #12
 80013de:	bd90      	pop	{r4, r7, pc}
 80013e0:	e000e100 	.word	0xe000e100
 80013e4:	e000ed00 	.word	0xe000ed00

080013e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	1e5a      	subs	r2, r3, #1
 80013f4:	2380      	movs	r3, #128	; 0x80
 80013f6:	045b      	lsls	r3, r3, #17
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d301      	bcc.n	8001400 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013fc:	2301      	movs	r3, #1
 80013fe:	e010      	b.n	8001422 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001400:	4b0a      	ldr	r3, [pc, #40]	; (800142c <SysTick_Config+0x44>)
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	3a01      	subs	r2, #1
 8001406:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001408:	2301      	movs	r3, #1
 800140a:	425b      	negs	r3, r3
 800140c:	2103      	movs	r1, #3
 800140e:	0018      	movs	r0, r3
 8001410:	f7ff ff7c 	bl	800130c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001414:	4b05      	ldr	r3, [pc, #20]	; (800142c <SysTick_Config+0x44>)
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800141a:	4b04      	ldr	r3, [pc, #16]	; (800142c <SysTick_Config+0x44>)
 800141c:	2207      	movs	r2, #7
 800141e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001420:	2300      	movs	r3, #0
}
 8001422:	0018      	movs	r0, r3
 8001424:	46bd      	mov	sp, r7
 8001426:	b002      	add	sp, #8
 8001428:	bd80      	pop	{r7, pc}
 800142a:	46c0      	nop			; (mov r8, r8)
 800142c:	e000e010 	.word	0xe000e010

08001430 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	60b9      	str	r1, [r7, #8]
 8001438:	607a      	str	r2, [r7, #4]
 800143a:	210f      	movs	r1, #15
 800143c:	187b      	adds	r3, r7, r1
 800143e:	1c02      	adds	r2, r0, #0
 8001440:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	187b      	adds	r3, r7, r1
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	b25b      	sxtb	r3, r3
 800144a:	0011      	movs	r1, r2
 800144c:	0018      	movs	r0, r3
 800144e:	f7ff ff5d 	bl	800130c <__NVIC_SetPriority>
}
 8001452:	46c0      	nop			; (mov r8, r8)
 8001454:	46bd      	mov	sp, r7
 8001456:	b004      	add	sp, #16
 8001458:	bd80      	pop	{r7, pc}

0800145a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b082      	sub	sp, #8
 800145e:	af00      	add	r7, sp, #0
 8001460:	0002      	movs	r2, r0
 8001462:	1dfb      	adds	r3, r7, #7
 8001464:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001466:	1dfb      	adds	r3, r7, #7
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	b25b      	sxtb	r3, r3
 800146c:	0018      	movs	r0, r3
 800146e:	f7ff ff33 	bl	80012d8 <__NVIC_EnableIRQ>
}
 8001472:	46c0      	nop			; (mov r8, r8)
 8001474:	46bd      	mov	sp, r7
 8001476:	b002      	add	sp, #8
 8001478:	bd80      	pop	{r7, pc}

0800147a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	b082      	sub	sp, #8
 800147e:	af00      	add	r7, sp, #0
 8001480:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	0018      	movs	r0, r3
 8001486:	f7ff ffaf 	bl	80013e8 <SysTick_Config>
 800148a:	0003      	movs	r3, r0
}
 800148c:	0018      	movs	r0, r3
 800148e:	46bd      	mov	sp, r7
 8001490:	b002      	add	sp, #8
 8001492:	bd80      	pop	{r7, pc}

08001494 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d101      	bne.n	80014a6 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e050      	b.n	8001548 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2225      	movs	r2, #37	; 0x25
 80014aa:	5c9b      	ldrb	r3, [r3, r2]
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d008      	beq.n	80014c4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2204      	movs	r2, #4
 80014b6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2224      	movs	r2, #36	; 0x24
 80014bc:	2100      	movs	r1, #0
 80014be:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e041      	b.n	8001548 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	210e      	movs	r1, #14
 80014d0:	438a      	bics	r2, r1
 80014d2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014de:	491c      	ldr	r1, [pc, #112]	; (8001550 <HAL_DMA_Abort+0xbc>)
 80014e0:	400a      	ands	r2, r1
 80014e2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2101      	movs	r1, #1
 80014f0:	438a      	bics	r2, r1
 80014f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80014f4:	4b17      	ldr	r3, [pc, #92]	; (8001554 <HAL_DMA_Abort+0xc0>)
 80014f6:	6859      	ldr	r1, [r3, #4]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fc:	221c      	movs	r2, #28
 80014fe:	4013      	ands	r3, r2
 8001500:	2201      	movs	r2, #1
 8001502:	409a      	lsls	r2, r3
 8001504:	4b13      	ldr	r3, [pc, #76]	; (8001554 <HAL_DMA_Abort+0xc0>)
 8001506:	430a      	orrs	r2, r1
 8001508:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001512:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001518:	2b00      	cmp	r3, #0
 800151a:	d00c      	beq.n	8001536 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001526:	490a      	ldr	r1, [pc, #40]	; (8001550 <HAL_DMA_Abort+0xbc>)
 8001528:	400a      	ands	r2, r1
 800152a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001534:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2225      	movs	r2, #37	; 0x25
 800153a:	2101      	movs	r1, #1
 800153c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2224      	movs	r2, #36	; 0x24
 8001542:	2100      	movs	r1, #0
 8001544:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001546:	2300      	movs	r3, #0
}
 8001548:	0018      	movs	r0, r3
 800154a:	46bd      	mov	sp, r7
 800154c:	b002      	add	sp, #8
 800154e:	bd80      	pop	{r7, pc}
 8001550:	fffffeff 	.word	0xfffffeff
 8001554:	40020000 	.word	0x40020000

08001558 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001560:	210f      	movs	r1, #15
 8001562:	187b      	adds	r3, r7, r1
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2225      	movs	r2, #37	; 0x25
 800156c:	5c9b      	ldrb	r3, [r3, r2]
 800156e:	b2db      	uxtb	r3, r3
 8001570:	2b02      	cmp	r3, #2
 8001572:	d006      	beq.n	8001582 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2204      	movs	r2, #4
 8001578:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800157a:	187b      	adds	r3, r7, r1
 800157c:	2201      	movs	r2, #1
 800157e:	701a      	strb	r2, [r3, #0]
 8001580:	e049      	b.n	8001616 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	210e      	movs	r1, #14
 800158e:	438a      	bics	r2, r1
 8001590:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2101      	movs	r1, #1
 800159e:	438a      	bics	r2, r1
 80015a0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ac:	491d      	ldr	r1, [pc, #116]	; (8001624 <HAL_DMA_Abort_IT+0xcc>)
 80015ae:	400a      	ands	r2, r1
 80015b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80015b2:	4b1d      	ldr	r3, [pc, #116]	; (8001628 <HAL_DMA_Abort_IT+0xd0>)
 80015b4:	6859      	ldr	r1, [r3, #4]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ba:	221c      	movs	r2, #28
 80015bc:	4013      	ands	r3, r2
 80015be:	2201      	movs	r2, #1
 80015c0:	409a      	lsls	r2, r3
 80015c2:	4b19      	ldr	r3, [pc, #100]	; (8001628 <HAL_DMA_Abort_IT+0xd0>)
 80015c4:	430a      	orrs	r2, r1
 80015c6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015cc:	687a      	ldr	r2, [r7, #4]
 80015ce:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80015d0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d00c      	beq.n	80015f4 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015e4:	490f      	ldr	r1, [pc, #60]	; (8001624 <HAL_DMA_Abort_IT+0xcc>)
 80015e6:	400a      	ands	r2, r1
 80015e8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80015f2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2225      	movs	r2, #37	; 0x25
 80015f8:	2101      	movs	r1, #1
 80015fa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2224      	movs	r2, #36	; 0x24
 8001600:	2100      	movs	r1, #0
 8001602:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001608:	2b00      	cmp	r3, #0
 800160a:	d004      	beq.n	8001616 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001610:	687a      	ldr	r2, [r7, #4]
 8001612:	0010      	movs	r0, r2
 8001614:	4798      	blx	r3
    }
  }
  return status;
 8001616:	230f      	movs	r3, #15
 8001618:	18fb      	adds	r3, r7, r3
 800161a:	781b      	ldrb	r3, [r3, #0]
}
 800161c:	0018      	movs	r0, r3
 800161e:	46bd      	mov	sp, r7
 8001620:	b004      	add	sp, #16
 8001622:	bd80      	pop	{r7, pc}
 8001624:	fffffeff 	.word	0xfffffeff
 8001628:	40020000 	.word	0x40020000

0800162c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b086      	sub	sp, #24
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800163a:	e147      	b.n	80018cc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	2101      	movs	r1, #1
 8001642:	697a      	ldr	r2, [r7, #20]
 8001644:	4091      	lsls	r1, r2
 8001646:	000a      	movs	r2, r1
 8001648:	4013      	ands	r3, r2
 800164a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d100      	bne.n	8001654 <HAL_GPIO_Init+0x28>
 8001652:	e138      	b.n	80018c6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	2203      	movs	r2, #3
 800165a:	4013      	ands	r3, r2
 800165c:	2b01      	cmp	r3, #1
 800165e:	d005      	beq.n	800166c <HAL_GPIO_Init+0x40>
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	2203      	movs	r2, #3
 8001666:	4013      	ands	r3, r2
 8001668:	2b02      	cmp	r3, #2
 800166a:	d130      	bne.n	80016ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	2203      	movs	r2, #3
 8001678:	409a      	lsls	r2, r3
 800167a:	0013      	movs	r3, r2
 800167c:	43da      	mvns	r2, r3
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	4013      	ands	r3, r2
 8001682:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	68da      	ldr	r2, [r3, #12]
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	409a      	lsls	r2, r3
 800168e:	0013      	movs	r3, r2
 8001690:	693a      	ldr	r2, [r7, #16]
 8001692:	4313      	orrs	r3, r2
 8001694:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016a2:	2201      	movs	r2, #1
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	409a      	lsls	r2, r3
 80016a8:	0013      	movs	r3, r2
 80016aa:	43da      	mvns	r2, r3
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	4013      	ands	r3, r2
 80016b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	091b      	lsrs	r3, r3, #4
 80016b8:	2201      	movs	r2, #1
 80016ba:	401a      	ands	r2, r3
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	409a      	lsls	r2, r3
 80016c0:	0013      	movs	r3, r2
 80016c2:	693a      	ldr	r2, [r7, #16]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	2203      	movs	r2, #3
 80016d4:	4013      	ands	r3, r2
 80016d6:	2b03      	cmp	r3, #3
 80016d8:	d017      	beq.n	800170a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	2203      	movs	r2, #3
 80016e6:	409a      	lsls	r2, r3
 80016e8:	0013      	movs	r3, r2
 80016ea:	43da      	mvns	r2, r3
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	4013      	ands	r3, r2
 80016f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	689a      	ldr	r2, [r3, #8]
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	409a      	lsls	r2, r3
 80016fc:	0013      	movs	r3, r2
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	4313      	orrs	r3, r2
 8001702:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	693a      	ldr	r2, [r7, #16]
 8001708:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	2203      	movs	r2, #3
 8001710:	4013      	ands	r3, r2
 8001712:	2b02      	cmp	r3, #2
 8001714:	d123      	bne.n	800175e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	08da      	lsrs	r2, r3, #3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	3208      	adds	r2, #8
 800171e:	0092      	lsls	r2, r2, #2
 8001720:	58d3      	ldr	r3, [r2, r3]
 8001722:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	2207      	movs	r2, #7
 8001728:	4013      	ands	r3, r2
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	220f      	movs	r2, #15
 800172e:	409a      	lsls	r2, r3
 8001730:	0013      	movs	r3, r2
 8001732:	43da      	mvns	r2, r3
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	4013      	ands	r3, r2
 8001738:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	691a      	ldr	r2, [r3, #16]
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	2107      	movs	r1, #7
 8001742:	400b      	ands	r3, r1
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	409a      	lsls	r2, r3
 8001748:	0013      	movs	r3, r2
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	4313      	orrs	r3, r2
 800174e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	08da      	lsrs	r2, r3, #3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	3208      	adds	r2, #8
 8001758:	0092      	lsls	r2, r2, #2
 800175a:	6939      	ldr	r1, [r7, #16]
 800175c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	2203      	movs	r2, #3
 800176a:	409a      	lsls	r2, r3
 800176c:	0013      	movs	r3, r2
 800176e:	43da      	mvns	r2, r3
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	4013      	ands	r3, r2
 8001774:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	2203      	movs	r2, #3
 800177c:	401a      	ands	r2, r3
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	409a      	lsls	r2, r3
 8001784:	0013      	movs	r3, r2
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	4313      	orrs	r3, r2
 800178a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	685a      	ldr	r2, [r3, #4]
 8001796:	23c0      	movs	r3, #192	; 0xc0
 8001798:	029b      	lsls	r3, r3, #10
 800179a:	4013      	ands	r3, r2
 800179c:	d100      	bne.n	80017a0 <HAL_GPIO_Init+0x174>
 800179e:	e092      	b.n	80018c6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80017a0:	4a50      	ldr	r2, [pc, #320]	; (80018e4 <HAL_GPIO_Init+0x2b8>)
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	089b      	lsrs	r3, r3, #2
 80017a6:	3318      	adds	r3, #24
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	589b      	ldr	r3, [r3, r2]
 80017ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	2203      	movs	r2, #3
 80017b2:	4013      	ands	r3, r2
 80017b4:	00db      	lsls	r3, r3, #3
 80017b6:	220f      	movs	r2, #15
 80017b8:	409a      	lsls	r2, r3
 80017ba:	0013      	movs	r3, r2
 80017bc:	43da      	mvns	r2, r3
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	4013      	ands	r3, r2
 80017c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80017c4:	687a      	ldr	r2, [r7, #4]
 80017c6:	23a0      	movs	r3, #160	; 0xa0
 80017c8:	05db      	lsls	r3, r3, #23
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d013      	beq.n	80017f6 <HAL_GPIO_Init+0x1ca>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a45      	ldr	r2, [pc, #276]	; (80018e8 <HAL_GPIO_Init+0x2bc>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d00d      	beq.n	80017f2 <HAL_GPIO_Init+0x1c6>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a44      	ldr	r2, [pc, #272]	; (80018ec <HAL_GPIO_Init+0x2c0>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d007      	beq.n	80017ee <HAL_GPIO_Init+0x1c2>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a43      	ldr	r2, [pc, #268]	; (80018f0 <HAL_GPIO_Init+0x2c4>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d101      	bne.n	80017ea <HAL_GPIO_Init+0x1be>
 80017e6:	2303      	movs	r3, #3
 80017e8:	e006      	b.n	80017f8 <HAL_GPIO_Init+0x1cc>
 80017ea:	2305      	movs	r3, #5
 80017ec:	e004      	b.n	80017f8 <HAL_GPIO_Init+0x1cc>
 80017ee:	2302      	movs	r3, #2
 80017f0:	e002      	b.n	80017f8 <HAL_GPIO_Init+0x1cc>
 80017f2:	2301      	movs	r3, #1
 80017f4:	e000      	b.n	80017f8 <HAL_GPIO_Init+0x1cc>
 80017f6:	2300      	movs	r3, #0
 80017f8:	697a      	ldr	r2, [r7, #20]
 80017fa:	2103      	movs	r1, #3
 80017fc:	400a      	ands	r2, r1
 80017fe:	00d2      	lsls	r2, r2, #3
 8001800:	4093      	lsls	r3, r2
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	4313      	orrs	r3, r2
 8001806:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001808:	4936      	ldr	r1, [pc, #216]	; (80018e4 <HAL_GPIO_Init+0x2b8>)
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	089b      	lsrs	r3, r3, #2
 800180e:	3318      	adds	r3, #24
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001816:	4b33      	ldr	r3, [pc, #204]	; (80018e4 <HAL_GPIO_Init+0x2b8>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	43da      	mvns	r2, r3
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	4013      	ands	r3, r2
 8001824:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685a      	ldr	r2, [r3, #4]
 800182a:	2380      	movs	r3, #128	; 0x80
 800182c:	035b      	lsls	r3, r3, #13
 800182e:	4013      	ands	r3, r2
 8001830:	d003      	beq.n	800183a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	4313      	orrs	r3, r2
 8001838:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800183a:	4b2a      	ldr	r3, [pc, #168]	; (80018e4 <HAL_GPIO_Init+0x2b8>)
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001840:	4b28      	ldr	r3, [pc, #160]	; (80018e4 <HAL_GPIO_Init+0x2b8>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	43da      	mvns	r2, r3
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	4013      	ands	r3, r2
 800184e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	685a      	ldr	r2, [r3, #4]
 8001854:	2380      	movs	r3, #128	; 0x80
 8001856:	039b      	lsls	r3, r3, #14
 8001858:	4013      	ands	r3, r2
 800185a:	d003      	beq.n	8001864 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800185c:	693a      	ldr	r2, [r7, #16]
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	4313      	orrs	r3, r2
 8001862:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001864:	4b1f      	ldr	r3, [pc, #124]	; (80018e4 <HAL_GPIO_Init+0x2b8>)
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800186a:	4a1e      	ldr	r2, [pc, #120]	; (80018e4 <HAL_GPIO_Init+0x2b8>)
 800186c:	2384      	movs	r3, #132	; 0x84
 800186e:	58d3      	ldr	r3, [r2, r3]
 8001870:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	43da      	mvns	r2, r3
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	4013      	ands	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685a      	ldr	r2, [r3, #4]
 8001880:	2380      	movs	r3, #128	; 0x80
 8001882:	029b      	lsls	r3, r3, #10
 8001884:	4013      	ands	r3, r2
 8001886:	d003      	beq.n	8001890 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	4313      	orrs	r3, r2
 800188e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001890:	4914      	ldr	r1, [pc, #80]	; (80018e4 <HAL_GPIO_Init+0x2b8>)
 8001892:	2284      	movs	r2, #132	; 0x84
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001898:	4a12      	ldr	r2, [pc, #72]	; (80018e4 <HAL_GPIO_Init+0x2b8>)
 800189a:	2380      	movs	r3, #128	; 0x80
 800189c:	58d3      	ldr	r3, [r2, r3]
 800189e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	43da      	mvns	r2, r3
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	4013      	ands	r3, r2
 80018a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685a      	ldr	r2, [r3, #4]
 80018ae:	2380      	movs	r3, #128	; 0x80
 80018b0:	025b      	lsls	r3, r3, #9
 80018b2:	4013      	ands	r3, r2
 80018b4:	d003      	beq.n	80018be <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018be:	4909      	ldr	r1, [pc, #36]	; (80018e4 <HAL_GPIO_Init+0x2b8>)
 80018c0:	2280      	movs	r2, #128	; 0x80
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	3301      	adds	r3, #1
 80018ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	40da      	lsrs	r2, r3
 80018d4:	1e13      	subs	r3, r2, #0
 80018d6:	d000      	beq.n	80018da <HAL_GPIO_Init+0x2ae>
 80018d8:	e6b0      	b.n	800163c <HAL_GPIO_Init+0x10>
  }
}
 80018da:	46c0      	nop			; (mov r8, r8)
 80018dc:	46c0      	nop			; (mov r8, r8)
 80018de:	46bd      	mov	sp, r7
 80018e0:	b006      	add	sp, #24
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	40021800 	.word	0x40021800
 80018e8:	50000400 	.word	0x50000400
 80018ec:	50000800 	.word	0x50000800
 80018f0:	50000c00 	.word	0x50000c00

080018f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	0008      	movs	r0, r1
 80018fe:	0011      	movs	r1, r2
 8001900:	1cbb      	adds	r3, r7, #2
 8001902:	1c02      	adds	r2, r0, #0
 8001904:	801a      	strh	r2, [r3, #0]
 8001906:	1c7b      	adds	r3, r7, #1
 8001908:	1c0a      	adds	r2, r1, #0
 800190a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800190c:	1c7b      	adds	r3, r7, #1
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d004      	beq.n	800191e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001914:	1cbb      	adds	r3, r7, #2
 8001916:	881a      	ldrh	r2, [r3, #0]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800191c:	e003      	b.n	8001926 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800191e:	1cbb      	adds	r3, r7, #2
 8001920:	881a      	ldrh	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001926:	46c0      	nop			; (mov r8, r8)
 8001928:	46bd      	mov	sp, r7
 800192a:	b002      	add	sp, #8
 800192c:	bd80      	pop	{r7, pc}
	...

08001930 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001938:	4b19      	ldr	r3, [pc, #100]	; (80019a0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a19      	ldr	r2, [pc, #100]	; (80019a4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800193e:	4013      	ands	r3, r2
 8001940:	0019      	movs	r1, r3
 8001942:	4b17      	ldr	r3, [pc, #92]	; (80019a0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	430a      	orrs	r2, r1
 8001948:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	2380      	movs	r3, #128	; 0x80
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	429a      	cmp	r2, r3
 8001952:	d11f      	bne.n	8001994 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001954:	4b14      	ldr	r3, [pc, #80]	; (80019a8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	0013      	movs	r3, r2
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	189b      	adds	r3, r3, r2
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	4912      	ldr	r1, [pc, #72]	; (80019ac <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001962:	0018      	movs	r0, r3
 8001964:	f7fe fbd4 	bl	8000110 <__udivsi3>
 8001968:	0003      	movs	r3, r0
 800196a:	3301      	adds	r3, #1
 800196c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800196e:	e008      	b.n	8001982 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d003      	beq.n	800197e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	3b01      	subs	r3, #1
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	e001      	b.n	8001982 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e009      	b.n	8001996 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001982:	4b07      	ldr	r3, [pc, #28]	; (80019a0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001984:	695a      	ldr	r2, [r3, #20]
 8001986:	2380      	movs	r3, #128	; 0x80
 8001988:	00db      	lsls	r3, r3, #3
 800198a:	401a      	ands	r2, r3
 800198c:	2380      	movs	r3, #128	; 0x80
 800198e:	00db      	lsls	r3, r3, #3
 8001990:	429a      	cmp	r2, r3
 8001992:	d0ed      	beq.n	8001970 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001994:	2300      	movs	r3, #0
}
 8001996:	0018      	movs	r0, r3
 8001998:	46bd      	mov	sp, r7
 800199a:	b004      	add	sp, #16
 800199c:	bd80      	pop	{r7, pc}
 800199e:	46c0      	nop			; (mov r8, r8)
 80019a0:	40007000 	.word	0x40007000
 80019a4:	fffff9ff 	.word	0xfffff9ff
 80019a8:	20000000 	.word	0x20000000
 80019ac:	000f4240 	.word	0x000f4240

080019b0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80019b4:	4b03      	ldr	r3, [pc, #12]	; (80019c4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80019b6:	689a      	ldr	r2, [r3, #8]
 80019b8:	23e0      	movs	r3, #224	; 0xe0
 80019ba:	01db      	lsls	r3, r3, #7
 80019bc:	4013      	ands	r3, r2
}
 80019be:	0018      	movs	r0, r3
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	40021000 	.word	0x40021000

080019c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b088      	sub	sp, #32
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d101      	bne.n	80019da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e2f3      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2201      	movs	r2, #1
 80019e0:	4013      	ands	r3, r2
 80019e2:	d100      	bne.n	80019e6 <HAL_RCC_OscConfig+0x1e>
 80019e4:	e07c      	b.n	8001ae0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019e6:	4bc3      	ldr	r3, [pc, #780]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	2238      	movs	r2, #56	; 0x38
 80019ec:	4013      	ands	r3, r2
 80019ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019f0:	4bc0      	ldr	r3, [pc, #768]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	2203      	movs	r2, #3
 80019f6:	4013      	ands	r3, r2
 80019f8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80019fa:	69bb      	ldr	r3, [r7, #24]
 80019fc:	2b10      	cmp	r3, #16
 80019fe:	d102      	bne.n	8001a06 <HAL_RCC_OscConfig+0x3e>
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	2b03      	cmp	r3, #3
 8001a04:	d002      	beq.n	8001a0c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	2b08      	cmp	r3, #8
 8001a0a:	d10b      	bne.n	8001a24 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a0c:	4bb9      	ldr	r3, [pc, #740]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	2380      	movs	r3, #128	; 0x80
 8001a12:	029b      	lsls	r3, r3, #10
 8001a14:	4013      	ands	r3, r2
 8001a16:	d062      	beq.n	8001ade <HAL_RCC_OscConfig+0x116>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d15e      	bne.n	8001ade <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e2ce      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	685a      	ldr	r2, [r3, #4]
 8001a28:	2380      	movs	r3, #128	; 0x80
 8001a2a:	025b      	lsls	r3, r3, #9
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d107      	bne.n	8001a40 <HAL_RCC_OscConfig+0x78>
 8001a30:	4bb0      	ldr	r3, [pc, #704]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	4baf      	ldr	r3, [pc, #700]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001a36:	2180      	movs	r1, #128	; 0x80
 8001a38:	0249      	lsls	r1, r1, #9
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	601a      	str	r2, [r3, #0]
 8001a3e:	e020      	b.n	8001a82 <HAL_RCC_OscConfig+0xba>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	685a      	ldr	r2, [r3, #4]
 8001a44:	23a0      	movs	r3, #160	; 0xa0
 8001a46:	02db      	lsls	r3, r3, #11
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d10e      	bne.n	8001a6a <HAL_RCC_OscConfig+0xa2>
 8001a4c:	4ba9      	ldr	r3, [pc, #676]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	4ba8      	ldr	r3, [pc, #672]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001a52:	2180      	movs	r1, #128	; 0x80
 8001a54:	02c9      	lsls	r1, r1, #11
 8001a56:	430a      	orrs	r2, r1
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	4ba6      	ldr	r3, [pc, #664]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	4ba5      	ldr	r3, [pc, #660]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001a60:	2180      	movs	r1, #128	; 0x80
 8001a62:	0249      	lsls	r1, r1, #9
 8001a64:	430a      	orrs	r2, r1
 8001a66:	601a      	str	r2, [r3, #0]
 8001a68:	e00b      	b.n	8001a82 <HAL_RCC_OscConfig+0xba>
 8001a6a:	4ba2      	ldr	r3, [pc, #648]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	4ba1      	ldr	r3, [pc, #644]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001a70:	49a1      	ldr	r1, [pc, #644]	; (8001cf8 <HAL_RCC_OscConfig+0x330>)
 8001a72:	400a      	ands	r2, r1
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	4b9f      	ldr	r3, [pc, #636]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	4b9e      	ldr	r3, [pc, #632]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001a7c:	499f      	ldr	r1, [pc, #636]	; (8001cfc <HAL_RCC_OscConfig+0x334>)
 8001a7e:	400a      	ands	r2, r1
 8001a80:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d014      	beq.n	8001ab4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a8a:	f7fe ff9d 	bl	80009c8 <HAL_GetTick>
 8001a8e:	0003      	movs	r3, r0
 8001a90:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a92:	e008      	b.n	8001aa6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a94:	f7fe ff98 	bl	80009c8 <HAL_GetTick>
 8001a98:	0002      	movs	r2, r0
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	2b64      	cmp	r3, #100	; 0x64
 8001aa0:	d901      	bls.n	8001aa6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e28d      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001aa6:	4b93      	ldr	r3, [pc, #588]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	2380      	movs	r3, #128	; 0x80
 8001aac:	029b      	lsls	r3, r3, #10
 8001aae:	4013      	ands	r3, r2
 8001ab0:	d0f0      	beq.n	8001a94 <HAL_RCC_OscConfig+0xcc>
 8001ab2:	e015      	b.n	8001ae0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab4:	f7fe ff88 	bl	80009c8 <HAL_GetTick>
 8001ab8:	0003      	movs	r3, r0
 8001aba:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001abc:	e008      	b.n	8001ad0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001abe:	f7fe ff83 	bl	80009c8 <HAL_GetTick>
 8001ac2:	0002      	movs	r2, r0
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	2b64      	cmp	r3, #100	; 0x64
 8001aca:	d901      	bls.n	8001ad0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001acc:	2303      	movs	r3, #3
 8001ace:	e278      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ad0:	4b88      	ldr	r3, [pc, #544]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	2380      	movs	r3, #128	; 0x80
 8001ad6:	029b      	lsls	r3, r3, #10
 8001ad8:	4013      	ands	r3, r2
 8001ada:	d1f0      	bne.n	8001abe <HAL_RCC_OscConfig+0xf6>
 8001adc:	e000      	b.n	8001ae0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ade:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2202      	movs	r2, #2
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	d100      	bne.n	8001aec <HAL_RCC_OscConfig+0x124>
 8001aea:	e099      	b.n	8001c20 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001aec:	4b81      	ldr	r3, [pc, #516]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	2238      	movs	r2, #56	; 0x38
 8001af2:	4013      	ands	r3, r2
 8001af4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001af6:	4b7f      	ldr	r3, [pc, #508]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001af8:	68db      	ldr	r3, [r3, #12]
 8001afa:	2203      	movs	r2, #3
 8001afc:	4013      	ands	r3, r2
 8001afe:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001b00:	69bb      	ldr	r3, [r7, #24]
 8001b02:	2b10      	cmp	r3, #16
 8001b04:	d102      	bne.n	8001b0c <HAL_RCC_OscConfig+0x144>
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	2b02      	cmp	r3, #2
 8001b0a:	d002      	beq.n	8001b12 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001b0c:	69bb      	ldr	r3, [r7, #24]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d135      	bne.n	8001b7e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b12:	4b78      	ldr	r3, [pc, #480]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	2380      	movs	r3, #128	; 0x80
 8001b18:	00db      	lsls	r3, r3, #3
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	d005      	beq.n	8001b2a <HAL_RCC_OscConfig+0x162>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d101      	bne.n	8001b2a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e24b      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b2a:	4b72      	ldr	r3, [pc, #456]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	4a74      	ldr	r2, [pc, #464]	; (8001d00 <HAL_RCC_OscConfig+0x338>)
 8001b30:	4013      	ands	r3, r2
 8001b32:	0019      	movs	r1, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	695b      	ldr	r3, [r3, #20]
 8001b38:	021a      	lsls	r2, r3, #8
 8001b3a:	4b6e      	ldr	r3, [pc, #440]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001b3c:	430a      	orrs	r2, r1
 8001b3e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d112      	bne.n	8001b6c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001b46:	4b6b      	ldr	r3, [pc, #428]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a6e      	ldr	r2, [pc, #440]	; (8001d04 <HAL_RCC_OscConfig+0x33c>)
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	0019      	movs	r1, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	691a      	ldr	r2, [r3, #16]
 8001b54:	4b67      	ldr	r3, [pc, #412]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001b56:	430a      	orrs	r2, r1
 8001b58:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001b5a:	4b66      	ldr	r3, [pc, #408]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	0adb      	lsrs	r3, r3, #11
 8001b60:	2207      	movs	r2, #7
 8001b62:	4013      	ands	r3, r2
 8001b64:	4a68      	ldr	r2, [pc, #416]	; (8001d08 <HAL_RCC_OscConfig+0x340>)
 8001b66:	40da      	lsrs	r2, r3
 8001b68:	4b68      	ldr	r3, [pc, #416]	; (8001d0c <HAL_RCC_OscConfig+0x344>)
 8001b6a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001b6c:	4b68      	ldr	r3, [pc, #416]	; (8001d10 <HAL_RCC_OscConfig+0x348>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	0018      	movs	r0, r3
 8001b72:	f7fe fecd 	bl	8000910 <HAL_InitTick>
 8001b76:	1e03      	subs	r3, r0, #0
 8001b78:	d051      	beq.n	8001c1e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e221      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d030      	beq.n	8001be8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001b86:	4b5b      	ldr	r3, [pc, #364]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a5e      	ldr	r2, [pc, #376]	; (8001d04 <HAL_RCC_OscConfig+0x33c>)
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	0019      	movs	r1, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	691a      	ldr	r2, [r3, #16]
 8001b94:	4b57      	ldr	r3, [pc, #348]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001b96:	430a      	orrs	r2, r1
 8001b98:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001b9a:	4b56      	ldr	r3, [pc, #344]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	4b55      	ldr	r3, [pc, #340]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001ba0:	2180      	movs	r1, #128	; 0x80
 8001ba2:	0049      	lsls	r1, r1, #1
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba8:	f7fe ff0e 	bl	80009c8 <HAL_GetTick>
 8001bac:	0003      	movs	r3, r0
 8001bae:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bb0:	e008      	b.n	8001bc4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bb2:	f7fe ff09 	bl	80009c8 <HAL_GetTick>
 8001bb6:	0002      	movs	r2, r0
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d901      	bls.n	8001bc4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	e1fe      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bc4:	4b4b      	ldr	r3, [pc, #300]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	2380      	movs	r3, #128	; 0x80
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	4013      	ands	r3, r2
 8001bce:	d0f0      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bd0:	4b48      	ldr	r3, [pc, #288]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	4a4a      	ldr	r2, [pc, #296]	; (8001d00 <HAL_RCC_OscConfig+0x338>)
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	0019      	movs	r1, r3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	695b      	ldr	r3, [r3, #20]
 8001bde:	021a      	lsls	r2, r3, #8
 8001be0:	4b44      	ldr	r3, [pc, #272]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001be2:	430a      	orrs	r2, r1
 8001be4:	605a      	str	r2, [r3, #4]
 8001be6:	e01b      	b.n	8001c20 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001be8:	4b42      	ldr	r3, [pc, #264]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	4b41      	ldr	r3, [pc, #260]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001bee:	4949      	ldr	r1, [pc, #292]	; (8001d14 <HAL_RCC_OscConfig+0x34c>)
 8001bf0:	400a      	ands	r2, r1
 8001bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf4:	f7fe fee8 	bl	80009c8 <HAL_GetTick>
 8001bf8:	0003      	movs	r3, r0
 8001bfa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bfc:	e008      	b.n	8001c10 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bfe:	f7fe fee3 	bl	80009c8 <HAL_GetTick>
 8001c02:	0002      	movs	r2, r0
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	d901      	bls.n	8001c10 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	e1d8      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c10:	4b38      	ldr	r3, [pc, #224]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	2380      	movs	r3, #128	; 0x80
 8001c16:	00db      	lsls	r3, r3, #3
 8001c18:	4013      	ands	r3, r2
 8001c1a:	d1f0      	bne.n	8001bfe <HAL_RCC_OscConfig+0x236>
 8001c1c:	e000      	b.n	8001c20 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c1e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2208      	movs	r2, #8
 8001c26:	4013      	ands	r3, r2
 8001c28:	d047      	beq.n	8001cba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001c2a:	4b32      	ldr	r3, [pc, #200]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	2238      	movs	r2, #56	; 0x38
 8001c30:	4013      	ands	r3, r2
 8001c32:	2b18      	cmp	r3, #24
 8001c34:	d10a      	bne.n	8001c4c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001c36:	4b2f      	ldr	r3, [pc, #188]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001c38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	d03c      	beq.n	8001cba <HAL_RCC_OscConfig+0x2f2>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d138      	bne.n	8001cba <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e1ba      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d019      	beq.n	8001c88 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001c54:	4b27      	ldr	r3, [pc, #156]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001c56:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c58:	4b26      	ldr	r3, [pc, #152]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001c5a:	2101      	movs	r1, #1
 8001c5c:	430a      	orrs	r2, r1
 8001c5e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c60:	f7fe feb2 	bl	80009c8 <HAL_GetTick>
 8001c64:	0003      	movs	r3, r0
 8001c66:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c68:	e008      	b.n	8001c7c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c6a:	f7fe fead 	bl	80009c8 <HAL_GetTick>
 8001c6e:	0002      	movs	r2, r0
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d901      	bls.n	8001c7c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e1a2      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c7c:	4b1d      	ldr	r3, [pc, #116]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001c7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c80:	2202      	movs	r2, #2
 8001c82:	4013      	ands	r3, r2
 8001c84:	d0f1      	beq.n	8001c6a <HAL_RCC_OscConfig+0x2a2>
 8001c86:	e018      	b.n	8001cba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001c88:	4b1a      	ldr	r3, [pc, #104]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001c8a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c8c:	4b19      	ldr	r3, [pc, #100]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001c8e:	2101      	movs	r1, #1
 8001c90:	438a      	bics	r2, r1
 8001c92:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c94:	f7fe fe98 	bl	80009c8 <HAL_GetTick>
 8001c98:	0003      	movs	r3, r0
 8001c9a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c9c:	e008      	b.n	8001cb0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c9e:	f7fe fe93 	bl	80009c8 <HAL_GetTick>
 8001ca2:	0002      	movs	r2, r0
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d901      	bls.n	8001cb0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e188      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cb0:	4b10      	ldr	r3, [pc, #64]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001cb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cb4:	2202      	movs	r2, #2
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	d1f1      	bne.n	8001c9e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2204      	movs	r2, #4
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	d100      	bne.n	8001cc6 <HAL_RCC_OscConfig+0x2fe>
 8001cc4:	e0c6      	b.n	8001e54 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cc6:	231f      	movs	r3, #31
 8001cc8:	18fb      	adds	r3, r7, r3
 8001cca:	2200      	movs	r2, #0
 8001ccc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001cce:	4b09      	ldr	r3, [pc, #36]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	2238      	movs	r2, #56	; 0x38
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	2b20      	cmp	r3, #32
 8001cd8:	d11e      	bne.n	8001d18 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001cda:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <HAL_RCC_OscConfig+0x32c>)
 8001cdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cde:	2202      	movs	r2, #2
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	d100      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x31e>
 8001ce4:	e0b6      	b.n	8001e54 <HAL_RCC_OscConfig+0x48c>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d000      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x328>
 8001cee:	e0b1      	b.n	8001e54 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e166      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	fffeffff 	.word	0xfffeffff
 8001cfc:	fffbffff 	.word	0xfffbffff
 8001d00:	ffff80ff 	.word	0xffff80ff
 8001d04:	ffffc7ff 	.word	0xffffc7ff
 8001d08:	00f42400 	.word	0x00f42400
 8001d0c:	20000000 	.word	0x20000000
 8001d10:	20000004 	.word	0x20000004
 8001d14:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d18:	4bac      	ldr	r3, [pc, #688]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001d1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d1c:	2380      	movs	r3, #128	; 0x80
 8001d1e:	055b      	lsls	r3, r3, #21
 8001d20:	4013      	ands	r3, r2
 8001d22:	d101      	bne.n	8001d28 <HAL_RCC_OscConfig+0x360>
 8001d24:	2301      	movs	r3, #1
 8001d26:	e000      	b.n	8001d2a <HAL_RCC_OscConfig+0x362>
 8001d28:	2300      	movs	r3, #0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d011      	beq.n	8001d52 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001d2e:	4ba7      	ldr	r3, [pc, #668]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001d30:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d32:	4ba6      	ldr	r3, [pc, #664]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001d34:	2180      	movs	r1, #128	; 0x80
 8001d36:	0549      	lsls	r1, r1, #21
 8001d38:	430a      	orrs	r2, r1
 8001d3a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001d3c:	4ba3      	ldr	r3, [pc, #652]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001d3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d40:	2380      	movs	r3, #128	; 0x80
 8001d42:	055b      	lsls	r3, r3, #21
 8001d44:	4013      	ands	r3, r2
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001d4a:	231f      	movs	r3, #31
 8001d4c:	18fb      	adds	r3, r7, r3
 8001d4e:	2201      	movs	r2, #1
 8001d50:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d52:	4b9f      	ldr	r3, [pc, #636]	; (8001fd0 <HAL_RCC_OscConfig+0x608>)
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	2380      	movs	r3, #128	; 0x80
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	d11a      	bne.n	8001d94 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d5e:	4b9c      	ldr	r3, [pc, #624]	; (8001fd0 <HAL_RCC_OscConfig+0x608>)
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	4b9b      	ldr	r3, [pc, #620]	; (8001fd0 <HAL_RCC_OscConfig+0x608>)
 8001d64:	2180      	movs	r1, #128	; 0x80
 8001d66:	0049      	lsls	r1, r1, #1
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001d6c:	f7fe fe2c 	bl	80009c8 <HAL_GetTick>
 8001d70:	0003      	movs	r3, r0
 8001d72:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d74:	e008      	b.n	8001d88 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d76:	f7fe fe27 	bl	80009c8 <HAL_GetTick>
 8001d7a:	0002      	movs	r2, r0
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d901      	bls.n	8001d88 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001d84:	2303      	movs	r3, #3
 8001d86:	e11c      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d88:	4b91      	ldr	r3, [pc, #580]	; (8001fd0 <HAL_RCC_OscConfig+0x608>)
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	2380      	movs	r3, #128	; 0x80
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	4013      	ands	r3, r2
 8001d92:	d0f0      	beq.n	8001d76 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d106      	bne.n	8001daa <HAL_RCC_OscConfig+0x3e2>
 8001d9c:	4b8b      	ldr	r3, [pc, #556]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001d9e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001da0:	4b8a      	ldr	r3, [pc, #552]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001da2:	2101      	movs	r1, #1
 8001da4:	430a      	orrs	r2, r1
 8001da6:	65da      	str	r2, [r3, #92]	; 0x5c
 8001da8:	e01c      	b.n	8001de4 <HAL_RCC_OscConfig+0x41c>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	2b05      	cmp	r3, #5
 8001db0:	d10c      	bne.n	8001dcc <HAL_RCC_OscConfig+0x404>
 8001db2:	4b86      	ldr	r3, [pc, #536]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001db4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001db6:	4b85      	ldr	r3, [pc, #532]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001db8:	2104      	movs	r1, #4
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	65da      	str	r2, [r3, #92]	; 0x5c
 8001dbe:	4b83      	ldr	r3, [pc, #524]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001dc0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001dc2:	4b82      	ldr	r3, [pc, #520]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	430a      	orrs	r2, r1
 8001dc8:	65da      	str	r2, [r3, #92]	; 0x5c
 8001dca:	e00b      	b.n	8001de4 <HAL_RCC_OscConfig+0x41c>
 8001dcc:	4b7f      	ldr	r3, [pc, #508]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001dce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001dd0:	4b7e      	ldr	r3, [pc, #504]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001dd2:	2101      	movs	r1, #1
 8001dd4:	438a      	bics	r2, r1
 8001dd6:	65da      	str	r2, [r3, #92]	; 0x5c
 8001dd8:	4b7c      	ldr	r3, [pc, #496]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001dda:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ddc:	4b7b      	ldr	r3, [pc, #492]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001dde:	2104      	movs	r1, #4
 8001de0:	438a      	bics	r2, r1
 8001de2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d014      	beq.n	8001e16 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dec:	f7fe fdec 	bl	80009c8 <HAL_GetTick>
 8001df0:	0003      	movs	r3, r0
 8001df2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001df4:	e009      	b.n	8001e0a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001df6:	f7fe fde7 	bl	80009c8 <HAL_GetTick>
 8001dfa:	0002      	movs	r2, r0
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	4a74      	ldr	r2, [pc, #464]	; (8001fd4 <HAL_RCC_OscConfig+0x60c>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e0db      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e0a:	4b70      	ldr	r3, [pc, #448]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001e0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e0e:	2202      	movs	r2, #2
 8001e10:	4013      	ands	r3, r2
 8001e12:	d0f0      	beq.n	8001df6 <HAL_RCC_OscConfig+0x42e>
 8001e14:	e013      	b.n	8001e3e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e16:	f7fe fdd7 	bl	80009c8 <HAL_GetTick>
 8001e1a:	0003      	movs	r3, r0
 8001e1c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e1e:	e009      	b.n	8001e34 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e20:	f7fe fdd2 	bl	80009c8 <HAL_GetTick>
 8001e24:	0002      	movs	r2, r0
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	4a6a      	ldr	r2, [pc, #424]	; (8001fd4 <HAL_RCC_OscConfig+0x60c>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d901      	bls.n	8001e34 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001e30:	2303      	movs	r3, #3
 8001e32:	e0c6      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e34:	4b65      	ldr	r3, [pc, #404]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001e36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e38:	2202      	movs	r2, #2
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	d1f0      	bne.n	8001e20 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001e3e:	231f      	movs	r3, #31
 8001e40:	18fb      	adds	r3, r7, r3
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d105      	bne.n	8001e54 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001e48:	4b60      	ldr	r3, [pc, #384]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001e4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e4c:	4b5f      	ldr	r3, [pc, #380]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001e4e:	4962      	ldr	r1, [pc, #392]	; (8001fd8 <HAL_RCC_OscConfig+0x610>)
 8001e50:	400a      	ands	r2, r1
 8001e52:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	69db      	ldr	r3, [r3, #28]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d100      	bne.n	8001e5e <HAL_RCC_OscConfig+0x496>
 8001e5c:	e0b0      	b.n	8001fc0 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e5e:	4b5b      	ldr	r3, [pc, #364]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	2238      	movs	r2, #56	; 0x38
 8001e64:	4013      	ands	r3, r2
 8001e66:	2b10      	cmp	r3, #16
 8001e68:	d100      	bne.n	8001e6c <HAL_RCC_OscConfig+0x4a4>
 8001e6a:	e078      	b.n	8001f5e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	69db      	ldr	r3, [r3, #28]
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d153      	bne.n	8001f1c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e74:	4b55      	ldr	r3, [pc, #340]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	4b54      	ldr	r3, [pc, #336]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001e7a:	4958      	ldr	r1, [pc, #352]	; (8001fdc <HAL_RCC_OscConfig+0x614>)
 8001e7c:	400a      	ands	r2, r1
 8001e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e80:	f7fe fda2 	bl	80009c8 <HAL_GetTick>
 8001e84:	0003      	movs	r3, r0
 8001e86:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e88:	e008      	b.n	8001e9c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e8a:	f7fe fd9d 	bl	80009c8 <HAL_GetTick>
 8001e8e:	0002      	movs	r2, r0
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d901      	bls.n	8001e9c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	e092      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e9c:	4b4b      	ldr	r3, [pc, #300]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	2380      	movs	r3, #128	; 0x80
 8001ea2:	049b      	lsls	r3, r3, #18
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	d1f0      	bne.n	8001e8a <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ea8:	4b48      	ldr	r3, [pc, #288]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	4a4c      	ldr	r2, [pc, #304]	; (8001fe0 <HAL_RCC_OscConfig+0x618>)
 8001eae:	4013      	ands	r3, r2
 8001eb0:	0019      	movs	r1, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a1a      	ldr	r2, [r3, #32]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec0:	021b      	lsls	r3, r3, #8
 8001ec2:	431a      	orrs	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec8:	431a      	orrs	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ece:	431a      	orrs	r2, r3
 8001ed0:	4b3e      	ldr	r3, [pc, #248]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ed6:	4b3d      	ldr	r3, [pc, #244]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	4b3c      	ldr	r3, [pc, #240]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001edc:	2180      	movs	r1, #128	; 0x80
 8001ede:	0449      	lsls	r1, r1, #17
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001ee4:	4b39      	ldr	r3, [pc, #228]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001ee6:	68da      	ldr	r2, [r3, #12]
 8001ee8:	4b38      	ldr	r3, [pc, #224]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001eea:	2180      	movs	r1, #128	; 0x80
 8001eec:	0549      	lsls	r1, r1, #21
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef2:	f7fe fd69 	bl	80009c8 <HAL_GetTick>
 8001ef6:	0003      	movs	r3, r0
 8001ef8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001efc:	f7fe fd64 	bl	80009c8 <HAL_GetTick>
 8001f00:	0002      	movs	r2, r0
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e059      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f0e:	4b2f      	ldr	r3, [pc, #188]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	2380      	movs	r3, #128	; 0x80
 8001f14:	049b      	lsls	r3, r3, #18
 8001f16:	4013      	ands	r3, r2
 8001f18:	d0f0      	beq.n	8001efc <HAL_RCC_OscConfig+0x534>
 8001f1a:	e051      	b.n	8001fc0 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f1c:	4b2b      	ldr	r3, [pc, #172]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	4b2a      	ldr	r3, [pc, #168]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001f22:	492e      	ldr	r1, [pc, #184]	; (8001fdc <HAL_RCC_OscConfig+0x614>)
 8001f24:	400a      	ands	r2, r1
 8001f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f28:	f7fe fd4e 	bl	80009c8 <HAL_GetTick>
 8001f2c:	0003      	movs	r3, r0
 8001f2e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f30:	e008      	b.n	8001f44 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f32:	f7fe fd49 	bl	80009c8 <HAL_GetTick>
 8001f36:	0002      	movs	r2, r0
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d901      	bls.n	8001f44 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001f40:	2303      	movs	r3, #3
 8001f42:	e03e      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f44:	4b21      	ldr	r3, [pc, #132]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	2380      	movs	r3, #128	; 0x80
 8001f4a:	049b      	lsls	r3, r3, #18
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	d1f0      	bne.n	8001f32 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001f50:	4b1e      	ldr	r3, [pc, #120]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001f52:	68da      	ldr	r2, [r3, #12]
 8001f54:	4b1d      	ldr	r3, [pc, #116]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001f56:	4923      	ldr	r1, [pc, #140]	; (8001fe4 <HAL_RCC_OscConfig+0x61c>)
 8001f58:	400a      	ands	r2, r1
 8001f5a:	60da      	str	r2, [r3, #12]
 8001f5c:	e030      	b.n	8001fc0 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	69db      	ldr	r3, [r3, #28]
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d101      	bne.n	8001f6a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e02b      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001f6a:	4b18      	ldr	r3, [pc, #96]	; (8001fcc <HAL_RCC_OscConfig+0x604>)
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	2203      	movs	r2, #3
 8001f74:	401a      	ands	r2, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a1b      	ldr	r3, [r3, #32]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d11e      	bne.n	8001fbc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	2270      	movs	r2, #112	; 0x70
 8001f82:	401a      	ands	r2, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d117      	bne.n	8001fbc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f8c:	697a      	ldr	r2, [r7, #20]
 8001f8e:	23fe      	movs	r3, #254	; 0xfe
 8001f90:	01db      	lsls	r3, r3, #7
 8001f92:	401a      	ands	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f98:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d10e      	bne.n	8001fbc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001f9e:	697a      	ldr	r2, [r7, #20]
 8001fa0:	23f8      	movs	r3, #248	; 0xf8
 8001fa2:	039b      	lsls	r3, r3, #14
 8001fa4:	401a      	ands	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d106      	bne.n	8001fbc <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	0f5b      	lsrs	r3, r3, #29
 8001fb2:	075a      	lsls	r2, r3, #29
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d001      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e000      	b.n	8001fc2 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001fc0:	2300      	movs	r3, #0
}
 8001fc2:	0018      	movs	r0, r3
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	b008      	add	sp, #32
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	46c0      	nop			; (mov r8, r8)
 8001fcc:	40021000 	.word	0x40021000
 8001fd0:	40007000 	.word	0x40007000
 8001fd4:	00001388 	.word	0x00001388
 8001fd8:	efffffff 	.word	0xefffffff
 8001fdc:	feffffff 	.word	0xfeffffff
 8001fe0:	1fc1808c 	.word	0x1fc1808c
 8001fe4:	effefffc 	.word	0xeffefffc

08001fe8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d101      	bne.n	8001ffc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e0e9      	b.n	80021d0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ffc:	4b76      	ldr	r3, [pc, #472]	; (80021d8 <HAL_RCC_ClockConfig+0x1f0>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2207      	movs	r2, #7
 8002002:	4013      	ands	r3, r2
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	429a      	cmp	r2, r3
 8002008:	d91e      	bls.n	8002048 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800200a:	4b73      	ldr	r3, [pc, #460]	; (80021d8 <HAL_RCC_ClockConfig+0x1f0>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2207      	movs	r2, #7
 8002010:	4393      	bics	r3, r2
 8002012:	0019      	movs	r1, r3
 8002014:	4b70      	ldr	r3, [pc, #448]	; (80021d8 <HAL_RCC_ClockConfig+0x1f0>)
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	430a      	orrs	r2, r1
 800201a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800201c:	f7fe fcd4 	bl	80009c8 <HAL_GetTick>
 8002020:	0003      	movs	r3, r0
 8002022:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002024:	e009      	b.n	800203a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002026:	f7fe fccf 	bl	80009c8 <HAL_GetTick>
 800202a:	0002      	movs	r2, r0
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	4a6a      	ldr	r2, [pc, #424]	; (80021dc <HAL_RCC_ClockConfig+0x1f4>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d901      	bls.n	800203a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e0ca      	b.n	80021d0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800203a:	4b67      	ldr	r3, [pc, #412]	; (80021d8 <HAL_RCC_ClockConfig+0x1f0>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	2207      	movs	r2, #7
 8002040:	4013      	ands	r3, r2
 8002042:	683a      	ldr	r2, [r7, #0]
 8002044:	429a      	cmp	r2, r3
 8002046:	d1ee      	bne.n	8002026 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2202      	movs	r2, #2
 800204e:	4013      	ands	r3, r2
 8002050:	d015      	beq.n	800207e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2204      	movs	r2, #4
 8002058:	4013      	ands	r3, r2
 800205a:	d006      	beq.n	800206a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800205c:	4b60      	ldr	r3, [pc, #384]	; (80021e0 <HAL_RCC_ClockConfig+0x1f8>)
 800205e:	689a      	ldr	r2, [r3, #8]
 8002060:	4b5f      	ldr	r3, [pc, #380]	; (80021e0 <HAL_RCC_ClockConfig+0x1f8>)
 8002062:	21e0      	movs	r1, #224	; 0xe0
 8002064:	01c9      	lsls	r1, r1, #7
 8002066:	430a      	orrs	r2, r1
 8002068:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800206a:	4b5d      	ldr	r3, [pc, #372]	; (80021e0 <HAL_RCC_ClockConfig+0x1f8>)
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	4a5d      	ldr	r2, [pc, #372]	; (80021e4 <HAL_RCC_ClockConfig+0x1fc>)
 8002070:	4013      	ands	r3, r2
 8002072:	0019      	movs	r1, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689a      	ldr	r2, [r3, #8]
 8002078:	4b59      	ldr	r3, [pc, #356]	; (80021e0 <HAL_RCC_ClockConfig+0x1f8>)
 800207a:	430a      	orrs	r2, r1
 800207c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2201      	movs	r2, #1
 8002084:	4013      	ands	r3, r2
 8002086:	d057      	beq.n	8002138 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	2b01      	cmp	r3, #1
 800208e:	d107      	bne.n	80020a0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002090:	4b53      	ldr	r3, [pc, #332]	; (80021e0 <HAL_RCC_ClockConfig+0x1f8>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	2380      	movs	r3, #128	; 0x80
 8002096:	029b      	lsls	r3, r3, #10
 8002098:	4013      	ands	r3, r2
 800209a:	d12b      	bne.n	80020f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e097      	b.n	80021d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d107      	bne.n	80020b8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020a8:	4b4d      	ldr	r3, [pc, #308]	; (80021e0 <HAL_RCC_ClockConfig+0x1f8>)
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	2380      	movs	r3, #128	; 0x80
 80020ae:	049b      	lsls	r3, r3, #18
 80020b0:	4013      	ands	r3, r2
 80020b2:	d11f      	bne.n	80020f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e08b      	b.n	80021d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d107      	bne.n	80020d0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020c0:	4b47      	ldr	r3, [pc, #284]	; (80021e0 <HAL_RCC_ClockConfig+0x1f8>)
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	2380      	movs	r3, #128	; 0x80
 80020c6:	00db      	lsls	r3, r3, #3
 80020c8:	4013      	ands	r3, r2
 80020ca:	d113      	bne.n	80020f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e07f      	b.n	80021d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	2b03      	cmp	r3, #3
 80020d6:	d106      	bne.n	80020e6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020d8:	4b41      	ldr	r3, [pc, #260]	; (80021e0 <HAL_RCC_ClockConfig+0x1f8>)
 80020da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020dc:	2202      	movs	r2, #2
 80020de:	4013      	ands	r3, r2
 80020e0:	d108      	bne.n	80020f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e074      	b.n	80021d0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020e6:	4b3e      	ldr	r3, [pc, #248]	; (80021e0 <HAL_RCC_ClockConfig+0x1f8>)
 80020e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020ea:	2202      	movs	r2, #2
 80020ec:	4013      	ands	r3, r2
 80020ee:	d101      	bne.n	80020f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e06d      	b.n	80021d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80020f4:	4b3a      	ldr	r3, [pc, #232]	; (80021e0 <HAL_RCC_ClockConfig+0x1f8>)
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	2207      	movs	r2, #7
 80020fa:	4393      	bics	r3, r2
 80020fc:	0019      	movs	r1, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685a      	ldr	r2, [r3, #4]
 8002102:	4b37      	ldr	r3, [pc, #220]	; (80021e0 <HAL_RCC_ClockConfig+0x1f8>)
 8002104:	430a      	orrs	r2, r1
 8002106:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002108:	f7fe fc5e 	bl	80009c8 <HAL_GetTick>
 800210c:	0003      	movs	r3, r0
 800210e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002110:	e009      	b.n	8002126 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002112:	f7fe fc59 	bl	80009c8 <HAL_GetTick>
 8002116:	0002      	movs	r2, r0
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	4a2f      	ldr	r2, [pc, #188]	; (80021dc <HAL_RCC_ClockConfig+0x1f4>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e054      	b.n	80021d0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002126:	4b2e      	ldr	r3, [pc, #184]	; (80021e0 <HAL_RCC_ClockConfig+0x1f8>)
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	2238      	movs	r2, #56	; 0x38
 800212c:	401a      	ands	r2, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	00db      	lsls	r3, r3, #3
 8002134:	429a      	cmp	r2, r3
 8002136:	d1ec      	bne.n	8002112 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002138:	4b27      	ldr	r3, [pc, #156]	; (80021d8 <HAL_RCC_ClockConfig+0x1f0>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2207      	movs	r2, #7
 800213e:	4013      	ands	r3, r2
 8002140:	683a      	ldr	r2, [r7, #0]
 8002142:	429a      	cmp	r2, r3
 8002144:	d21e      	bcs.n	8002184 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002146:	4b24      	ldr	r3, [pc, #144]	; (80021d8 <HAL_RCC_ClockConfig+0x1f0>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2207      	movs	r2, #7
 800214c:	4393      	bics	r3, r2
 800214e:	0019      	movs	r1, r3
 8002150:	4b21      	ldr	r3, [pc, #132]	; (80021d8 <HAL_RCC_ClockConfig+0x1f0>)
 8002152:	683a      	ldr	r2, [r7, #0]
 8002154:	430a      	orrs	r2, r1
 8002156:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002158:	f7fe fc36 	bl	80009c8 <HAL_GetTick>
 800215c:	0003      	movs	r3, r0
 800215e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002160:	e009      	b.n	8002176 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002162:	f7fe fc31 	bl	80009c8 <HAL_GetTick>
 8002166:	0002      	movs	r2, r0
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	4a1b      	ldr	r2, [pc, #108]	; (80021dc <HAL_RCC_ClockConfig+0x1f4>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e02c      	b.n	80021d0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002176:	4b18      	ldr	r3, [pc, #96]	; (80021d8 <HAL_RCC_ClockConfig+0x1f0>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	2207      	movs	r2, #7
 800217c:	4013      	ands	r3, r2
 800217e:	683a      	ldr	r2, [r7, #0]
 8002180:	429a      	cmp	r2, r3
 8002182:	d1ee      	bne.n	8002162 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2204      	movs	r2, #4
 800218a:	4013      	ands	r3, r2
 800218c:	d009      	beq.n	80021a2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800218e:	4b14      	ldr	r3, [pc, #80]	; (80021e0 <HAL_RCC_ClockConfig+0x1f8>)
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	4a15      	ldr	r2, [pc, #84]	; (80021e8 <HAL_RCC_ClockConfig+0x200>)
 8002194:	4013      	ands	r3, r2
 8002196:	0019      	movs	r1, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	68da      	ldr	r2, [r3, #12]
 800219c:	4b10      	ldr	r3, [pc, #64]	; (80021e0 <HAL_RCC_ClockConfig+0x1f8>)
 800219e:	430a      	orrs	r2, r1
 80021a0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80021a2:	f000 f829 	bl	80021f8 <HAL_RCC_GetSysClockFreq>
 80021a6:	0001      	movs	r1, r0
 80021a8:	4b0d      	ldr	r3, [pc, #52]	; (80021e0 <HAL_RCC_ClockConfig+0x1f8>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	0a1b      	lsrs	r3, r3, #8
 80021ae:	220f      	movs	r2, #15
 80021b0:	401a      	ands	r2, r3
 80021b2:	4b0e      	ldr	r3, [pc, #56]	; (80021ec <HAL_RCC_ClockConfig+0x204>)
 80021b4:	0092      	lsls	r2, r2, #2
 80021b6:	58d3      	ldr	r3, [r2, r3]
 80021b8:	221f      	movs	r2, #31
 80021ba:	4013      	ands	r3, r2
 80021bc:	000a      	movs	r2, r1
 80021be:	40da      	lsrs	r2, r3
 80021c0:	4b0b      	ldr	r3, [pc, #44]	; (80021f0 <HAL_RCC_ClockConfig+0x208>)
 80021c2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80021c4:	4b0b      	ldr	r3, [pc, #44]	; (80021f4 <HAL_RCC_ClockConfig+0x20c>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	0018      	movs	r0, r3
 80021ca:	f7fe fba1 	bl	8000910 <HAL_InitTick>
 80021ce:	0003      	movs	r3, r0
}
 80021d0:	0018      	movs	r0, r3
 80021d2:	46bd      	mov	sp, r7
 80021d4:	b004      	add	sp, #16
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	40022000 	.word	0x40022000
 80021dc:	00001388 	.word	0x00001388
 80021e0:	40021000 	.word	0x40021000
 80021e4:	fffff0ff 	.word	0xfffff0ff
 80021e8:	ffff8fff 	.word	0xffff8fff
 80021ec:	08003b48 	.word	0x08003b48
 80021f0:	20000000 	.word	0x20000000
 80021f4:	20000004 	.word	0x20000004

080021f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021fe:	4b3c      	ldr	r3, [pc, #240]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	2238      	movs	r2, #56	; 0x38
 8002204:	4013      	ands	r3, r2
 8002206:	d10f      	bne.n	8002228 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002208:	4b39      	ldr	r3, [pc, #228]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	0adb      	lsrs	r3, r3, #11
 800220e:	2207      	movs	r2, #7
 8002210:	4013      	ands	r3, r2
 8002212:	2201      	movs	r2, #1
 8002214:	409a      	lsls	r2, r3
 8002216:	0013      	movs	r3, r2
 8002218:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800221a:	6839      	ldr	r1, [r7, #0]
 800221c:	4835      	ldr	r0, [pc, #212]	; (80022f4 <HAL_RCC_GetSysClockFreq+0xfc>)
 800221e:	f7fd ff77 	bl	8000110 <__udivsi3>
 8002222:	0003      	movs	r3, r0
 8002224:	613b      	str	r3, [r7, #16]
 8002226:	e05d      	b.n	80022e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002228:	4b31      	ldr	r3, [pc, #196]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	2238      	movs	r2, #56	; 0x38
 800222e:	4013      	ands	r3, r2
 8002230:	2b08      	cmp	r3, #8
 8002232:	d102      	bne.n	800223a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002234:	4b30      	ldr	r3, [pc, #192]	; (80022f8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002236:	613b      	str	r3, [r7, #16]
 8002238:	e054      	b.n	80022e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800223a:	4b2d      	ldr	r3, [pc, #180]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	2238      	movs	r2, #56	; 0x38
 8002240:	4013      	ands	r3, r2
 8002242:	2b10      	cmp	r3, #16
 8002244:	d138      	bne.n	80022b8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002246:	4b2a      	ldr	r3, [pc, #168]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	2203      	movs	r2, #3
 800224c:	4013      	ands	r3, r2
 800224e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002250:	4b27      	ldr	r3, [pc, #156]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	091b      	lsrs	r3, r3, #4
 8002256:	2207      	movs	r2, #7
 8002258:	4013      	ands	r3, r2
 800225a:	3301      	adds	r3, #1
 800225c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2b03      	cmp	r3, #3
 8002262:	d10d      	bne.n	8002280 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002264:	68b9      	ldr	r1, [r7, #8]
 8002266:	4824      	ldr	r0, [pc, #144]	; (80022f8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002268:	f7fd ff52 	bl	8000110 <__udivsi3>
 800226c:	0003      	movs	r3, r0
 800226e:	0019      	movs	r1, r3
 8002270:	4b1f      	ldr	r3, [pc, #124]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	0a1b      	lsrs	r3, r3, #8
 8002276:	227f      	movs	r2, #127	; 0x7f
 8002278:	4013      	ands	r3, r2
 800227a:	434b      	muls	r3, r1
 800227c:	617b      	str	r3, [r7, #20]
        break;
 800227e:	e00d      	b.n	800229c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002280:	68b9      	ldr	r1, [r7, #8]
 8002282:	481c      	ldr	r0, [pc, #112]	; (80022f4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002284:	f7fd ff44 	bl	8000110 <__udivsi3>
 8002288:	0003      	movs	r3, r0
 800228a:	0019      	movs	r1, r3
 800228c:	4b18      	ldr	r3, [pc, #96]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	0a1b      	lsrs	r3, r3, #8
 8002292:	227f      	movs	r2, #127	; 0x7f
 8002294:	4013      	ands	r3, r2
 8002296:	434b      	muls	r3, r1
 8002298:	617b      	str	r3, [r7, #20]
        break;
 800229a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800229c:	4b14      	ldr	r3, [pc, #80]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	0f5b      	lsrs	r3, r3, #29
 80022a2:	2207      	movs	r2, #7
 80022a4:	4013      	ands	r3, r2
 80022a6:	3301      	adds	r3, #1
 80022a8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80022aa:	6879      	ldr	r1, [r7, #4]
 80022ac:	6978      	ldr	r0, [r7, #20]
 80022ae:	f7fd ff2f 	bl	8000110 <__udivsi3>
 80022b2:	0003      	movs	r3, r0
 80022b4:	613b      	str	r3, [r7, #16]
 80022b6:	e015      	b.n	80022e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80022b8:	4b0d      	ldr	r3, [pc, #52]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	2238      	movs	r2, #56	; 0x38
 80022be:	4013      	ands	r3, r2
 80022c0:	2b20      	cmp	r3, #32
 80022c2:	d103      	bne.n	80022cc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80022c4:	2380      	movs	r3, #128	; 0x80
 80022c6:	021b      	lsls	r3, r3, #8
 80022c8:	613b      	str	r3, [r7, #16]
 80022ca:	e00b      	b.n	80022e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80022cc:	4b08      	ldr	r3, [pc, #32]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	2238      	movs	r2, #56	; 0x38
 80022d2:	4013      	ands	r3, r2
 80022d4:	2b18      	cmp	r3, #24
 80022d6:	d103      	bne.n	80022e0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80022d8:	23fa      	movs	r3, #250	; 0xfa
 80022da:	01db      	lsls	r3, r3, #7
 80022dc:	613b      	str	r3, [r7, #16]
 80022de:	e001      	b.n	80022e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80022e0:	2300      	movs	r3, #0
 80022e2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80022e4:	693b      	ldr	r3, [r7, #16]
}
 80022e6:	0018      	movs	r0, r3
 80022e8:	46bd      	mov	sp, r7
 80022ea:	b006      	add	sp, #24
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	46c0      	nop			; (mov r8, r8)
 80022f0:	40021000 	.word	0x40021000
 80022f4:	00f42400 	.word	0x00f42400
 80022f8:	007a1200 	.word	0x007a1200

080022fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002300:	4b02      	ldr	r3, [pc, #8]	; (800230c <HAL_RCC_GetHCLKFreq+0x10>)
 8002302:	681b      	ldr	r3, [r3, #0]
}
 8002304:	0018      	movs	r0, r3
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	46c0      	nop			; (mov r8, r8)
 800230c:	20000000 	.word	0x20000000

08002310 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002310:	b5b0      	push	{r4, r5, r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002314:	f7ff fff2 	bl	80022fc <HAL_RCC_GetHCLKFreq>
 8002318:	0004      	movs	r4, r0
 800231a:	f7ff fb49 	bl	80019b0 <LL_RCC_GetAPB1Prescaler>
 800231e:	0003      	movs	r3, r0
 8002320:	0b1a      	lsrs	r2, r3, #12
 8002322:	4b05      	ldr	r3, [pc, #20]	; (8002338 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002324:	0092      	lsls	r2, r2, #2
 8002326:	58d3      	ldr	r3, [r2, r3]
 8002328:	221f      	movs	r2, #31
 800232a:	4013      	ands	r3, r2
 800232c:	40dc      	lsrs	r4, r3
 800232e:	0023      	movs	r3, r4
}
 8002330:	0018      	movs	r0, r3
 8002332:	46bd      	mov	sp, r7
 8002334:	bdb0      	pop	{r4, r5, r7, pc}
 8002336:	46c0      	nop			; (mov r8, r8)
 8002338:	08003b88 	.word	0x08003b88

0800233c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002344:	2313      	movs	r3, #19
 8002346:	18fb      	adds	r3, r7, r3
 8002348:	2200      	movs	r2, #0
 800234a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800234c:	2312      	movs	r3, #18
 800234e:	18fb      	adds	r3, r7, r3
 8002350:	2200      	movs	r2, #0
 8002352:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	2380      	movs	r3, #128	; 0x80
 800235a:	029b      	lsls	r3, r3, #10
 800235c:	4013      	ands	r3, r2
 800235e:	d100      	bne.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002360:	e0a3      	b.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002362:	2011      	movs	r0, #17
 8002364:	183b      	adds	r3, r7, r0
 8002366:	2200      	movs	r2, #0
 8002368:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800236a:	4b7f      	ldr	r3, [pc, #508]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800236c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800236e:	2380      	movs	r3, #128	; 0x80
 8002370:	055b      	lsls	r3, r3, #21
 8002372:	4013      	ands	r3, r2
 8002374:	d110      	bne.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002376:	4b7c      	ldr	r3, [pc, #496]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002378:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800237a:	4b7b      	ldr	r3, [pc, #492]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800237c:	2180      	movs	r1, #128	; 0x80
 800237e:	0549      	lsls	r1, r1, #21
 8002380:	430a      	orrs	r2, r1
 8002382:	63da      	str	r2, [r3, #60]	; 0x3c
 8002384:	4b78      	ldr	r3, [pc, #480]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002386:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002388:	2380      	movs	r3, #128	; 0x80
 800238a:	055b      	lsls	r3, r3, #21
 800238c:	4013      	ands	r3, r2
 800238e:	60bb      	str	r3, [r7, #8]
 8002390:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002392:	183b      	adds	r3, r7, r0
 8002394:	2201      	movs	r2, #1
 8002396:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002398:	4b74      	ldr	r3, [pc, #464]	; (800256c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	4b73      	ldr	r3, [pc, #460]	; (800256c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800239e:	2180      	movs	r1, #128	; 0x80
 80023a0:	0049      	lsls	r1, r1, #1
 80023a2:	430a      	orrs	r2, r1
 80023a4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80023a6:	f7fe fb0f 	bl	80009c8 <HAL_GetTick>
 80023aa:	0003      	movs	r3, r0
 80023ac:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80023ae:	e00b      	b.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023b0:	f7fe fb0a 	bl	80009c8 <HAL_GetTick>
 80023b4:	0002      	movs	r2, r0
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d904      	bls.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80023be:	2313      	movs	r3, #19
 80023c0:	18fb      	adds	r3, r7, r3
 80023c2:	2203      	movs	r2, #3
 80023c4:	701a      	strb	r2, [r3, #0]
        break;
 80023c6:	e005      	b.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80023c8:	4b68      	ldr	r3, [pc, #416]	; (800256c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	2380      	movs	r3, #128	; 0x80
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	4013      	ands	r3, r2
 80023d2:	d0ed      	beq.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80023d4:	2313      	movs	r3, #19
 80023d6:	18fb      	adds	r3, r7, r3
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d154      	bne.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80023de:	4b62      	ldr	r3, [pc, #392]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80023e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80023e2:	23c0      	movs	r3, #192	; 0xc0
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	4013      	ands	r3, r2
 80023e8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d019      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	695b      	ldr	r3, [r3, #20]
 80023f4:	697a      	ldr	r2, [r7, #20]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d014      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80023fa:	4b5b      	ldr	r3, [pc, #364]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80023fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023fe:	4a5c      	ldr	r2, [pc, #368]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002400:	4013      	ands	r3, r2
 8002402:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002404:	4b58      	ldr	r3, [pc, #352]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002406:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002408:	4b57      	ldr	r3, [pc, #348]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800240a:	2180      	movs	r1, #128	; 0x80
 800240c:	0249      	lsls	r1, r1, #9
 800240e:	430a      	orrs	r2, r1
 8002410:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002412:	4b55      	ldr	r3, [pc, #340]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002414:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002416:	4b54      	ldr	r3, [pc, #336]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002418:	4956      	ldr	r1, [pc, #344]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 800241a:	400a      	ands	r2, r1
 800241c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800241e:	4b52      	ldr	r3, [pc, #328]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002420:	697a      	ldr	r2, [r7, #20]
 8002422:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	2201      	movs	r2, #1
 8002428:	4013      	ands	r3, r2
 800242a:	d016      	beq.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800242c:	f7fe facc 	bl	80009c8 <HAL_GetTick>
 8002430:	0003      	movs	r3, r0
 8002432:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002434:	e00c      	b.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002436:	f7fe fac7 	bl	80009c8 <HAL_GetTick>
 800243a:	0002      	movs	r2, r0
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	4a4d      	ldr	r2, [pc, #308]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d904      	bls.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002446:	2313      	movs	r3, #19
 8002448:	18fb      	adds	r3, r7, r3
 800244a:	2203      	movs	r2, #3
 800244c:	701a      	strb	r2, [r3, #0]
            break;
 800244e:	e004      	b.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002450:	4b45      	ldr	r3, [pc, #276]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002452:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002454:	2202      	movs	r2, #2
 8002456:	4013      	ands	r3, r2
 8002458:	d0ed      	beq.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800245a:	2313      	movs	r3, #19
 800245c:	18fb      	adds	r3, r7, r3
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d10a      	bne.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002464:	4b40      	ldr	r3, [pc, #256]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002468:	4a41      	ldr	r2, [pc, #260]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800246a:	4013      	ands	r3, r2
 800246c:	0019      	movs	r1, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	695a      	ldr	r2, [r3, #20]
 8002472:	4b3d      	ldr	r3, [pc, #244]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002474:	430a      	orrs	r2, r1
 8002476:	65da      	str	r2, [r3, #92]	; 0x5c
 8002478:	e00c      	b.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800247a:	2312      	movs	r3, #18
 800247c:	18fb      	adds	r3, r7, r3
 800247e:	2213      	movs	r2, #19
 8002480:	18ba      	adds	r2, r7, r2
 8002482:	7812      	ldrb	r2, [r2, #0]
 8002484:	701a      	strb	r2, [r3, #0]
 8002486:	e005      	b.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002488:	2312      	movs	r3, #18
 800248a:	18fb      	adds	r3, r7, r3
 800248c:	2213      	movs	r2, #19
 800248e:	18ba      	adds	r2, r7, r2
 8002490:	7812      	ldrb	r2, [r2, #0]
 8002492:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002494:	2311      	movs	r3, #17
 8002496:	18fb      	adds	r3, r7, r3
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	2b01      	cmp	r3, #1
 800249c:	d105      	bne.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800249e:	4b32      	ldr	r3, [pc, #200]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80024a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80024a2:	4b31      	ldr	r3, [pc, #196]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80024a4:	4935      	ldr	r1, [pc, #212]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80024a6:	400a      	ands	r2, r1
 80024a8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2201      	movs	r2, #1
 80024b0:	4013      	ands	r3, r2
 80024b2:	d009      	beq.n	80024c8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80024b4:	4b2c      	ldr	r3, [pc, #176]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80024b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024b8:	2203      	movs	r2, #3
 80024ba:	4393      	bics	r3, r2
 80024bc:	0019      	movs	r1, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	4b29      	ldr	r3, [pc, #164]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80024c4:	430a      	orrs	r2, r1
 80024c6:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2220      	movs	r2, #32
 80024ce:	4013      	ands	r3, r2
 80024d0:	d009      	beq.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024d2:	4b25      	ldr	r3, [pc, #148]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80024d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024d6:	4a2a      	ldr	r2, [pc, #168]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80024d8:	4013      	ands	r3, r2
 80024da:	0019      	movs	r1, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689a      	ldr	r2, [r3, #8]
 80024e0:	4b21      	ldr	r3, [pc, #132]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80024e2:	430a      	orrs	r2, r1
 80024e4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	2380      	movs	r3, #128	; 0x80
 80024ec:	01db      	lsls	r3, r3, #7
 80024ee:	4013      	ands	r3, r2
 80024f0:	d015      	beq.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80024f2:	4b1d      	ldr	r3, [pc, #116]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80024f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	0899      	lsrs	r1, r3, #2
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	691a      	ldr	r2, [r3, #16]
 80024fe:	4b1a      	ldr	r3, [pc, #104]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002500:	430a      	orrs	r2, r1
 8002502:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	691a      	ldr	r2, [r3, #16]
 8002508:	2380      	movs	r3, #128	; 0x80
 800250a:	05db      	lsls	r3, r3, #23
 800250c:	429a      	cmp	r2, r3
 800250e:	d106      	bne.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002510:	4b15      	ldr	r3, [pc, #84]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002512:	68da      	ldr	r2, [r3, #12]
 8002514:	4b14      	ldr	r3, [pc, #80]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002516:	2180      	movs	r1, #128	; 0x80
 8002518:	0249      	lsls	r1, r1, #9
 800251a:	430a      	orrs	r2, r1
 800251c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	2380      	movs	r3, #128	; 0x80
 8002524:	011b      	lsls	r3, r3, #4
 8002526:	4013      	ands	r3, r2
 8002528:	d016      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800252a:	4b0f      	ldr	r3, [pc, #60]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800252c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800252e:	4a15      	ldr	r2, [pc, #84]	; (8002584 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002530:	4013      	ands	r3, r2
 8002532:	0019      	movs	r1, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	68da      	ldr	r2, [r3, #12]
 8002538:	4b0b      	ldr	r3, [pc, #44]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800253a:	430a      	orrs	r2, r1
 800253c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	68da      	ldr	r2, [r3, #12]
 8002542:	2380      	movs	r3, #128	; 0x80
 8002544:	01db      	lsls	r3, r3, #7
 8002546:	429a      	cmp	r2, r3
 8002548:	d106      	bne.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800254a:	4b07      	ldr	r3, [pc, #28]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800254c:	68da      	ldr	r2, [r3, #12]
 800254e:	4b06      	ldr	r3, [pc, #24]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002550:	2180      	movs	r1, #128	; 0x80
 8002552:	0249      	lsls	r1, r1, #9
 8002554:	430a      	orrs	r2, r1
 8002556:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002558:	2312      	movs	r3, #18
 800255a:	18fb      	adds	r3, r7, r3
 800255c:	781b      	ldrb	r3, [r3, #0]
}
 800255e:	0018      	movs	r0, r3
 8002560:	46bd      	mov	sp, r7
 8002562:	b006      	add	sp, #24
 8002564:	bd80      	pop	{r7, pc}
 8002566:	46c0      	nop			; (mov r8, r8)
 8002568:	40021000 	.word	0x40021000
 800256c:	40007000 	.word	0x40007000
 8002570:	fffffcff 	.word	0xfffffcff
 8002574:	fffeffff 	.word	0xfffeffff
 8002578:	00001388 	.word	0x00001388
 800257c:	efffffff 	.word	0xefffffff
 8002580:	ffffcfff 	.word	0xffffcfff
 8002584:	ffff3fff 	.word	0xffff3fff

08002588 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d101      	bne.n	800259a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e0a8      	b.n	80026ec <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d109      	bne.n	80025b6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	685a      	ldr	r2, [r3, #4]
 80025a6:	2382      	movs	r3, #130	; 0x82
 80025a8:	005b      	lsls	r3, r3, #1
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d009      	beq.n	80025c2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	61da      	str	r2, [r3, #28]
 80025b4:	e005      	b.n	80025c2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	225d      	movs	r2, #93	; 0x5d
 80025cc:	5c9b      	ldrb	r3, [r3, r2]
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d107      	bne.n	80025e4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	225c      	movs	r2, #92	; 0x5c
 80025d8:	2100      	movs	r1, #0
 80025da:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	0018      	movs	r0, r3
 80025e0:	f7fe f886 	bl	80006f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	225d      	movs	r2, #93	; 0x5d
 80025e8:	2102      	movs	r1, #2
 80025ea:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2140      	movs	r1, #64	; 0x40
 80025f8:	438a      	bics	r2, r1
 80025fa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	68da      	ldr	r2, [r3, #12]
 8002600:	23e0      	movs	r3, #224	; 0xe0
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	429a      	cmp	r2, r3
 8002606:	d902      	bls.n	800260e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002608:	2300      	movs	r3, #0
 800260a:	60fb      	str	r3, [r7, #12]
 800260c:	e002      	b.n	8002614 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800260e:	2380      	movs	r3, #128	; 0x80
 8002610:	015b      	lsls	r3, r3, #5
 8002612:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	68da      	ldr	r2, [r3, #12]
 8002618:	23f0      	movs	r3, #240	; 0xf0
 800261a:	011b      	lsls	r3, r3, #4
 800261c:	429a      	cmp	r2, r3
 800261e:	d008      	beq.n	8002632 <HAL_SPI_Init+0xaa>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	68da      	ldr	r2, [r3, #12]
 8002624:	23e0      	movs	r3, #224	; 0xe0
 8002626:	00db      	lsls	r3, r3, #3
 8002628:	429a      	cmp	r2, r3
 800262a:	d002      	beq.n	8002632 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685a      	ldr	r2, [r3, #4]
 8002636:	2382      	movs	r3, #130	; 0x82
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	401a      	ands	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6899      	ldr	r1, [r3, #8]
 8002640:	2384      	movs	r3, #132	; 0x84
 8002642:	021b      	lsls	r3, r3, #8
 8002644:	400b      	ands	r3, r1
 8002646:	431a      	orrs	r2, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	691b      	ldr	r3, [r3, #16]
 800264c:	2102      	movs	r1, #2
 800264e:	400b      	ands	r3, r1
 8002650:	431a      	orrs	r2, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	2101      	movs	r1, #1
 8002658:	400b      	ands	r3, r1
 800265a:	431a      	orrs	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6999      	ldr	r1, [r3, #24]
 8002660:	2380      	movs	r3, #128	; 0x80
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	400b      	ands	r3, r1
 8002666:	431a      	orrs	r2, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	69db      	ldr	r3, [r3, #28]
 800266c:	2138      	movs	r1, #56	; 0x38
 800266e:	400b      	ands	r3, r1
 8002670:	431a      	orrs	r2, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a1b      	ldr	r3, [r3, #32]
 8002676:	2180      	movs	r1, #128	; 0x80
 8002678:	400b      	ands	r3, r1
 800267a:	431a      	orrs	r2, r3
 800267c:	0011      	movs	r1, r2
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002682:	2380      	movs	r3, #128	; 0x80
 8002684:	019b      	lsls	r3, r3, #6
 8002686:	401a      	ands	r2, r3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	430a      	orrs	r2, r1
 800268e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	0c1b      	lsrs	r3, r3, #16
 8002696:	2204      	movs	r2, #4
 8002698:	401a      	ands	r2, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269e:	2110      	movs	r1, #16
 80026a0:	400b      	ands	r3, r1
 80026a2:	431a      	orrs	r2, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026a8:	2108      	movs	r1, #8
 80026aa:	400b      	ands	r3, r1
 80026ac:	431a      	orrs	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	68d9      	ldr	r1, [r3, #12]
 80026b2:	23f0      	movs	r3, #240	; 0xf0
 80026b4:	011b      	lsls	r3, r3, #4
 80026b6:	400b      	ands	r3, r1
 80026b8:	431a      	orrs	r2, r3
 80026ba:	0011      	movs	r1, r2
 80026bc:	68fa      	ldr	r2, [r7, #12]
 80026be:	2380      	movs	r3, #128	; 0x80
 80026c0:	015b      	lsls	r3, r3, #5
 80026c2:	401a      	ands	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	430a      	orrs	r2, r1
 80026ca:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	69da      	ldr	r2, [r3, #28]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4907      	ldr	r1, [pc, #28]	; (80026f4 <HAL_SPI_Init+0x16c>)
 80026d8:	400a      	ands	r2, r1
 80026da:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	225d      	movs	r2, #93	; 0x5d
 80026e6:	2101      	movs	r1, #1
 80026e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026ea:	2300      	movs	r3, #0
}
 80026ec:	0018      	movs	r0, r3
 80026ee:	46bd      	mov	sp, r7
 80026f0:	b004      	add	sp, #16
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	fffff7ff 	.word	0xfffff7ff

080026f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e046      	b.n	8002798 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2288      	movs	r2, #136	; 0x88
 800270e:	589b      	ldr	r3, [r3, r2]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d107      	bne.n	8002724 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2284      	movs	r2, #132	; 0x84
 8002718:	2100      	movs	r1, #0
 800271a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	0018      	movs	r0, r3
 8002720:	f7fe f830 	bl	8000784 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2288      	movs	r2, #136	; 0x88
 8002728:	2124      	movs	r1, #36	; 0x24
 800272a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2101      	movs	r1, #1
 8002738:	438a      	bics	r2, r1
 800273a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	0018      	movs	r0, r3
 8002740:	f000 fc1a 	bl	8002f78 <UART_SetConfig>
 8002744:	0003      	movs	r3, r0
 8002746:	2b01      	cmp	r3, #1
 8002748:	d101      	bne.n	800274e <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e024      	b.n	8002798 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002752:	2b00      	cmp	r3, #0
 8002754:	d003      	beq.n	800275e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	0018      	movs	r0, r3
 800275a:	f000 fd77 	bl	800324c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	685a      	ldr	r2, [r3, #4]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	490d      	ldr	r1, [pc, #52]	; (80027a0 <HAL_UART_Init+0xa8>)
 800276a:	400a      	ands	r2, r1
 800276c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689a      	ldr	r2, [r3, #8]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	212a      	movs	r1, #42	; 0x2a
 800277a:	438a      	bics	r2, r1
 800277c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2101      	movs	r1, #1
 800278a:	430a      	orrs	r2, r1
 800278c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	0018      	movs	r0, r3
 8002792:	f000 fe0f 	bl	80033b4 <UART_CheckIdleState>
 8002796:	0003      	movs	r3, r0
}
 8002798:	0018      	movs	r0, r3
 800279a:	46bd      	mov	sp, r7
 800279c:	b002      	add	sp, #8
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	ffffb7ff 	.word	0xffffb7ff

080027a4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b08c      	sub	sp, #48	; 0x30
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	1dbb      	adds	r3, r7, #6
 80027b0:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2288      	movs	r2, #136	; 0x88
 80027b6:	589b      	ldr	r3, [r3, r2]
 80027b8:	2b20      	cmp	r3, #32
 80027ba:	d000      	beq.n	80027be <HAL_UART_Transmit_IT+0x1a>
 80027bc:	e08d      	b.n	80028da <HAL_UART_Transmit_IT+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d003      	beq.n	80027cc <HAL_UART_Transmit_IT+0x28>
 80027c4:	1dbb      	adds	r3, r7, #6
 80027c6:	881b      	ldrh	r3, [r3, #0]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d101      	bne.n	80027d0 <HAL_UART_Transmit_IT+0x2c>
    {
      return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e085      	b.n	80028dc <HAL_UART_Transmit_IT+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	2380      	movs	r3, #128	; 0x80
 80027d6:	015b      	lsls	r3, r3, #5
 80027d8:	429a      	cmp	r2, r3
 80027da:	d109      	bne.n	80027f0 <HAL_UART_Transmit_IT+0x4c>
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	691b      	ldr	r3, [r3, #16]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d105      	bne.n	80027f0 <HAL_UART_Transmit_IT+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	2201      	movs	r2, #1
 80027e8:	4013      	ands	r3, r2
 80027ea:	d001      	beq.n	80027f0 <HAL_UART_Transmit_IT+0x4c>
      {
        return  HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e075      	b.n	80028dc <HAL_UART_Transmit_IT+0x138>
      }
    }

    huart->pTxBuffPtr  = pData;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	68ba      	ldr	r2, [r7, #8]
 80027f4:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	1dba      	adds	r2, r7, #6
 80027fa:	2154      	movs	r1, #84	; 0x54
 80027fc:	8812      	ldrh	r2, [r2, #0]
 80027fe:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	1dba      	adds	r2, r7, #6
 8002804:	2156      	movs	r1, #86	; 0x56
 8002806:	8812      	ldrh	r2, [r2, #0]
 8002808:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2200      	movs	r2, #0
 800280e:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2290      	movs	r2, #144	; 0x90
 8002814:	2100      	movs	r1, #0
 8002816:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2288      	movs	r2, #136	; 0x88
 800281c:	2121      	movs	r1, #33	; 0x21
 800281e:	5099      	str	r1, [r3, r2]

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002824:	2380      	movs	r3, #128	; 0x80
 8002826:	059b      	lsls	r3, r3, #22
 8002828:	429a      	cmp	r2, r3
 800282a:	d12a      	bne.n	8002882 <HAL_UART_Transmit_IT+0xde>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	2380      	movs	r3, #128	; 0x80
 8002832:	015b      	lsls	r3, r3, #5
 8002834:	429a      	cmp	r2, r3
 8002836:	d107      	bne.n	8002848 <HAL_UART_Transmit_IT+0xa4>
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	691b      	ldr	r3, [r3, #16]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d103      	bne.n	8002848 <HAL_UART_Transmit_IT+0xa4>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	4a28      	ldr	r2, [pc, #160]	; (80028e4 <HAL_UART_Transmit_IT+0x140>)
 8002844:	679a      	str	r2, [r3, #120]	; 0x78
 8002846:	e002      	b.n	800284e <HAL_UART_Transmit_IT+0xaa>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	4a27      	ldr	r2, [pc, #156]	; (80028e8 <HAL_UART_Transmit_IT+0x144>)
 800284c:	679a      	str	r2, [r3, #120]	; 0x78
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800284e:	f3ef 8310 	mrs	r3, PRIMASK
 8002852:	61fb      	str	r3, [r7, #28]
  return(result);
 8002854:	69fb      	ldr	r3, [r7, #28]
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8002856:	62bb      	str	r3, [r7, #40]	; 0x28
 8002858:	2301      	movs	r3, #1
 800285a:	623b      	str	r3, [r7, #32]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800285c:	6a3b      	ldr	r3, [r7, #32]
 800285e:	f383 8810 	msr	PRIMASK, r3
}
 8002862:	46c0      	nop			; (mov r8, r8)
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689a      	ldr	r2, [r3, #8]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2180      	movs	r1, #128	; 0x80
 8002870:	0409      	lsls	r1, r1, #16
 8002872:	430a      	orrs	r2, r1
 8002874:	609a      	str	r2, [r3, #8]
 8002876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002878:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800287a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287c:	f383 8810 	msr	PRIMASK, r3
}
 8002880:	e029      	b.n	80028d6 <HAL_UART_Transmit_IT+0x132>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	689a      	ldr	r2, [r3, #8]
 8002886:	2380      	movs	r3, #128	; 0x80
 8002888:	015b      	lsls	r3, r3, #5
 800288a:	429a      	cmp	r2, r3
 800288c:	d107      	bne.n	800289e <HAL_UART_Transmit_IT+0xfa>
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d103      	bne.n	800289e <HAL_UART_Transmit_IT+0xfa>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	4a14      	ldr	r2, [pc, #80]	; (80028ec <HAL_UART_Transmit_IT+0x148>)
 800289a:	679a      	str	r2, [r3, #120]	; 0x78
 800289c:	e002      	b.n	80028a4 <HAL_UART_Transmit_IT+0x100>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	4a13      	ldr	r2, [pc, #76]	; (80028f0 <HAL_UART_Transmit_IT+0x14c>)
 80028a2:	679a      	str	r2, [r3, #120]	; 0x78
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028a4:	f3ef 8310 	mrs	r3, PRIMASK
 80028a8:	613b      	str	r3, [r7, #16]
  return(result);
 80028aa:	693b      	ldr	r3, [r7, #16]
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80028ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028ae:	2301      	movs	r3, #1
 80028b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	f383 8810 	msr	PRIMASK, r3
}
 80028b8:	46c0      	nop			; (mov r8, r8)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2180      	movs	r1, #128	; 0x80
 80028c6:	430a      	orrs	r2, r1
 80028c8:	601a      	str	r2, [r3, #0]
 80028ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028cc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	f383 8810 	msr	PRIMASK, r3
}
 80028d4:	46c0      	nop			; (mov r8, r8)
    }

    return HAL_OK;
 80028d6:	2300      	movs	r3, #0
 80028d8:	e000      	b.n	80028dc <HAL_UART_Transmit_IT+0x138>
  }
  else
  {
    return HAL_BUSY;
 80028da:	2302      	movs	r3, #2
  }
}
 80028dc:	0018      	movs	r0, r3
 80028de:	46bd      	mov	sp, r7
 80028e0:	b00c      	add	sp, #48	; 0x30
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	08003939 	.word	0x08003939
 80028e8:	0800384d 	.word	0x0800384d
 80028ec:	0800378f 	.word	0x0800378f
 80028f0:	080036db 	.word	0x080036db

080028f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80028f4:	b5b0      	push	{r4, r5, r7, lr}
 80028f6:	b0aa      	sub	sp, #168	; 0xa8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	69db      	ldr	r3, [r3, #28]
 8002902:	22a4      	movs	r2, #164	; 0xa4
 8002904:	18b9      	adds	r1, r7, r2
 8002906:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	20a0      	movs	r0, #160	; 0xa0
 8002910:	1839      	adds	r1, r7, r0
 8002912:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	249c      	movs	r4, #156	; 0x9c
 800291c:	1939      	adds	r1, r7, r4
 800291e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002920:	0011      	movs	r1, r2
 8002922:	18bb      	adds	r3, r7, r2
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4aa2      	ldr	r2, [pc, #648]	; (8002bb0 <HAL_UART_IRQHandler+0x2bc>)
 8002928:	4013      	ands	r3, r2
 800292a:	2298      	movs	r2, #152	; 0x98
 800292c:	18bd      	adds	r5, r7, r2
 800292e:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8002930:	18bb      	adds	r3, r7, r2
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d11a      	bne.n	800296e <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002938:	187b      	adds	r3, r7, r1
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2220      	movs	r2, #32
 800293e:	4013      	ands	r3, r2
 8002940:	d015      	beq.n	800296e <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002942:	183b      	adds	r3, r7, r0
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	2220      	movs	r2, #32
 8002948:	4013      	ands	r3, r2
 800294a:	d105      	bne.n	8002958 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800294c:	193b      	adds	r3, r7, r4
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	2380      	movs	r3, #128	; 0x80
 8002952:	055b      	lsls	r3, r3, #21
 8002954:	4013      	ands	r3, r2
 8002956:	d00a      	beq.n	800296e <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800295c:	2b00      	cmp	r3, #0
 800295e:	d100      	bne.n	8002962 <HAL_UART_IRQHandler+0x6e>
 8002960:	e2dc      	b.n	8002f1c <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	0010      	movs	r0, r2
 800296a:	4798      	blx	r3
      }
      return;
 800296c:	e2d6      	b.n	8002f1c <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800296e:	2398      	movs	r3, #152	; 0x98
 8002970:	18fb      	adds	r3, r7, r3
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d100      	bne.n	800297a <HAL_UART_IRQHandler+0x86>
 8002978:	e122      	b.n	8002bc0 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800297a:	239c      	movs	r3, #156	; 0x9c
 800297c:	18fb      	adds	r3, r7, r3
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a8c      	ldr	r2, [pc, #560]	; (8002bb4 <HAL_UART_IRQHandler+0x2c0>)
 8002982:	4013      	ands	r3, r2
 8002984:	d106      	bne.n	8002994 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002986:	23a0      	movs	r3, #160	; 0xa0
 8002988:	18fb      	adds	r3, r7, r3
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a8a      	ldr	r2, [pc, #552]	; (8002bb8 <HAL_UART_IRQHandler+0x2c4>)
 800298e:	4013      	ands	r3, r2
 8002990:	d100      	bne.n	8002994 <HAL_UART_IRQHandler+0xa0>
 8002992:	e115      	b.n	8002bc0 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002994:	23a4      	movs	r3, #164	; 0xa4
 8002996:	18fb      	adds	r3, r7, r3
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2201      	movs	r2, #1
 800299c:	4013      	ands	r3, r2
 800299e:	d012      	beq.n	80029c6 <HAL_UART_IRQHandler+0xd2>
 80029a0:	23a0      	movs	r3, #160	; 0xa0
 80029a2:	18fb      	adds	r3, r7, r3
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	2380      	movs	r3, #128	; 0x80
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	4013      	ands	r3, r2
 80029ac:	d00b      	beq.n	80029c6 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2201      	movs	r2, #1
 80029b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2290      	movs	r2, #144	; 0x90
 80029ba:	589b      	ldr	r3, [r3, r2]
 80029bc:	2201      	movs	r2, #1
 80029be:	431a      	orrs	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2190      	movs	r1, #144	; 0x90
 80029c4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80029c6:	23a4      	movs	r3, #164	; 0xa4
 80029c8:	18fb      	adds	r3, r7, r3
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2202      	movs	r2, #2
 80029ce:	4013      	ands	r3, r2
 80029d0:	d011      	beq.n	80029f6 <HAL_UART_IRQHandler+0x102>
 80029d2:	239c      	movs	r3, #156	; 0x9c
 80029d4:	18fb      	adds	r3, r7, r3
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2201      	movs	r2, #1
 80029da:	4013      	ands	r3, r2
 80029dc:	d00b      	beq.n	80029f6 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2202      	movs	r2, #2
 80029e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2290      	movs	r2, #144	; 0x90
 80029ea:	589b      	ldr	r3, [r3, r2]
 80029ec:	2204      	movs	r2, #4
 80029ee:	431a      	orrs	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2190      	movs	r1, #144	; 0x90
 80029f4:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80029f6:	23a4      	movs	r3, #164	; 0xa4
 80029f8:	18fb      	adds	r3, r7, r3
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2204      	movs	r2, #4
 80029fe:	4013      	ands	r3, r2
 8002a00:	d011      	beq.n	8002a26 <HAL_UART_IRQHandler+0x132>
 8002a02:	239c      	movs	r3, #156	; 0x9c
 8002a04:	18fb      	adds	r3, r7, r3
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	d00b      	beq.n	8002a26 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2204      	movs	r2, #4
 8002a14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2290      	movs	r2, #144	; 0x90
 8002a1a:	589b      	ldr	r3, [r3, r2]
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	431a      	orrs	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2190      	movs	r1, #144	; 0x90
 8002a24:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002a26:	23a4      	movs	r3, #164	; 0xa4
 8002a28:	18fb      	adds	r3, r7, r3
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2208      	movs	r2, #8
 8002a2e:	4013      	ands	r3, r2
 8002a30:	d017      	beq.n	8002a62 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002a32:	23a0      	movs	r3, #160	; 0xa0
 8002a34:	18fb      	adds	r3, r7, r3
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2220      	movs	r2, #32
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	d105      	bne.n	8002a4a <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8002a3e:	239c      	movs	r3, #156	; 0x9c
 8002a40:	18fb      	adds	r3, r7, r3
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a5b      	ldr	r2, [pc, #364]	; (8002bb4 <HAL_UART_IRQHandler+0x2c0>)
 8002a46:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002a48:	d00b      	beq.n	8002a62 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2208      	movs	r2, #8
 8002a50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2290      	movs	r2, #144	; 0x90
 8002a56:	589b      	ldr	r3, [r3, r2]
 8002a58:	2208      	movs	r2, #8
 8002a5a:	431a      	orrs	r2, r3
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2190      	movs	r1, #144	; 0x90
 8002a60:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002a62:	23a4      	movs	r3, #164	; 0xa4
 8002a64:	18fb      	adds	r3, r7, r3
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	2380      	movs	r3, #128	; 0x80
 8002a6a:	011b      	lsls	r3, r3, #4
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	d013      	beq.n	8002a98 <HAL_UART_IRQHandler+0x1a4>
 8002a70:	23a0      	movs	r3, #160	; 0xa0
 8002a72:	18fb      	adds	r3, r7, r3
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	2380      	movs	r3, #128	; 0x80
 8002a78:	04db      	lsls	r3, r3, #19
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	d00c      	beq.n	8002a98 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2280      	movs	r2, #128	; 0x80
 8002a84:	0112      	lsls	r2, r2, #4
 8002a86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2290      	movs	r2, #144	; 0x90
 8002a8c:	589b      	ldr	r3, [r3, r2]
 8002a8e:	2220      	movs	r2, #32
 8002a90:	431a      	orrs	r2, r3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2190      	movs	r1, #144	; 0x90
 8002a96:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2290      	movs	r2, #144	; 0x90
 8002a9c:	589b      	ldr	r3, [r3, r2]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d100      	bne.n	8002aa4 <HAL_UART_IRQHandler+0x1b0>
 8002aa2:	e23d      	b.n	8002f20 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002aa4:	23a4      	movs	r3, #164	; 0xa4
 8002aa6:	18fb      	adds	r3, r7, r3
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2220      	movs	r2, #32
 8002aac:	4013      	ands	r3, r2
 8002aae:	d015      	beq.n	8002adc <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002ab0:	23a0      	movs	r3, #160	; 0xa0
 8002ab2:	18fb      	adds	r3, r7, r3
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2220      	movs	r2, #32
 8002ab8:	4013      	ands	r3, r2
 8002aba:	d106      	bne.n	8002aca <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002abc:	239c      	movs	r3, #156	; 0x9c
 8002abe:	18fb      	adds	r3, r7, r3
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	2380      	movs	r3, #128	; 0x80
 8002ac4:	055b      	lsls	r3, r3, #21
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	d008      	beq.n	8002adc <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d004      	beq.n	8002adc <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	0010      	movs	r0, r2
 8002ada:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2290      	movs	r2, #144	; 0x90
 8002ae0:	589b      	ldr	r3, [r3, r2]
 8002ae2:	2194      	movs	r1, #148	; 0x94
 8002ae4:	187a      	adds	r2, r7, r1
 8002ae6:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	2240      	movs	r2, #64	; 0x40
 8002af0:	4013      	ands	r3, r2
 8002af2:	2b40      	cmp	r3, #64	; 0x40
 8002af4:	d004      	beq.n	8002b00 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002af6:	187b      	adds	r3, r7, r1
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	2228      	movs	r2, #40	; 0x28
 8002afc:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002afe:	d04c      	beq.n	8002b9a <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	0018      	movs	r0, r3
 8002b04:	f000 fd6c 	bl	80035e0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	2240      	movs	r2, #64	; 0x40
 8002b10:	4013      	ands	r3, r2
 8002b12:	2b40      	cmp	r3, #64	; 0x40
 8002b14:	d13c      	bne.n	8002b90 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b16:	f3ef 8310 	mrs	r3, PRIMASK
 8002b1a:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8002b1c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b1e:	2090      	movs	r0, #144	; 0x90
 8002b20:	183a      	adds	r2, r7, r0
 8002b22:	6013      	str	r3, [r2, #0]
 8002b24:	2301      	movs	r3, #1
 8002b26:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b2a:	f383 8810 	msr	PRIMASK, r3
}
 8002b2e:	46c0      	nop			; (mov r8, r8)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	689a      	ldr	r2, [r3, #8]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2140      	movs	r1, #64	; 0x40
 8002b3c:	438a      	bics	r2, r1
 8002b3e:	609a      	str	r2, [r3, #8]
 8002b40:	183b      	adds	r3, r7, r0
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b46:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002b48:	f383 8810 	msr	PRIMASK, r3
}
 8002b4c:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2280      	movs	r2, #128	; 0x80
 8002b52:	589b      	ldr	r3, [r3, r2]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d016      	beq.n	8002b86 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2280      	movs	r2, #128	; 0x80
 8002b5c:	589b      	ldr	r3, [r3, r2]
 8002b5e:	4a17      	ldr	r2, [pc, #92]	; (8002bbc <HAL_UART_IRQHandler+0x2c8>)
 8002b60:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2280      	movs	r2, #128	; 0x80
 8002b66:	589b      	ldr	r3, [r3, r2]
 8002b68:	0018      	movs	r0, r3
 8002b6a:	f7fe fcf5 	bl	8001558 <HAL_DMA_Abort_IT>
 8002b6e:	1e03      	subs	r3, r0, #0
 8002b70:	d01c      	beq.n	8002bac <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2280      	movs	r2, #128	; 0x80
 8002b76:	589b      	ldr	r3, [r3, r2]
 8002b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	2180      	movs	r1, #128	; 0x80
 8002b7e:	5852      	ldr	r2, [r2, r1]
 8002b80:	0010      	movs	r0, r2
 8002b82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b84:	e012      	b.n	8002bac <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	0018      	movs	r0, r3
 8002b8a:	f000 f9e1 	bl	8002f50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b8e:	e00d      	b.n	8002bac <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	0018      	movs	r0, r3
 8002b94:	f000 f9dc 	bl	8002f50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b98:	e008      	b.n	8002bac <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	f000 f9d7 	bl	8002f50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2290      	movs	r2, #144	; 0x90
 8002ba6:	2100      	movs	r1, #0
 8002ba8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002baa:	e1b9      	b.n	8002f20 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bac:	46c0      	nop			; (mov r8, r8)
    return;
 8002bae:	e1b7      	b.n	8002f20 <HAL_UART_IRQHandler+0x62c>
 8002bb0:	0000080f 	.word	0x0000080f
 8002bb4:	10000001 	.word	0x10000001
 8002bb8:	04000120 	.word	0x04000120
 8002bbc:	080036ad 	.word	0x080036ad

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d000      	beq.n	8002bca <HAL_UART_IRQHandler+0x2d6>
 8002bc8:	e13e      	b.n	8002e48 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002bca:	23a4      	movs	r3, #164	; 0xa4
 8002bcc:	18fb      	adds	r3, r7, r3
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2210      	movs	r2, #16
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	d100      	bne.n	8002bd8 <HAL_UART_IRQHandler+0x2e4>
 8002bd6:	e137      	b.n	8002e48 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002bd8:	23a0      	movs	r3, #160	; 0xa0
 8002bda:	18fb      	adds	r3, r7, r3
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2210      	movs	r2, #16
 8002be0:	4013      	ands	r3, r2
 8002be2:	d100      	bne.n	8002be6 <HAL_UART_IRQHandler+0x2f2>
 8002be4:	e130      	b.n	8002e48 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2210      	movs	r2, #16
 8002bec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	2240      	movs	r2, #64	; 0x40
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	2b40      	cmp	r3, #64	; 0x40
 8002bfa:	d000      	beq.n	8002bfe <HAL_UART_IRQHandler+0x30a>
 8002bfc:	e0a4      	b.n	8002d48 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2280      	movs	r2, #128	; 0x80
 8002c02:	589b      	ldr	r3, [r3, r2]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	217e      	movs	r1, #126	; 0x7e
 8002c0a:	187b      	adds	r3, r7, r1
 8002c0c:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002c0e:	187b      	adds	r3, r7, r1
 8002c10:	881b      	ldrh	r3, [r3, #0]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d100      	bne.n	8002c18 <HAL_UART_IRQHandler+0x324>
 8002c16:	e185      	b.n	8002f24 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	225c      	movs	r2, #92	; 0x5c
 8002c1c:	5a9b      	ldrh	r3, [r3, r2]
 8002c1e:	187a      	adds	r2, r7, r1
 8002c20:	8812      	ldrh	r2, [r2, #0]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d300      	bcc.n	8002c28 <HAL_UART_IRQHandler+0x334>
 8002c26:	e17d      	b.n	8002f24 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	187a      	adds	r2, r7, r1
 8002c2c:	215e      	movs	r1, #94	; 0x5e
 8002c2e:	8812      	ldrh	r2, [r2, #0]
 8002c30:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2280      	movs	r2, #128	; 0x80
 8002c36:	589b      	ldr	r3, [r3, r2]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2220      	movs	r2, #32
 8002c3e:	4013      	ands	r3, r2
 8002c40:	d170      	bne.n	8002d24 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c42:	f3ef 8310 	mrs	r3, PRIMASK
 8002c46:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c4a:	67bb      	str	r3, [r7, #120]	; 0x78
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c52:	f383 8810 	msr	PRIMASK, r3
}
 8002c56:	46c0      	nop			; (mov r8, r8)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	49b4      	ldr	r1, [pc, #720]	; (8002f34 <HAL_UART_IRQHandler+0x640>)
 8002c64:	400a      	ands	r2, r1
 8002c66:	601a      	str	r2, [r3, #0]
 8002c68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c6a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c6e:	f383 8810 	msr	PRIMASK, r3
}
 8002c72:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c74:	f3ef 8310 	mrs	r3, PRIMASK
 8002c78:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8002c7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c7c:	677b      	str	r3, [r7, #116]	; 0x74
 8002c7e:	2301      	movs	r3, #1
 8002c80:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c84:	f383 8810 	msr	PRIMASK, r3
}
 8002c88:	46c0      	nop			; (mov r8, r8)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2101      	movs	r1, #1
 8002c96:	438a      	bics	r2, r1
 8002c98:	609a      	str	r2, [r3, #8]
 8002c9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c9c:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ca0:	f383 8810 	msr	PRIMASK, r3
}
 8002ca4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ca6:	f3ef 8310 	mrs	r3, PRIMASK
 8002caa:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002cac:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002cae:	673b      	str	r3, [r7, #112]	; 0x70
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cb6:	f383 8810 	msr	PRIMASK, r3
}
 8002cba:	46c0      	nop			; (mov r8, r8)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	689a      	ldr	r2, [r3, #8]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2140      	movs	r1, #64	; 0x40
 8002cc8:	438a      	bics	r2, r1
 8002cca:	609a      	str	r2, [r3, #8]
 8002ccc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002cce:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002cd2:	f383 8810 	msr	PRIMASK, r3
}
 8002cd6:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	228c      	movs	r2, #140	; 0x8c
 8002cdc:	2120      	movs	r1, #32
 8002cde:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ce6:	f3ef 8310 	mrs	r3, PRIMASK
 8002cea:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8002cec:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cee:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cf4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002cf6:	f383 8810 	msr	PRIMASK, r3
}
 8002cfa:	46c0      	nop			; (mov r8, r8)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2110      	movs	r1, #16
 8002d08:	438a      	bics	r2, r1
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d0e:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d12:	f383 8810 	msr	PRIMASK, r3
}
 8002d16:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2280      	movs	r2, #128	; 0x80
 8002d1c:	589b      	ldr	r3, [r3, r2]
 8002d1e:	0018      	movs	r0, r3
 8002d20:	f7fe fbb8 	bl	8001494 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2202      	movs	r2, #2
 8002d28:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	225c      	movs	r2, #92	; 0x5c
 8002d2e:	5a9a      	ldrh	r2, [r3, r2]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	215e      	movs	r1, #94	; 0x5e
 8002d34:	5a5b      	ldrh	r3, [r3, r1]
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	0011      	movs	r1, r2
 8002d40:	0018      	movs	r0, r3
 8002d42:	f000 f90d 	bl	8002f60 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002d46:	e0ed      	b.n	8002f24 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	225c      	movs	r2, #92	; 0x5c
 8002d4c:	5a99      	ldrh	r1, [r3, r2]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	225e      	movs	r2, #94	; 0x5e
 8002d52:	5a9b      	ldrh	r3, [r3, r2]
 8002d54:	b29a      	uxth	r2, r3
 8002d56:	208e      	movs	r0, #142	; 0x8e
 8002d58:	183b      	adds	r3, r7, r0
 8002d5a:	1a8a      	subs	r2, r1, r2
 8002d5c:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	225e      	movs	r2, #94	; 0x5e
 8002d62:	5a9b      	ldrh	r3, [r3, r2]
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d100      	bne.n	8002d6c <HAL_UART_IRQHandler+0x478>
 8002d6a:	e0dd      	b.n	8002f28 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8002d6c:	183b      	adds	r3, r7, r0
 8002d6e:	881b      	ldrh	r3, [r3, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d100      	bne.n	8002d76 <HAL_UART_IRQHandler+0x482>
 8002d74:	e0d8      	b.n	8002f28 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d76:	f3ef 8310 	mrs	r3, PRIMASK
 8002d7a:	60fb      	str	r3, [r7, #12]
  return(result);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002d7e:	2488      	movs	r4, #136	; 0x88
 8002d80:	193a      	adds	r2, r7, r4
 8002d82:	6013      	str	r3, [r2, #0]
 8002d84:	2301      	movs	r3, #1
 8002d86:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	f383 8810 	msr	PRIMASK, r3
}
 8002d8e:	46c0      	nop			; (mov r8, r8)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4967      	ldr	r1, [pc, #412]	; (8002f38 <HAL_UART_IRQHandler+0x644>)
 8002d9c:	400a      	ands	r2, r1
 8002d9e:	601a      	str	r2, [r3, #0]
 8002da0:	193b      	adds	r3, r7, r4
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	f383 8810 	msr	PRIMASK, r3
}
 8002dac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dae:	f3ef 8310 	mrs	r3, PRIMASK
 8002db2:	61bb      	str	r3, [r7, #24]
  return(result);
 8002db4:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002db6:	2484      	movs	r4, #132	; 0x84
 8002db8:	193a      	adds	r2, r7, r4
 8002dba:	6013      	str	r3, [r2, #0]
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	f383 8810 	msr	PRIMASK, r3
}
 8002dc6:	46c0      	nop			; (mov r8, r8)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	689a      	ldr	r2, [r3, #8]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	495a      	ldr	r1, [pc, #360]	; (8002f3c <HAL_UART_IRQHandler+0x648>)
 8002dd4:	400a      	ands	r2, r1
 8002dd6:	609a      	str	r2, [r3, #8]
 8002dd8:	193b      	adds	r3, r7, r4
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dde:	6a3b      	ldr	r3, [r7, #32]
 8002de0:	f383 8810 	msr	PRIMASK, r3
}
 8002de4:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	228c      	movs	r2, #140	; 0x8c
 8002dea:	2120      	movs	r1, #32
 8002dec:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2200      	movs	r2, #0
 8002df8:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dfa:	f3ef 8310 	mrs	r3, PRIMASK
 8002dfe:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e02:	2480      	movs	r4, #128	; 0x80
 8002e04:	193a      	adds	r2, r7, r4
 8002e06:	6013      	str	r3, [r2, #0]
 8002e08:	2301      	movs	r3, #1
 8002e0a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e0e:	f383 8810 	msr	PRIMASK, r3
}
 8002e12:	46c0      	nop			; (mov r8, r8)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2110      	movs	r1, #16
 8002e20:	438a      	bics	r2, r1
 8002e22:	601a      	str	r2, [r3, #0]
 8002e24:	193b      	adds	r3, r7, r4
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e2c:	f383 8810 	msr	PRIMASK, r3
}
 8002e30:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2202      	movs	r2, #2
 8002e36:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002e38:	183b      	adds	r3, r7, r0
 8002e3a:	881a      	ldrh	r2, [r3, #0]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	0011      	movs	r1, r2
 8002e40:	0018      	movs	r0, r3
 8002e42:	f000 f88d 	bl	8002f60 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002e46:	e06f      	b.n	8002f28 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002e48:	23a4      	movs	r3, #164	; 0xa4
 8002e4a:	18fb      	adds	r3, r7, r3
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	2380      	movs	r3, #128	; 0x80
 8002e50:	035b      	lsls	r3, r3, #13
 8002e52:	4013      	ands	r3, r2
 8002e54:	d010      	beq.n	8002e78 <HAL_UART_IRQHandler+0x584>
 8002e56:	239c      	movs	r3, #156	; 0x9c
 8002e58:	18fb      	adds	r3, r7, r3
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	2380      	movs	r3, #128	; 0x80
 8002e5e:	03db      	lsls	r3, r3, #15
 8002e60:	4013      	ands	r3, r2
 8002e62:	d009      	beq.n	8002e78 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2280      	movs	r2, #128	; 0x80
 8002e6a:	0352      	lsls	r2, r2, #13
 8002e6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	0018      	movs	r0, r3
 8002e72:	f000 fe07 	bl	8003a84 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002e76:	e05a      	b.n	8002f2e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8002e78:	23a4      	movs	r3, #164	; 0xa4
 8002e7a:	18fb      	adds	r3, r7, r3
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2280      	movs	r2, #128	; 0x80
 8002e80:	4013      	ands	r3, r2
 8002e82:	d016      	beq.n	8002eb2 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8002e84:	23a0      	movs	r3, #160	; 0xa0
 8002e86:	18fb      	adds	r3, r7, r3
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2280      	movs	r2, #128	; 0x80
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	d106      	bne.n	8002e9e <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8002e90:	239c      	movs	r3, #156	; 0x9c
 8002e92:	18fb      	adds	r3, r7, r3
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	2380      	movs	r3, #128	; 0x80
 8002e98:	041b      	lsls	r3, r3, #16
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	d009      	beq.n	8002eb2 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d042      	beq.n	8002f2c <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	0010      	movs	r0, r2
 8002eae:	4798      	blx	r3
    }
    return;
 8002eb0:	e03c      	b.n	8002f2c <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002eb2:	23a4      	movs	r3, #164	; 0xa4
 8002eb4:	18fb      	adds	r3, r7, r3
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	2240      	movs	r2, #64	; 0x40
 8002eba:	4013      	ands	r3, r2
 8002ebc:	d00a      	beq.n	8002ed4 <HAL_UART_IRQHandler+0x5e0>
 8002ebe:	23a0      	movs	r3, #160	; 0xa0
 8002ec0:	18fb      	adds	r3, r7, r3
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2240      	movs	r2, #64	; 0x40
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	d004      	beq.n	8002ed4 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	0018      	movs	r0, r3
 8002ece:	f000 fdad 	bl	8003a2c <UART_EndTransmit_IT>
    return;
 8002ed2:	e02c      	b.n	8002f2e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8002ed4:	23a4      	movs	r3, #164	; 0xa4
 8002ed6:	18fb      	adds	r3, r7, r3
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	2380      	movs	r3, #128	; 0x80
 8002edc:	041b      	lsls	r3, r3, #16
 8002ede:	4013      	ands	r3, r2
 8002ee0:	d00b      	beq.n	8002efa <HAL_UART_IRQHandler+0x606>
 8002ee2:	23a0      	movs	r3, #160	; 0xa0
 8002ee4:	18fb      	adds	r3, r7, r3
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	2380      	movs	r3, #128	; 0x80
 8002eea:	05db      	lsls	r3, r3, #23
 8002eec:	4013      	ands	r3, r2
 8002eee:	d004      	beq.n	8002efa <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	0018      	movs	r0, r3
 8002ef4:	f000 fdd6 	bl	8003aa4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002ef8:	e019      	b.n	8002f2e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8002efa:	23a4      	movs	r3, #164	; 0xa4
 8002efc:	18fb      	adds	r3, r7, r3
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	2380      	movs	r3, #128	; 0x80
 8002f02:	045b      	lsls	r3, r3, #17
 8002f04:	4013      	ands	r3, r2
 8002f06:	d012      	beq.n	8002f2e <HAL_UART_IRQHandler+0x63a>
 8002f08:	23a0      	movs	r3, #160	; 0xa0
 8002f0a:	18fb      	adds	r3, r7, r3
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	da0d      	bge.n	8002f2e <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	0018      	movs	r0, r3
 8002f16:	f000 fdbd 	bl	8003a94 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002f1a:	e008      	b.n	8002f2e <HAL_UART_IRQHandler+0x63a>
      return;
 8002f1c:	46c0      	nop			; (mov r8, r8)
 8002f1e:	e006      	b.n	8002f2e <HAL_UART_IRQHandler+0x63a>
    return;
 8002f20:	46c0      	nop			; (mov r8, r8)
 8002f22:	e004      	b.n	8002f2e <HAL_UART_IRQHandler+0x63a>
      return;
 8002f24:	46c0      	nop			; (mov r8, r8)
 8002f26:	e002      	b.n	8002f2e <HAL_UART_IRQHandler+0x63a>
      return;
 8002f28:	46c0      	nop			; (mov r8, r8)
 8002f2a:	e000      	b.n	8002f2e <HAL_UART_IRQHandler+0x63a>
    return;
 8002f2c:	46c0      	nop			; (mov r8, r8)
  }
}
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	b02a      	add	sp, #168	; 0xa8
 8002f32:	bdb0      	pop	{r4, r5, r7, pc}
 8002f34:	fffffeff 	.word	0xfffffeff
 8002f38:	fffffedf 	.word	0xfffffedf
 8002f3c:	effffffe 	.word	0xeffffffe

08002f40 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002f48:	46c0      	nop			; (mov r8, r8)
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	b002      	add	sp, #8
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002f58:	46c0      	nop			; (mov r8, r8)
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	b002      	add	sp, #8
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	000a      	movs	r2, r1
 8002f6a:	1cbb      	adds	r3, r7, #2
 8002f6c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002f6e:	46c0      	nop			; (mov r8, r8)
 8002f70:	46bd      	mov	sp, r7
 8002f72:	b002      	add	sp, #8
 8002f74:	bd80      	pop	{r7, pc}
	...

08002f78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b088      	sub	sp, #32
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f80:	231a      	movs	r3, #26
 8002f82:	18fb      	adds	r3, r7, r3
 8002f84:	2200      	movs	r2, #0
 8002f86:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	689a      	ldr	r2, [r3, #8]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	691b      	ldr	r3, [r3, #16]
 8002f90:	431a      	orrs	r2, r3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	695b      	ldr	r3, [r3, #20]
 8002f96:	431a      	orrs	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	69db      	ldr	r3, [r3, #28]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4aa1      	ldr	r2, [pc, #644]	; (800322c <UART_SetConfig+0x2b4>)
 8002fa8:	4013      	ands	r3, r2
 8002faa:	0019      	movs	r1, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	69fa      	ldr	r2, [r7, #28]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	4a9c      	ldr	r2, [pc, #624]	; (8003230 <UART_SetConfig+0x2b8>)
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	0019      	movs	r1, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	68da      	ldr	r2, [r3, #12]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6a1b      	ldr	r3, [r3, #32]
 8002fd8:	69fa      	ldr	r2, [r7, #28]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	4a93      	ldr	r2, [pc, #588]	; (8003234 <UART_SetConfig+0x2bc>)
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	0019      	movs	r1, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	69fa      	ldr	r2, [r7, #28]
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ffa:	220f      	movs	r2, #15
 8002ffc:	4393      	bics	r3, r2
 8002ffe:	0019      	movs	r1, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	430a      	orrs	r2, r1
 800300a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a89      	ldr	r2, [pc, #548]	; (8003238 <UART_SetConfig+0x2c0>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d127      	bne.n	8003066 <UART_SetConfig+0xee>
 8003016:	4b89      	ldr	r3, [pc, #548]	; (800323c <UART_SetConfig+0x2c4>)
 8003018:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800301a:	2203      	movs	r2, #3
 800301c:	4013      	ands	r3, r2
 800301e:	2b03      	cmp	r3, #3
 8003020:	d017      	beq.n	8003052 <UART_SetConfig+0xda>
 8003022:	d81b      	bhi.n	800305c <UART_SetConfig+0xe4>
 8003024:	2b02      	cmp	r3, #2
 8003026:	d00a      	beq.n	800303e <UART_SetConfig+0xc6>
 8003028:	d818      	bhi.n	800305c <UART_SetConfig+0xe4>
 800302a:	2b00      	cmp	r3, #0
 800302c:	d002      	beq.n	8003034 <UART_SetConfig+0xbc>
 800302e:	2b01      	cmp	r3, #1
 8003030:	d00a      	beq.n	8003048 <UART_SetConfig+0xd0>
 8003032:	e013      	b.n	800305c <UART_SetConfig+0xe4>
 8003034:	231b      	movs	r3, #27
 8003036:	18fb      	adds	r3, r7, r3
 8003038:	2200      	movs	r2, #0
 800303a:	701a      	strb	r2, [r3, #0]
 800303c:	e021      	b.n	8003082 <UART_SetConfig+0x10a>
 800303e:	231b      	movs	r3, #27
 8003040:	18fb      	adds	r3, r7, r3
 8003042:	2202      	movs	r2, #2
 8003044:	701a      	strb	r2, [r3, #0]
 8003046:	e01c      	b.n	8003082 <UART_SetConfig+0x10a>
 8003048:	231b      	movs	r3, #27
 800304a:	18fb      	adds	r3, r7, r3
 800304c:	2204      	movs	r2, #4
 800304e:	701a      	strb	r2, [r3, #0]
 8003050:	e017      	b.n	8003082 <UART_SetConfig+0x10a>
 8003052:	231b      	movs	r3, #27
 8003054:	18fb      	adds	r3, r7, r3
 8003056:	2208      	movs	r2, #8
 8003058:	701a      	strb	r2, [r3, #0]
 800305a:	e012      	b.n	8003082 <UART_SetConfig+0x10a>
 800305c:	231b      	movs	r3, #27
 800305e:	18fb      	adds	r3, r7, r3
 8003060:	2210      	movs	r2, #16
 8003062:	701a      	strb	r2, [r3, #0]
 8003064:	e00d      	b.n	8003082 <UART_SetConfig+0x10a>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a75      	ldr	r2, [pc, #468]	; (8003240 <UART_SetConfig+0x2c8>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d104      	bne.n	800307a <UART_SetConfig+0x102>
 8003070:	231b      	movs	r3, #27
 8003072:	18fb      	adds	r3, r7, r3
 8003074:	2200      	movs	r2, #0
 8003076:	701a      	strb	r2, [r3, #0]
 8003078:	e003      	b.n	8003082 <UART_SetConfig+0x10a>
 800307a:	231b      	movs	r3, #27
 800307c:	18fb      	adds	r3, r7, r3
 800307e:	2210      	movs	r2, #16
 8003080:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	69da      	ldr	r2, [r3, #28]
 8003086:	2380      	movs	r3, #128	; 0x80
 8003088:	021b      	lsls	r3, r3, #8
 800308a:	429a      	cmp	r2, r3
 800308c:	d000      	beq.n	8003090 <UART_SetConfig+0x118>
 800308e:	e065      	b.n	800315c <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8003090:	231b      	movs	r3, #27
 8003092:	18fb      	adds	r3, r7, r3
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	2b08      	cmp	r3, #8
 8003098:	d015      	beq.n	80030c6 <UART_SetConfig+0x14e>
 800309a:	dc18      	bgt.n	80030ce <UART_SetConfig+0x156>
 800309c:	2b04      	cmp	r3, #4
 800309e:	d00d      	beq.n	80030bc <UART_SetConfig+0x144>
 80030a0:	dc15      	bgt.n	80030ce <UART_SetConfig+0x156>
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d002      	beq.n	80030ac <UART_SetConfig+0x134>
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d005      	beq.n	80030b6 <UART_SetConfig+0x13e>
 80030aa:	e010      	b.n	80030ce <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030ac:	f7ff f930 	bl	8002310 <HAL_RCC_GetPCLK1Freq>
 80030b0:	0003      	movs	r3, r0
 80030b2:	617b      	str	r3, [r7, #20]
        break;
 80030b4:	e012      	b.n	80030dc <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80030b6:	4b63      	ldr	r3, [pc, #396]	; (8003244 <UART_SetConfig+0x2cc>)
 80030b8:	617b      	str	r3, [r7, #20]
        break;
 80030ba:	e00f      	b.n	80030dc <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030bc:	f7ff f89c 	bl	80021f8 <HAL_RCC_GetSysClockFreq>
 80030c0:	0003      	movs	r3, r0
 80030c2:	617b      	str	r3, [r7, #20]
        break;
 80030c4:	e00a      	b.n	80030dc <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030c6:	2380      	movs	r3, #128	; 0x80
 80030c8:	021b      	lsls	r3, r3, #8
 80030ca:	617b      	str	r3, [r7, #20]
        break;
 80030cc:	e006      	b.n	80030dc <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 80030ce:	2300      	movs	r3, #0
 80030d0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80030d2:	231a      	movs	r3, #26
 80030d4:	18fb      	adds	r3, r7, r3
 80030d6:	2201      	movs	r2, #1
 80030d8:	701a      	strb	r2, [r3, #0]
        break;
 80030da:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d100      	bne.n	80030e4 <UART_SetConfig+0x16c>
 80030e2:	e08d      	b.n	8003200 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030e8:	4b57      	ldr	r3, [pc, #348]	; (8003248 <UART_SetConfig+0x2d0>)
 80030ea:	0052      	lsls	r2, r2, #1
 80030ec:	5ad3      	ldrh	r3, [r2, r3]
 80030ee:	0019      	movs	r1, r3
 80030f0:	6978      	ldr	r0, [r7, #20]
 80030f2:	f7fd f80d 	bl	8000110 <__udivsi3>
 80030f6:	0003      	movs	r3, r0
 80030f8:	005a      	lsls	r2, r3, #1
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	085b      	lsrs	r3, r3, #1
 8003100:	18d2      	adds	r2, r2, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	0019      	movs	r1, r3
 8003108:	0010      	movs	r0, r2
 800310a:	f7fd f801 	bl	8000110 <__udivsi3>
 800310e:	0003      	movs	r3, r0
 8003110:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	2b0f      	cmp	r3, #15
 8003116:	d91c      	bls.n	8003152 <UART_SetConfig+0x1da>
 8003118:	693a      	ldr	r2, [r7, #16]
 800311a:	2380      	movs	r3, #128	; 0x80
 800311c:	025b      	lsls	r3, r3, #9
 800311e:	429a      	cmp	r2, r3
 8003120:	d217      	bcs.n	8003152 <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	b29a      	uxth	r2, r3
 8003126:	200e      	movs	r0, #14
 8003128:	183b      	adds	r3, r7, r0
 800312a:	210f      	movs	r1, #15
 800312c:	438a      	bics	r2, r1
 800312e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	085b      	lsrs	r3, r3, #1
 8003134:	b29b      	uxth	r3, r3
 8003136:	2207      	movs	r2, #7
 8003138:	4013      	ands	r3, r2
 800313a:	b299      	uxth	r1, r3
 800313c:	183b      	adds	r3, r7, r0
 800313e:	183a      	adds	r2, r7, r0
 8003140:	8812      	ldrh	r2, [r2, #0]
 8003142:	430a      	orrs	r2, r1
 8003144:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	183a      	adds	r2, r7, r0
 800314c:	8812      	ldrh	r2, [r2, #0]
 800314e:	60da      	str	r2, [r3, #12]
 8003150:	e056      	b.n	8003200 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8003152:	231a      	movs	r3, #26
 8003154:	18fb      	adds	r3, r7, r3
 8003156:	2201      	movs	r2, #1
 8003158:	701a      	strb	r2, [r3, #0]
 800315a:	e051      	b.n	8003200 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 800315c:	231b      	movs	r3, #27
 800315e:	18fb      	adds	r3, r7, r3
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	2b08      	cmp	r3, #8
 8003164:	d015      	beq.n	8003192 <UART_SetConfig+0x21a>
 8003166:	dc18      	bgt.n	800319a <UART_SetConfig+0x222>
 8003168:	2b04      	cmp	r3, #4
 800316a:	d00d      	beq.n	8003188 <UART_SetConfig+0x210>
 800316c:	dc15      	bgt.n	800319a <UART_SetConfig+0x222>
 800316e:	2b00      	cmp	r3, #0
 8003170:	d002      	beq.n	8003178 <UART_SetConfig+0x200>
 8003172:	2b02      	cmp	r3, #2
 8003174:	d005      	beq.n	8003182 <UART_SetConfig+0x20a>
 8003176:	e010      	b.n	800319a <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003178:	f7ff f8ca 	bl	8002310 <HAL_RCC_GetPCLK1Freq>
 800317c:	0003      	movs	r3, r0
 800317e:	617b      	str	r3, [r7, #20]
        break;
 8003180:	e012      	b.n	80031a8 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003182:	4b30      	ldr	r3, [pc, #192]	; (8003244 <UART_SetConfig+0x2cc>)
 8003184:	617b      	str	r3, [r7, #20]
        break;
 8003186:	e00f      	b.n	80031a8 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003188:	f7ff f836 	bl	80021f8 <HAL_RCC_GetSysClockFreq>
 800318c:	0003      	movs	r3, r0
 800318e:	617b      	str	r3, [r7, #20]
        break;
 8003190:	e00a      	b.n	80031a8 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003192:	2380      	movs	r3, #128	; 0x80
 8003194:	021b      	lsls	r3, r3, #8
 8003196:	617b      	str	r3, [r7, #20]
        break;
 8003198:	e006      	b.n	80031a8 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 800319a:	2300      	movs	r3, #0
 800319c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800319e:	231a      	movs	r3, #26
 80031a0:	18fb      	adds	r3, r7, r3
 80031a2:	2201      	movs	r2, #1
 80031a4:	701a      	strb	r2, [r3, #0]
        break;
 80031a6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d028      	beq.n	8003200 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031b2:	4b25      	ldr	r3, [pc, #148]	; (8003248 <UART_SetConfig+0x2d0>)
 80031b4:	0052      	lsls	r2, r2, #1
 80031b6:	5ad3      	ldrh	r3, [r2, r3]
 80031b8:	0019      	movs	r1, r3
 80031ba:	6978      	ldr	r0, [r7, #20]
 80031bc:	f7fc ffa8 	bl	8000110 <__udivsi3>
 80031c0:	0003      	movs	r3, r0
 80031c2:	001a      	movs	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	085b      	lsrs	r3, r3, #1
 80031ca:	18d2      	adds	r2, r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	0019      	movs	r1, r3
 80031d2:	0010      	movs	r0, r2
 80031d4:	f7fc ff9c 	bl	8000110 <__udivsi3>
 80031d8:	0003      	movs	r3, r0
 80031da:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	2b0f      	cmp	r3, #15
 80031e0:	d90a      	bls.n	80031f8 <UART_SetConfig+0x280>
 80031e2:	693a      	ldr	r2, [r7, #16]
 80031e4:	2380      	movs	r3, #128	; 0x80
 80031e6:	025b      	lsls	r3, r3, #9
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d205      	bcs.n	80031f8 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	60da      	str	r2, [r3, #12]
 80031f6:	e003      	b.n	8003200 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 80031f8:	231a      	movs	r3, #26
 80031fa:	18fb      	adds	r3, r7, r3
 80031fc:	2201      	movs	r2, #1
 80031fe:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	226a      	movs	r2, #106	; 0x6a
 8003204:	2101      	movs	r1, #1
 8003206:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2268      	movs	r2, #104	; 0x68
 800320c:	2101      	movs	r1, #1
 800320e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800321c:	231a      	movs	r3, #26
 800321e:	18fb      	adds	r3, r7, r3
 8003220:	781b      	ldrb	r3, [r3, #0]
}
 8003222:	0018      	movs	r0, r3
 8003224:	46bd      	mov	sp, r7
 8003226:	b008      	add	sp, #32
 8003228:	bd80      	pop	{r7, pc}
 800322a:	46c0      	nop			; (mov r8, r8)
 800322c:	cfff69f3 	.word	0xcfff69f3
 8003230:	ffffcfff 	.word	0xffffcfff
 8003234:	11fff4ff 	.word	0x11fff4ff
 8003238:	40013800 	.word	0x40013800
 800323c:	40021000 	.word	0x40021000
 8003240:	40004400 	.word	0x40004400
 8003244:	00f42400 	.word	0x00f42400
 8003248:	08003ba8 	.word	0x08003ba8

0800324c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003258:	2201      	movs	r2, #1
 800325a:	4013      	ands	r3, r2
 800325c:	d00b      	beq.n	8003276 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	4a4a      	ldr	r2, [pc, #296]	; (8003390 <UART_AdvFeatureConfig+0x144>)
 8003266:	4013      	ands	r3, r2
 8003268:	0019      	movs	r1, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	430a      	orrs	r2, r1
 8003274:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800327a:	2202      	movs	r2, #2
 800327c:	4013      	ands	r3, r2
 800327e:	d00b      	beq.n	8003298 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	4a43      	ldr	r2, [pc, #268]	; (8003394 <UART_AdvFeatureConfig+0x148>)
 8003288:	4013      	ands	r3, r2
 800328a:	0019      	movs	r1, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	430a      	orrs	r2, r1
 8003296:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800329c:	2204      	movs	r2, #4
 800329e:	4013      	ands	r3, r2
 80032a0:	d00b      	beq.n	80032ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	4a3b      	ldr	r2, [pc, #236]	; (8003398 <UART_AdvFeatureConfig+0x14c>)
 80032aa:	4013      	ands	r3, r2
 80032ac:	0019      	movs	r1, r3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	430a      	orrs	r2, r1
 80032b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032be:	2208      	movs	r2, #8
 80032c0:	4013      	ands	r3, r2
 80032c2:	d00b      	beq.n	80032dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	4a34      	ldr	r2, [pc, #208]	; (800339c <UART_AdvFeatureConfig+0x150>)
 80032cc:	4013      	ands	r3, r2
 80032ce:	0019      	movs	r1, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	430a      	orrs	r2, r1
 80032da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e0:	2210      	movs	r2, #16
 80032e2:	4013      	ands	r3, r2
 80032e4:	d00b      	beq.n	80032fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	4a2c      	ldr	r2, [pc, #176]	; (80033a0 <UART_AdvFeatureConfig+0x154>)
 80032ee:	4013      	ands	r3, r2
 80032f0:	0019      	movs	r1, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	430a      	orrs	r2, r1
 80032fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003302:	2220      	movs	r2, #32
 8003304:	4013      	ands	r3, r2
 8003306:	d00b      	beq.n	8003320 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	4a25      	ldr	r2, [pc, #148]	; (80033a4 <UART_AdvFeatureConfig+0x158>)
 8003310:	4013      	ands	r3, r2
 8003312:	0019      	movs	r1, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	430a      	orrs	r2, r1
 800331e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003324:	2240      	movs	r2, #64	; 0x40
 8003326:	4013      	ands	r3, r2
 8003328:	d01d      	beq.n	8003366 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	4a1d      	ldr	r2, [pc, #116]	; (80033a8 <UART_AdvFeatureConfig+0x15c>)
 8003332:	4013      	ands	r3, r2
 8003334:	0019      	movs	r1, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	430a      	orrs	r2, r1
 8003340:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003346:	2380      	movs	r3, #128	; 0x80
 8003348:	035b      	lsls	r3, r3, #13
 800334a:	429a      	cmp	r2, r3
 800334c:	d10b      	bne.n	8003366 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	4a15      	ldr	r2, [pc, #84]	; (80033ac <UART_AdvFeatureConfig+0x160>)
 8003356:	4013      	ands	r3, r2
 8003358:	0019      	movs	r1, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	430a      	orrs	r2, r1
 8003364:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800336a:	2280      	movs	r2, #128	; 0x80
 800336c:	4013      	ands	r3, r2
 800336e:	d00b      	beq.n	8003388 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	4a0e      	ldr	r2, [pc, #56]	; (80033b0 <UART_AdvFeatureConfig+0x164>)
 8003378:	4013      	ands	r3, r2
 800337a:	0019      	movs	r1, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	430a      	orrs	r2, r1
 8003386:	605a      	str	r2, [r3, #4]
  }
}
 8003388:	46c0      	nop			; (mov r8, r8)
 800338a:	46bd      	mov	sp, r7
 800338c:	b002      	add	sp, #8
 800338e:	bd80      	pop	{r7, pc}
 8003390:	fffdffff 	.word	0xfffdffff
 8003394:	fffeffff 	.word	0xfffeffff
 8003398:	fffbffff 	.word	0xfffbffff
 800339c:	ffff7fff 	.word	0xffff7fff
 80033a0:	ffffefff 	.word	0xffffefff
 80033a4:	ffffdfff 	.word	0xffffdfff
 80033a8:	ffefffff 	.word	0xffefffff
 80033ac:	ff9fffff 	.word	0xff9fffff
 80033b0:	fff7ffff 	.word	0xfff7ffff

080033b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af02      	add	r7, sp, #8
 80033ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2290      	movs	r2, #144	; 0x90
 80033c0:	2100      	movs	r1, #0
 80033c2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80033c4:	f7fd fb00 	bl	80009c8 <HAL_GetTick>
 80033c8:	0003      	movs	r3, r0
 80033ca:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2208      	movs	r2, #8
 80033d4:	4013      	ands	r3, r2
 80033d6:	2b08      	cmp	r3, #8
 80033d8:	d10c      	bne.n	80033f4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2280      	movs	r2, #128	; 0x80
 80033de:	0391      	lsls	r1, r2, #14
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	4a1a      	ldr	r2, [pc, #104]	; (800344c <UART_CheckIdleState+0x98>)
 80033e4:	9200      	str	r2, [sp, #0]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f000 f832 	bl	8003450 <UART_WaitOnFlagUntilTimeout>
 80033ec:	1e03      	subs	r3, r0, #0
 80033ee:	d001      	beq.n	80033f4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	e026      	b.n	8003442 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2204      	movs	r2, #4
 80033fc:	4013      	ands	r3, r2
 80033fe:	2b04      	cmp	r3, #4
 8003400:	d10c      	bne.n	800341c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2280      	movs	r2, #128	; 0x80
 8003406:	03d1      	lsls	r1, r2, #15
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	4a10      	ldr	r2, [pc, #64]	; (800344c <UART_CheckIdleState+0x98>)
 800340c:	9200      	str	r2, [sp, #0]
 800340e:	2200      	movs	r2, #0
 8003410:	f000 f81e 	bl	8003450 <UART_WaitOnFlagUntilTimeout>
 8003414:	1e03      	subs	r3, r0, #0
 8003416:	d001      	beq.n	800341c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e012      	b.n	8003442 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2288      	movs	r2, #136	; 0x88
 8003420:	2120      	movs	r1, #32
 8003422:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	228c      	movs	r2, #140	; 0x8c
 8003428:	2120      	movs	r1, #32
 800342a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2284      	movs	r2, #132	; 0x84
 800343c:	2100      	movs	r1, #0
 800343e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003440:	2300      	movs	r3, #0
}
 8003442:	0018      	movs	r0, r3
 8003444:	46bd      	mov	sp, r7
 8003446:	b004      	add	sp, #16
 8003448:	bd80      	pop	{r7, pc}
 800344a:	46c0      	nop			; (mov r8, r8)
 800344c:	01ffffff 	.word	0x01ffffff

08003450 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b094      	sub	sp, #80	; 0x50
 8003454:	af00      	add	r7, sp, #0
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	603b      	str	r3, [r7, #0]
 800345c:	1dfb      	adds	r3, r7, #7
 800345e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003460:	e0a7      	b.n	80035b2 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003462:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003464:	3301      	adds	r3, #1
 8003466:	d100      	bne.n	800346a <UART_WaitOnFlagUntilTimeout+0x1a>
 8003468:	e0a3      	b.n	80035b2 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800346a:	f7fd faad 	bl	80009c8 <HAL_GetTick>
 800346e:	0002      	movs	r2, r0
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003476:	429a      	cmp	r2, r3
 8003478:	d302      	bcc.n	8003480 <UART_WaitOnFlagUntilTimeout+0x30>
 800347a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800347c:	2b00      	cmp	r3, #0
 800347e:	d13f      	bne.n	8003500 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003480:	f3ef 8310 	mrs	r3, PRIMASK
 8003484:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003486:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003488:	647b      	str	r3, [r7, #68]	; 0x44
 800348a:	2301      	movs	r3, #1
 800348c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800348e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003490:	f383 8810 	msr	PRIMASK, r3
}
 8003494:	46c0      	nop			; (mov r8, r8)
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	494e      	ldr	r1, [pc, #312]	; (80035dc <UART_WaitOnFlagUntilTimeout+0x18c>)
 80034a2:	400a      	ands	r2, r1
 80034a4:	601a      	str	r2, [r3, #0]
 80034a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034a8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ac:	f383 8810 	msr	PRIMASK, r3
}
 80034b0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034b2:	f3ef 8310 	mrs	r3, PRIMASK
 80034b6:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80034b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ba:	643b      	str	r3, [r7, #64]	; 0x40
 80034bc:	2301      	movs	r3, #1
 80034be:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034c2:	f383 8810 	msr	PRIMASK, r3
}
 80034c6:	46c0      	nop			; (mov r8, r8)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	689a      	ldr	r2, [r3, #8]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2101      	movs	r1, #1
 80034d4:	438a      	bics	r2, r1
 80034d6:	609a      	str	r2, [r3, #8]
 80034d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034da:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034de:	f383 8810 	msr	PRIMASK, r3
}
 80034e2:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2288      	movs	r2, #136	; 0x88
 80034e8:	2120      	movs	r1, #32
 80034ea:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	228c      	movs	r2, #140	; 0x8c
 80034f0:	2120      	movs	r1, #32
 80034f2:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2284      	movs	r2, #132	; 0x84
 80034f8:	2100      	movs	r1, #0
 80034fa:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e069      	b.n	80035d4 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2204      	movs	r2, #4
 8003508:	4013      	ands	r3, r2
 800350a:	d052      	beq.n	80035b2 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	69da      	ldr	r2, [r3, #28]
 8003512:	2380      	movs	r3, #128	; 0x80
 8003514:	011b      	lsls	r3, r3, #4
 8003516:	401a      	ands	r2, r3
 8003518:	2380      	movs	r3, #128	; 0x80
 800351a:	011b      	lsls	r3, r3, #4
 800351c:	429a      	cmp	r2, r3
 800351e:	d148      	bne.n	80035b2 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2280      	movs	r2, #128	; 0x80
 8003526:	0112      	lsls	r2, r2, #4
 8003528:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800352a:	f3ef 8310 	mrs	r3, PRIMASK
 800352e:	613b      	str	r3, [r7, #16]
  return(result);
 8003530:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003532:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003534:	2301      	movs	r3, #1
 8003536:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	f383 8810 	msr	PRIMASK, r3
}
 800353e:	46c0      	nop			; (mov r8, r8)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4924      	ldr	r1, [pc, #144]	; (80035dc <UART_WaitOnFlagUntilTimeout+0x18c>)
 800354c:	400a      	ands	r2, r1
 800354e:	601a      	str	r2, [r3, #0]
 8003550:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003552:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	f383 8810 	msr	PRIMASK, r3
}
 800355a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800355c:	f3ef 8310 	mrs	r3, PRIMASK
 8003560:	61fb      	str	r3, [r7, #28]
  return(result);
 8003562:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003564:	64bb      	str	r3, [r7, #72]	; 0x48
 8003566:	2301      	movs	r3, #1
 8003568:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800356a:	6a3b      	ldr	r3, [r7, #32]
 800356c:	f383 8810 	msr	PRIMASK, r3
}
 8003570:	46c0      	nop			; (mov r8, r8)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	2101      	movs	r1, #1
 800357e:	438a      	bics	r2, r1
 8003580:	609a      	str	r2, [r3, #8]
 8003582:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003584:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003588:	f383 8810 	msr	PRIMASK, r3
}
 800358c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2288      	movs	r2, #136	; 0x88
 8003592:	2120      	movs	r1, #32
 8003594:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	228c      	movs	r2, #140	; 0x8c
 800359a:	2120      	movs	r1, #32
 800359c:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2290      	movs	r2, #144	; 0x90
 80035a2:	2120      	movs	r1, #32
 80035a4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2284      	movs	r2, #132	; 0x84
 80035aa:	2100      	movs	r1, #0
 80035ac:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e010      	b.n	80035d4 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	69db      	ldr	r3, [r3, #28]
 80035b8:	68ba      	ldr	r2, [r7, #8]
 80035ba:	4013      	ands	r3, r2
 80035bc:	68ba      	ldr	r2, [r7, #8]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	425a      	negs	r2, r3
 80035c2:	4153      	adcs	r3, r2
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	001a      	movs	r2, r3
 80035c8:	1dfb      	adds	r3, r7, #7
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d100      	bne.n	80035d2 <UART_WaitOnFlagUntilTimeout+0x182>
 80035d0:	e747      	b.n	8003462 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035d2:	2300      	movs	r3, #0
}
 80035d4:	0018      	movs	r0, r3
 80035d6:	46bd      	mov	sp, r7
 80035d8:	b014      	add	sp, #80	; 0x50
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	fffffe5f 	.word	0xfffffe5f

080035e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b08e      	sub	sp, #56	; 0x38
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035e8:	f3ef 8310 	mrs	r3, PRIMASK
 80035ec:	617b      	str	r3, [r7, #20]
  return(result);
 80035ee:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80035f0:	637b      	str	r3, [r7, #52]	; 0x34
 80035f2:	2301      	movs	r3, #1
 80035f4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	f383 8810 	msr	PRIMASK, r3
}
 80035fc:	46c0      	nop			; (mov r8, r8)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4926      	ldr	r1, [pc, #152]	; (80036a4 <UART_EndRxTransfer+0xc4>)
 800360a:	400a      	ands	r2, r1
 800360c:	601a      	str	r2, [r3, #0]
 800360e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003610:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	f383 8810 	msr	PRIMASK, r3
}
 8003618:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800361a:	f3ef 8310 	mrs	r3, PRIMASK
 800361e:	623b      	str	r3, [r7, #32]
  return(result);
 8003620:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003622:	633b      	str	r3, [r7, #48]	; 0x30
 8003624:	2301      	movs	r3, #1
 8003626:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800362a:	f383 8810 	msr	PRIMASK, r3
}
 800362e:	46c0      	nop			; (mov r8, r8)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689a      	ldr	r2, [r3, #8]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	491b      	ldr	r1, [pc, #108]	; (80036a8 <UART_EndRxTransfer+0xc8>)
 800363c:	400a      	ands	r2, r1
 800363e:	609a      	str	r2, [r3, #8]
 8003640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003642:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003646:	f383 8810 	msr	PRIMASK, r3
}
 800364a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003650:	2b01      	cmp	r3, #1
 8003652:	d118      	bne.n	8003686 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003654:	f3ef 8310 	mrs	r3, PRIMASK
 8003658:	60bb      	str	r3, [r7, #8]
  return(result);
 800365a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800365c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800365e:	2301      	movs	r3, #1
 8003660:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	f383 8810 	msr	PRIMASK, r3
}
 8003668:	46c0      	nop			; (mov r8, r8)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2110      	movs	r1, #16
 8003676:	438a      	bics	r2, r1
 8003678:	601a      	str	r2, [r3, #0]
 800367a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800367c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	f383 8810 	msr	PRIMASK, r3
}
 8003684:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	228c      	movs	r2, #140	; 0x8c
 800368a:	2120      	movs	r1, #32
 800368c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2200      	movs	r2, #0
 8003698:	675a      	str	r2, [r3, #116]	; 0x74
}
 800369a:	46c0      	nop			; (mov r8, r8)
 800369c:	46bd      	mov	sp, r7
 800369e:	b00e      	add	sp, #56	; 0x38
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	46c0      	nop			; (mov r8, r8)
 80036a4:	fffffedf 	.word	0xfffffedf
 80036a8:	effffffe 	.word	0xeffffffe

080036ac <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	225e      	movs	r2, #94	; 0x5e
 80036be:	2100      	movs	r1, #0
 80036c0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2256      	movs	r2, #86	; 0x56
 80036c6:	2100      	movs	r1, #0
 80036c8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	0018      	movs	r0, r3
 80036ce:	f7ff fc3f 	bl	8002f50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80036d2:	46c0      	nop			; (mov r8, r8)
 80036d4:	46bd      	mov	sp, r7
 80036d6:	b004      	add	sp, #16
 80036d8:	bd80      	pop	{r7, pc}

080036da <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	b08a      	sub	sp, #40	; 0x28
 80036de:	af00      	add	r7, sp, #0
 80036e0:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2288      	movs	r2, #136	; 0x88
 80036e6:	589b      	ldr	r3, [r3, r2]
 80036e8:	2b21      	cmp	r3, #33	; 0x21
 80036ea:	d14c      	bne.n	8003786 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2256      	movs	r2, #86	; 0x56
 80036f0:	5a9b      	ldrh	r3, [r3, r2]
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d132      	bne.n	800375e <UART_TxISR_8BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036f8:	f3ef 8310 	mrs	r3, PRIMASK
 80036fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80036fe:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8003700:	627b      	str	r3, [r7, #36]	; 0x24
 8003702:	2301      	movs	r3, #1
 8003704:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f383 8810 	msr	PRIMASK, r3
}
 800370c:	46c0      	nop			; (mov r8, r8)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2180      	movs	r1, #128	; 0x80
 800371a:	438a      	bics	r2, r1
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003720:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	f383 8810 	msr	PRIMASK, r3
}
 8003728:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800372a:	f3ef 8310 	mrs	r3, PRIMASK
 800372e:	617b      	str	r3, [r7, #20]
  return(result);
 8003730:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003732:	623b      	str	r3, [r7, #32]
 8003734:	2301      	movs	r3, #1
 8003736:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	f383 8810 	msr	PRIMASK, r3
}
 800373e:	46c0      	nop			; (mov r8, r8)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2140      	movs	r1, #64	; 0x40
 800374c:	430a      	orrs	r2, r1
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	6a3b      	ldr	r3, [r7, #32]
 8003752:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	f383 8810 	msr	PRIMASK, r3
}
 800375a:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800375c:	e013      	b.n	8003786 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003762:	781a      	ldrb	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800376e:	1c5a      	adds	r2, r3, #1
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2256      	movs	r2, #86	; 0x56
 8003778:	5a9b      	ldrh	r3, [r3, r2]
 800377a:	b29b      	uxth	r3, r3
 800377c:	3b01      	subs	r3, #1
 800377e:	b299      	uxth	r1, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2256      	movs	r2, #86	; 0x56
 8003784:	5299      	strh	r1, [r3, r2]
}
 8003786:	46c0      	nop			; (mov r8, r8)
 8003788:	46bd      	mov	sp, r7
 800378a:	b00a      	add	sp, #40	; 0x28
 800378c:	bd80      	pop	{r7, pc}

0800378e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800378e:	b580      	push	{r7, lr}
 8003790:	b08c      	sub	sp, #48	; 0x30
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2288      	movs	r2, #136	; 0x88
 800379a:	589b      	ldr	r3, [r3, r2]
 800379c:	2b21      	cmp	r3, #33	; 0x21
 800379e:	d151      	bne.n	8003844 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2256      	movs	r2, #86	; 0x56
 80037a4:	5a9b      	ldrh	r3, [r3, r2]
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d132      	bne.n	8003812 <UART_TxISR_16BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037ac:	f3ef 8310 	mrs	r3, PRIMASK
 80037b0:	60fb      	str	r3, [r7, #12]
  return(result);
 80037b2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80037b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80037b6:	2301      	movs	r3, #1
 80037b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	f383 8810 	msr	PRIMASK, r3
}
 80037c0:	46c0      	nop			; (mov r8, r8)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2180      	movs	r1, #128	; 0x80
 80037ce:	438a      	bics	r2, r1
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037d4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	f383 8810 	msr	PRIMASK, r3
}
 80037dc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037de:	f3ef 8310 	mrs	r3, PRIMASK
 80037e2:	61bb      	str	r3, [r7, #24]
  return(result);
 80037e4:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80037e6:	627b      	str	r3, [r7, #36]	; 0x24
 80037e8:	2301      	movs	r3, #1
 80037ea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	f383 8810 	msr	PRIMASK, r3
}
 80037f2:	46c0      	nop			; (mov r8, r8)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2140      	movs	r1, #64	; 0x40
 8003800:	430a      	orrs	r2, r1
 8003802:	601a      	str	r2, [r3, #0]
 8003804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003806:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003808:	6a3b      	ldr	r3, [r7, #32]
 800380a:	f383 8810 	msr	PRIMASK, r3
}
 800380e:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8003810:	e018      	b.n	8003844 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003816:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800381a:	881b      	ldrh	r3, [r3, #0]
 800381c:	001a      	movs	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	05d2      	lsls	r2, r2, #23
 8003824:	0dd2      	lsrs	r2, r2, #23
 8003826:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800382c:	1c9a      	adds	r2, r3, #2
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2256      	movs	r2, #86	; 0x56
 8003836:	5a9b      	ldrh	r3, [r3, r2]
 8003838:	b29b      	uxth	r3, r3
 800383a:	3b01      	subs	r3, #1
 800383c:	b299      	uxth	r1, r3
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2256      	movs	r2, #86	; 0x56
 8003842:	5299      	strh	r1, [r3, r2]
}
 8003844:	46c0      	nop			; (mov r8, r8)
 8003846:	46bd      	mov	sp, r7
 8003848:	b00c      	add	sp, #48	; 0x30
 800384a:	bd80      	pop	{r7, pc}

0800384c <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b08c      	sub	sp, #48	; 0x30
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2288      	movs	r2, #136	; 0x88
 8003858:	589b      	ldr	r3, [r3, r2]
 800385a:	2b21      	cmp	r3, #33	; 0x21
 800385c:	d165      	bne.n	800392a <UART_TxISR_8BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800385e:	232e      	movs	r3, #46	; 0x2e
 8003860:	18fb      	adds	r3, r7, r3
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	216a      	movs	r1, #106	; 0x6a
 8003866:	5a52      	ldrh	r2, [r2, r1]
 8003868:	801a      	strh	r2, [r3, #0]
 800386a:	e059      	b.n	8003920 <UART_TxISR_8BIT_FIFOEN+0xd4>
    {
      if (huart->TxXferCount == 0U)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2256      	movs	r2, #86	; 0x56
 8003870:	5a9b      	ldrh	r3, [r3, r2]
 8003872:	b29b      	uxth	r3, r3
 8003874:	2b00      	cmp	r3, #0
 8003876:	d133      	bne.n	80038e0 <UART_TxISR_8BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003878:	f3ef 8310 	mrs	r3, PRIMASK
 800387c:	60fb      	str	r3, [r7, #12]
  return(result);
 800387e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8003880:	62bb      	str	r3, [r7, #40]	; 0x28
 8003882:	2301      	movs	r3, #1
 8003884:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	f383 8810 	msr	PRIMASK, r3
}
 800388c:	46c0      	nop			; (mov r8, r8)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689a      	ldr	r2, [r3, #8]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4926      	ldr	r1, [pc, #152]	; (8003934 <UART_TxISR_8BIT_FIFOEN+0xe8>)
 800389a:	400a      	ands	r2, r1
 800389c:	609a      	str	r2, [r3, #8]
 800389e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	f383 8810 	msr	PRIMASK, r3
}
 80038a8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038aa:	f3ef 8310 	mrs	r3, PRIMASK
 80038ae:	61bb      	str	r3, [r7, #24]
  return(result);
 80038b0:	69bb      	ldr	r3, [r7, #24]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80038b2:	627b      	str	r3, [r7, #36]	; 0x24
 80038b4:	2301      	movs	r3, #1
 80038b6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	f383 8810 	msr	PRIMASK, r3
}
 80038be:	46c0      	nop			; (mov r8, r8)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2140      	movs	r1, #64	; 0x40
 80038cc:	430a      	orrs	r2, r1
 80038ce:	601a      	str	r2, [r3, #0]
 80038d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038d4:	6a3b      	ldr	r3, [r7, #32]
 80038d6:	f383 8810 	msr	PRIMASK, r3
}
 80038da:	46c0      	nop			; (mov r8, r8)

        break; /* force exit loop */
 80038dc:	46c0      	nop			; (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 80038de:	e024      	b.n	800392a <UART_TxISR_8BIT_FIFOEN+0xde>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	69db      	ldr	r3, [r3, #28]
 80038e6:	2280      	movs	r2, #128	; 0x80
 80038e8:	4013      	ands	r3, r2
 80038ea:	d013      	beq.n	8003914 <UART_TxISR_8BIT_FIFOEN+0xc8>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038f0:	781a      	ldrb	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038fc:	1c5a      	adds	r2, r3, #1
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2256      	movs	r2, #86	; 0x56
 8003906:	5a9b      	ldrh	r3, [r3, r2]
 8003908:	b29b      	uxth	r3, r3
 800390a:	3b01      	subs	r3, #1
 800390c:	b299      	uxth	r1, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2256      	movs	r2, #86	; 0x56
 8003912:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8003914:	212e      	movs	r1, #46	; 0x2e
 8003916:	187b      	adds	r3, r7, r1
 8003918:	881a      	ldrh	r2, [r3, #0]
 800391a:	187b      	adds	r3, r7, r1
 800391c:	3a01      	subs	r2, #1
 800391e:	801a      	strh	r2, [r3, #0]
 8003920:	232e      	movs	r3, #46	; 0x2e
 8003922:	18fb      	adds	r3, r7, r3
 8003924:	881b      	ldrh	r3, [r3, #0]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d1a0      	bne.n	800386c <UART_TxISR_8BIT_FIFOEN+0x20>
}
 800392a:	46c0      	nop			; (mov r8, r8)
 800392c:	46bd      	mov	sp, r7
 800392e:	b00c      	add	sp, #48	; 0x30
 8003930:	bd80      	pop	{r7, pc}
 8003932:	46c0      	nop			; (mov r8, r8)
 8003934:	ff7fffff 	.word	0xff7fffff

08003938 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b08c      	sub	sp, #48	; 0x30
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2288      	movs	r2, #136	; 0x88
 8003944:	589b      	ldr	r3, [r3, r2]
 8003946:	2b21      	cmp	r3, #33	; 0x21
 8003948:	d16a      	bne.n	8003a20 <UART_TxISR_16BIT_FIFOEN+0xe8>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800394a:	232e      	movs	r3, #46	; 0x2e
 800394c:	18fb      	adds	r3, r7, r3
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	216a      	movs	r1, #106	; 0x6a
 8003952:	5a52      	ldrh	r2, [r2, r1]
 8003954:	801a      	strh	r2, [r3, #0]
 8003956:	e05e      	b.n	8003a16 <UART_TxISR_16BIT_FIFOEN+0xde>
    {
      if (huart->TxXferCount == 0U)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2256      	movs	r2, #86	; 0x56
 800395c:	5a9b      	ldrh	r3, [r3, r2]
 800395e:	b29b      	uxth	r3, r3
 8003960:	2b00      	cmp	r3, #0
 8003962:	d133      	bne.n	80039cc <UART_TxISR_16BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003964:	f3ef 8310 	mrs	r3, PRIMASK
 8003968:	60bb      	str	r3, [r7, #8]
  return(result);
 800396a:	68bb      	ldr	r3, [r7, #8]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800396c:	627b      	str	r3, [r7, #36]	; 0x24
 800396e:	2301      	movs	r3, #1
 8003970:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f383 8810 	msr	PRIMASK, r3
}
 8003978:	46c0      	nop			; (mov r8, r8)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	689a      	ldr	r2, [r3, #8]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4928      	ldr	r1, [pc, #160]	; (8003a28 <UART_TxISR_16BIT_FIFOEN+0xf0>)
 8003986:	400a      	ands	r2, r1
 8003988:	609a      	str	r2, [r3, #8]
 800398a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800398c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	f383 8810 	msr	PRIMASK, r3
}
 8003994:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003996:	f3ef 8310 	mrs	r3, PRIMASK
 800399a:	617b      	str	r3, [r7, #20]
  return(result);
 800399c:	697b      	ldr	r3, [r7, #20]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800399e:	623b      	str	r3, [r7, #32]
 80039a0:	2301      	movs	r3, #1
 80039a2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	f383 8810 	msr	PRIMASK, r3
}
 80039aa:	46c0      	nop			; (mov r8, r8)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2140      	movs	r1, #64	; 0x40
 80039b8:	430a      	orrs	r2, r1
 80039ba:	601a      	str	r2, [r3, #0]
 80039bc:	6a3b      	ldr	r3, [r7, #32]
 80039be:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	f383 8810 	msr	PRIMASK, r3
}
 80039c6:	46c0      	nop			; (mov r8, r8)

        break; /* force exit loop */
 80039c8:	46c0      	nop			; (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 80039ca:	e029      	b.n	8003a20 <UART_TxISR_16BIT_FIFOEN+0xe8>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	69db      	ldr	r3, [r3, #28]
 80039d2:	2280      	movs	r2, #128	; 0x80
 80039d4:	4013      	ands	r3, r2
 80039d6:	d018      	beq.n	8003a0a <UART_TxISR_16BIT_FIFOEN+0xd2>
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039dc:	62bb      	str	r3, [r7, #40]	; 0x28
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80039de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039e0:	881b      	ldrh	r3, [r3, #0]
 80039e2:	001a      	movs	r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	05d2      	lsls	r2, r2, #23
 80039ea:	0dd2      	lsrs	r2, r2, #23
 80039ec:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039f2:	1c9a      	adds	r2, r3, #2
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2256      	movs	r2, #86	; 0x56
 80039fc:	5a9b      	ldrh	r3, [r3, r2]
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	3b01      	subs	r3, #1
 8003a02:	b299      	uxth	r1, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2256      	movs	r2, #86	; 0x56
 8003a08:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8003a0a:	212e      	movs	r1, #46	; 0x2e
 8003a0c:	187b      	adds	r3, r7, r1
 8003a0e:	881a      	ldrh	r2, [r3, #0]
 8003a10:	187b      	adds	r3, r7, r1
 8003a12:	3a01      	subs	r2, #1
 8003a14:	801a      	strh	r2, [r3, #0]
 8003a16:	232e      	movs	r3, #46	; 0x2e
 8003a18:	18fb      	adds	r3, r7, r3
 8003a1a:	881b      	ldrh	r3, [r3, #0]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d19b      	bne.n	8003958 <UART_TxISR_16BIT_FIFOEN+0x20>
}
 8003a20:	46c0      	nop			; (mov r8, r8)
 8003a22:	46bd      	mov	sp, r7
 8003a24:	b00c      	add	sp, #48	; 0x30
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	ff7fffff 	.word	0xff7fffff

08003a2c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b086      	sub	sp, #24
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a34:	f3ef 8310 	mrs	r3, PRIMASK
 8003a38:	60bb      	str	r3, [r7, #8]
  return(result);
 8003a3a:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003a3c:	617b      	str	r3, [r7, #20]
 8003a3e:	2301      	movs	r3, #1
 8003a40:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f383 8810 	msr	PRIMASK, r3
}
 8003a48:	46c0      	nop			; (mov r8, r8)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2140      	movs	r1, #64	; 0x40
 8003a56:	438a      	bics	r2, r1
 8003a58:	601a      	str	r2, [r3, #0]
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	f383 8810 	msr	PRIMASK, r3
}
 8003a64:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2288      	movs	r2, #136	; 0x88
 8003a6a:	2120      	movs	r1, #32
 8003a6c:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	0018      	movs	r0, r3
 8003a78:	f7ff fa62 	bl	8002f40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a7c:	46c0      	nop			; (mov r8, r8)
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	b006      	add	sp, #24
 8003a82:	bd80      	pop	{r7, pc}

08003a84 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003a8c:	46c0      	nop			; (mov r8, r8)
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	b002      	add	sp, #8
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8003a9c:	46c0      	nop			; (mov r8, r8)
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	b002      	add	sp, #8
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8003aac:	46c0      	nop			; (mov r8, r8)
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	b002      	add	sp, #8
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <__libc_init_array>:
 8003ab4:	b570      	push	{r4, r5, r6, lr}
 8003ab6:	2600      	movs	r6, #0
 8003ab8:	4d0c      	ldr	r5, [pc, #48]	; (8003aec <__libc_init_array+0x38>)
 8003aba:	4c0d      	ldr	r4, [pc, #52]	; (8003af0 <__libc_init_array+0x3c>)
 8003abc:	1b64      	subs	r4, r4, r5
 8003abe:	10a4      	asrs	r4, r4, #2
 8003ac0:	42a6      	cmp	r6, r4
 8003ac2:	d109      	bne.n	8003ad8 <__libc_init_array+0x24>
 8003ac4:	2600      	movs	r6, #0
 8003ac6:	f000 f82b 	bl	8003b20 <_init>
 8003aca:	4d0a      	ldr	r5, [pc, #40]	; (8003af4 <__libc_init_array+0x40>)
 8003acc:	4c0a      	ldr	r4, [pc, #40]	; (8003af8 <__libc_init_array+0x44>)
 8003ace:	1b64      	subs	r4, r4, r5
 8003ad0:	10a4      	asrs	r4, r4, #2
 8003ad2:	42a6      	cmp	r6, r4
 8003ad4:	d105      	bne.n	8003ae2 <__libc_init_array+0x2e>
 8003ad6:	bd70      	pop	{r4, r5, r6, pc}
 8003ad8:	00b3      	lsls	r3, r6, #2
 8003ada:	58eb      	ldr	r3, [r5, r3]
 8003adc:	4798      	blx	r3
 8003ade:	3601      	adds	r6, #1
 8003ae0:	e7ee      	b.n	8003ac0 <__libc_init_array+0xc>
 8003ae2:	00b3      	lsls	r3, r6, #2
 8003ae4:	58eb      	ldr	r3, [r5, r3]
 8003ae6:	4798      	blx	r3
 8003ae8:	3601      	adds	r6, #1
 8003aea:	e7f2      	b.n	8003ad2 <__libc_init_array+0x1e>
 8003aec:	08003bc0 	.word	0x08003bc0
 8003af0:	08003bc0 	.word	0x08003bc0
 8003af4:	08003bc0 	.word	0x08003bc0
 8003af8:	08003bc4 	.word	0x08003bc4

08003afc <memcpy>:
 8003afc:	2300      	movs	r3, #0
 8003afe:	b510      	push	{r4, lr}
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d100      	bne.n	8003b06 <memcpy+0xa>
 8003b04:	bd10      	pop	{r4, pc}
 8003b06:	5ccc      	ldrb	r4, [r1, r3]
 8003b08:	54c4      	strb	r4, [r0, r3]
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	e7f8      	b.n	8003b00 <memcpy+0x4>

08003b0e <memset>:
 8003b0e:	0003      	movs	r3, r0
 8003b10:	1882      	adds	r2, r0, r2
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d100      	bne.n	8003b18 <memset+0xa>
 8003b16:	4770      	bx	lr
 8003b18:	7019      	strb	r1, [r3, #0]
 8003b1a:	3301      	adds	r3, #1
 8003b1c:	e7f9      	b.n	8003b12 <memset+0x4>
	...

08003b20 <_init>:
 8003b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b22:	46c0      	nop			; (mov r8, r8)
 8003b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b26:	bc08      	pop	{r3}
 8003b28:	469e      	mov	lr, r3
 8003b2a:	4770      	bx	lr

08003b2c <_fini>:
 8003b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b2e:	46c0      	nop			; (mov r8, r8)
 8003b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b32:	bc08      	pop	{r3}
 8003b34:	469e      	mov	lr, r3
 8003b36:	4770      	bx	lr
