/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [24:0] celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  reg [3:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [29:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_1z;
  wire [23:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_24z;
  wire [12:0] celloutsig_0_25z;
  wire [29:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [14:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire [29:0] celloutsig_0_33z;
  wire [28:0] celloutsig_0_34z;
  wire [7:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_46z;
  wire [5:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire [19:0] celloutsig_0_51z;
  wire [2:0] celloutsig_0_56z;
  wire [18:0] celloutsig_0_5z;
  reg [4:0] celloutsig_0_61z;
  wire [3:0] celloutsig_0_68z;
  wire [2:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_72z;
  wire [3:0] celloutsig_0_77z;
  wire [2:0] celloutsig_0_78z;
  wire [3:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  reg [10:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [27:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[80:67] - in_data[62:49];
  assign celloutsig_0_3z = { in_data[39:37], celloutsig_0_1z } - in_data[94:87];
  assign celloutsig_0_33z = { celloutsig_0_8z, celloutsig_0_30z, celloutsig_0_5z } - { celloutsig_0_12z[24:4], celloutsig_0_24z };
  assign celloutsig_0_34z = { celloutsig_0_31z[14:1], celloutsig_0_31z } - { celloutsig_0_16z[23:15], celloutsig_0_0z, celloutsig_0_32z };
  assign celloutsig_0_4z = in_data[45:40] - celloutsig_0_3z[7:2];
  assign celloutsig_0_43z = celloutsig_0_24z[4:1] - celloutsig_0_13z[12:9];
  assign celloutsig_0_46z = celloutsig_0_34z[12:10] - in_data[90:88];
  assign celloutsig_0_50z = celloutsig_0_26z[19:17] - celloutsig_0_25z[3:1];
  assign celloutsig_0_51z = { in_data[7:6], celloutsig_0_46z, celloutsig_0_43z, celloutsig_0_11z, celloutsig_0_9z } - { celloutsig_0_29z[7:3], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_50z };
  assign celloutsig_0_5z = { in_data[38:28], celloutsig_0_3z } - { celloutsig_0_0z[7:2], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_56z = celloutsig_0_10z[6:4] - celloutsig_0_15z[2:0];
  assign celloutsig_0_6z = celloutsig_0_5z[14:12] - in_data[41:39];
  assign celloutsig_0_68z = celloutsig_0_51z[15:12] - celloutsig_0_61z[4:1];
  assign celloutsig_0_7z = { celloutsig_0_4z[5], celloutsig_0_6z } - { celloutsig_0_4z[2], celloutsig_0_6z };
  assign celloutsig_0_72z = celloutsig_0_29z[3:1] - celloutsig_0_10z[12:10];
  assign celloutsig_0_77z = celloutsig_0_68z - { celloutsig_0_68z[2], celloutsig_0_72z };
  assign celloutsig_0_78z = celloutsig_0_56z - celloutsig_0_28z[3:1];
  assign celloutsig_1_0z = in_data[131:125] - in_data[167:161];
  assign celloutsig_1_1z = celloutsig_1_0z[6:1] - celloutsig_1_0z[5:0];
  assign celloutsig_1_2z = { in_data[178:158], celloutsig_1_0z } - in_data[147:120];
  assign celloutsig_0_8z = { celloutsig_0_4z[2:0], celloutsig_0_6z } - { in_data[13:12], celloutsig_0_7z };
  assign celloutsig_1_3z = celloutsig_1_2z[15:10] - in_data[129:124];
  assign celloutsig_1_4z = celloutsig_1_2z[7:4] - celloutsig_1_1z[3:0];
  assign celloutsig_1_5z = celloutsig_1_1z - celloutsig_1_2z[22:17];
  assign celloutsig_1_7z = celloutsig_1_2z[5:1] - in_data[116:112];
  assign celloutsig_1_8z = { celloutsig_1_1z[4:0], celloutsig_1_1z, celloutsig_1_5z } - { celloutsig_1_2z[8:2], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_8z[5], celloutsig_0_4z } - { celloutsig_0_1z[1:0], celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_12z[8:7], celloutsig_1_5z } - { celloutsig_1_0z[3:1], celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_3z[5:2] - in_data[152:149];
  assign celloutsig_0_10z = { in_data[70:62], celloutsig_0_8z } - { celloutsig_0_8z[1:0], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_11z = celloutsig_0_10z[12:9] - celloutsig_0_1z[4:1];
  assign celloutsig_0_12z = { celloutsig_0_10z[6], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z } - { celloutsig_0_0z[5], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[86:82] - celloutsig_0_0z[11:7];
  assign celloutsig_0_13z = in_data[37:22] - { in_data[8:1], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_15z = in_data[18:13] - { celloutsig_0_10z[14:12], celloutsig_0_6z };
  assign celloutsig_0_16z = { in_data[56:50], celloutsig_0_10z, celloutsig_0_3z } - { celloutsig_0_8z[5:3], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_17z = celloutsig_0_16z[28:21] - { celloutsig_0_9z[5:2], celloutsig_0_14z };
  assign celloutsig_0_20z = { celloutsig_0_4z[5:1], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_9z } - celloutsig_0_12z[23:0];
  assign celloutsig_0_22z = celloutsig_0_8z[3:0] - celloutsig_0_20z[8:5];
  assign celloutsig_0_2z = celloutsig_0_0z[2:0] - celloutsig_0_0z[4:2];
  assign celloutsig_0_24z = { celloutsig_0_8z[4:0], celloutsig_0_14z } - { celloutsig_0_9z[2:1], celloutsig_0_9z };
  assign celloutsig_0_25z = { celloutsig_0_20z[13], celloutsig_0_3z, celloutsig_0_22z } - celloutsig_0_10z[13:1];
  assign celloutsig_0_26z = { celloutsig_0_25z[5:0], celloutsig_0_20z } - { celloutsig_0_20z[14:4], celloutsig_0_5z };
  assign celloutsig_0_27z = celloutsig_0_26z[10:3] - { celloutsig_0_4z[1], celloutsig_0_9z };
  assign celloutsig_0_28z = celloutsig_0_27z[7:1] - celloutsig_0_17z[6:0];
  assign celloutsig_0_29z = celloutsig_0_16z[17:10] - celloutsig_0_24z[7:0];
  assign celloutsig_0_30z = celloutsig_0_26z[24:20] - { celloutsig_0_11z[3], celloutsig_0_14z };
  assign celloutsig_0_31z = in_data[79:65] - celloutsig_0_13z[15:1];
  assign celloutsig_0_32z = celloutsig_0_26z[16:11] - { celloutsig_0_8z[1:0], celloutsig_0_11z };
  always_latch
    if (clkin_data[96]) celloutsig_0_61z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_61z = celloutsig_0_33z[26:22];
  always_latch
    if (!clkin_data[128]) celloutsig_1_12z = 11'h000;
    else if (clkin_data[64]) celloutsig_1_12z = { celloutsig_1_8z[16:12], celloutsig_1_1z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_14z = 4'h0;
    else if (clkin_data[32]) celloutsig_0_14z = celloutsig_0_8z[5:2];
  assign { out_data[135:128], out_data[99:96], out_data[35:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
