/*
Soft64 - C# N64 Emulator
Copyright (C) Soft64 Project @ Codeplex
Copyright (C) 2013 - 2014 Bryan Perris

This program is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program.  If not, see <http://www.gnu.org/licenses/>
*/

using System;
using System.Diagnostics;
using System.IO;
using System.Linq;
using System.Reflection;
using System.Runtime.CompilerServices;
using NLog;
using Soft64.IO;
using Soft64.MipsR4300;
using MipsOp = System.Action<Soft64.MipsR4300.MipsInstruction>;

namespace Soft64.MipsR4300
{
    public partial class Interpreter : ExecutionEngine
    {
        private static readonly Logger logger = LogManager.GetCurrentClassLogger();
        private InstructionReader m_InstReader;
        private MipsDataManipulator m_DataManipulator;
        private ExecutionState m_CPUState;
        private MipsOp m_SubSpecial;
        private MipsOp m_SubRegImm;
        private MipsOp m_COP0;
        private MipsOp m_COP1;
        private MipsOp m_BC1;
        private MipsOp m_FPU;
        private MipsOp m_TLB;
        private MipsOp[] m_OpsTableMain;
        private MipsOp[] m_OpsTableSpecial;
        private MipsOp[] m_OpsTableRegImm;
        private MipsOp[] m_OpsTableCP0;
        private MipsOp[] m_OpsTableCP1;
        private MipsOp[] m_OpsTableBC1;
        private MipsOp[] m_OpsTableFPU;
        private MipsOp[] m_OpsTableTLB;

        public Interpreter()
        {
        }

        protected virtual void InitializeOpcodes()
        {
            SetupOpcodeHandlers(this);
        }

        public sealed override void Initialize()
        {
            base.Initialize();
            m_CPUState = ParentMips.State;
            m_InstReader = new InstructionReader(MemoryAccessMode.Virtual);
            m_DataManipulator = new MipsDataManipulator(ParentMips.VirtualMemoryStream);
            InitializeOpcodes();
        }

        private void InitializeCallTables()
        {
            m_SubSpecial = (inst) => OpCall(m_OpsTableSpecial, inst.Function, inst);
            m_SubRegImm = (inst) => OpCall(m_OpsTableRegImm, inst.Rt, inst);
            m_TLB = (inst) => OpCall(m_OpsTableTLB, inst.Function, inst);
            m_COP0 = (inst) => OpCall(m_OpsTableCP0, inst.Rs, inst);
            m_COP1 = (inst) => OpCall(m_OpsTableCP1, inst.Rs, inst);
            m_BC1 = (inst) => OpCall(m_OpsTableBC1, inst.Rt & 0x3, inst);
            m_FPU = (inst) => OpCall(m_OpsTableFPU, inst.Function, inst);

            m_OpsTableMain = new MipsOp[] {
                m_SubSpecial, m_SubRegImm, J, JAL, BEQ, BNE, BLEZ, BGTZ,
                ADDI, ADDIU, SLTI, SLTIU, ANDI, ORI, XORI, LUI,
                m_COP0, m_COP1, null, null, BEQL, BNEL, BLEZL, BGTZL,
                DADDI, DADDIU, LDL, LDR, null, null, null, null,
                LB, LH, LWL, LW, LBU, LHU, LWR, LWU,
                SB, SH, SWL, SW, SDL, SDR, SWR, CACHE,
                LL, LWC1, null, null, LLD, LDC1, null, LD,
                SC, SWC1, null, null, SCD, SDC1, null, SD
            };

            m_OpsTableSpecial = new MipsOp[] {
                SLL, null, SRL, SRA, SLLV, null, SRLV, SRAV,
                JR, JALR, null, null, SYSCALL, BREAK, null, SYNC,
                MFHI, MTHI, MFLO, MTLO, DSLLV, null, DSRLV, DSRAV,
                MULT, MULTU, DIV, DIVU, DMULT, DMULTU, DDIV, DDIVU,
                ADD, ADDU, SUB, SUBU, AND, OR, XOR, NOR,
                null, null, SLT, SLTU, DADD, DADDU, DSUB, DSUBU,
                TGE, TGEU, TLT, TLTU, TEQ, null, TNE, null,
                DSLL, null, DSRL, DSRA, DSLL32, null, DSRL32, DSRA32
            };

            m_OpsTableRegImm = new MipsOp[] {
                BLTZ, BGEZ, BLTZL, BGEZL, null, null, null, null,
                TGEI, TGEIU, TLTI, TLTIU, TEQI, null, TNEI, null,
                BLTZAL, BGEZAL, BLTZALL, BGEZALL, null, null, null, null,
                null, null, null, null, null, null, null, null
            };

            m_OpsTableCP0 = new MipsOp[] {
                MCF0, DMFC0, null, null, MTC0, DTMC0, null, null,
                null, null, null, null, null, null, null, null,
                null, null, null, null, null, null, null, null,
                null, null, null, null, null, null, null, null
            };

            m_OpsTableTLB = new MipsOp[] {
                null, TLBR, TLBWI, null, null, null, TLBWR, null,
                TLBP, null, null, null, null, null, null, null,
                null, null, null, null, null, null, null, null,
                ERET, null, null, null, null, null, null, null,
                null, null, null, null, null, null, null, null,
                null, null, null, null, null, null, null, null
            };

            m_OpsTableCP1 = new MipsOp[] {
                MFC1, DMFC1, CFC1, null, MTC1, DMTC1, CTC1, null,
                m_BC1, null, null, null, null, null, null, null,
                m_FPU, m_FPU, null, null, m_FPU, m_FPU, null, null,
                null, null, null, null, null, null, null, null
            };

            m_OpsTableBC1 = new MipsOp[] {
                BC1F, BC1T, BC1FL, BC1TL
            };

            m_OpsTableFPU= new MipsOp[] {
                FPU_ADD, FPU_SUB, FPU_MUL, FPU_DIV, FPU_SQRT, FPU_ABS, FPU_MOV, FPU_NEG,
                FPU_ROUND_L, FPU_TRUNC_L, FPU_CEIL_L, FPU_FLOOR_L, FPU_ROUND_W, FPU_TRUNC_W, FPU_CEIL_W, FPU_FLOOR_W,
                null, null, null, null, null, null, null, null,
                null, null, null, null, null, null, null, null,
                FPU_CVT_S, FPU_CVT_D, null, null, FPU_CVT_W, FPU_CVT_L, null, null,
                null, null, null, null, null, null, null, null,
                FPU_COND, FPU_COND, FPU_COND, FPU_COND, FPU_COND, FPU_COND, FPU_COND, 
                FPU_COND, FPU_COND, FPU_COND, FPU_COND, FPU_COND, FPU_COND, FPU_COND, 
                FPU_COND, FPU_COND, FPU_COND
            };
        }

        public override void Step()
        {
            DoInterpreterStep();
        }

        protected void DoInterpreterStep()
        {
            /* Do one step through the interpreter */

            /* Increment the count register */
            MipsState.CP0Regs.Count += 1;

            /* Go to branch */
            if (MipsState.BranchEnabled)
                MipsState.PC = MipsState.BranchTarget;

            /* Fetch instruction at PC */
            MipsInstruction inst = FetchInstruction(MipsState.PC);

            /* If we branched, execute the delay slot */
            if (MipsState.BranchEnabled)
            {
                if (!MipsState.NullifyEnabled)
                {
                    MipsState.BranchPC = MipsState.BranchDelaySlot;
                    MipsInstruction bsdInst = FetchInstruction(MipsState.BranchDelaySlot);
                    TraceOp(MipsState.BranchDelaySlot, bsdInst);
                    CallInstruction(bsdInst);
                    MipsState.BranchEnabled = false;
                }
                else
                {
                    /* Skip the delay slot */
                    MipsState.NullifyEnabled = false;
                    MipsState.BranchEnabled = false;
                }
            }
            else
            {

                TraceOp(MipsState.PC, inst);
                CallInstruction(inst);

                /* If branching has been set, skip PC increment */
                if (!MipsState.BranchEnabled)
                    MipsState.PC += 4;
                else
                    MipsState.PC += 8;
            }
        }

        private void OpCall(MipsOp[] callTable, Int32 index, MipsInstruction inst)
        {
            /* NOP */
            if (inst.Instruction == 0)
                return;

            MipsOp call = callTable[index];

            if (call != null)
            {
                call(inst);
            }
            else
            {
                throw new InvalidOperationException("Unsupport Instruction: " + inst.ToString());
            }
        }

        protected void CallInstruction(MipsInstruction inst)
        {
            OpCall(m_OpsTableMain, inst.Opcode, inst);
        }

        protected ExecutionState MipsState
        {
            get { return m_CPUState; }
        }

        protected MipsDataManipulator DataManipulator
        {
            get { return m_DataManipulator; }
        }

        protected MipsInstruction FetchInstruction(Int64 address)
        {
            m_InstReader.Position = address;
            return m_InstReader.ReadInstruction();
        }

        protected void SetupOpcodeHandlers(Object target)
        {
            var methodQuery =
                from method in this.GetType().GetMethods(BindingFlags.NonPublic | BindingFlags.Instance | BindingFlags.DeclaredOnly).AsParallel()
                let attribute = method.GetCustomAttribute<OpcodeHookAttribute>()
                where attribute != null
                select new { MethodTarget = method.CreateDelegate(typeof(Action<MipsInstruction>), this), OpName = attribute.OpcodeName };

            var opTablePropDictionary = typeof(Interpreter)
                .GetProperties(BindingFlags.Instance | BindingFlags.NonPublic | BindingFlags.FlattenHierarchy)
                    .AsParallel()
                        .ToDictionary(prop => prop.Name, prop => prop);


            foreach (var m in methodQuery)
            {
                PropertyInfo propInfo = null;

                if (opTablePropDictionary.TryGetValue(m.OpName, out propInfo))
                {
                    propInfo.SetValue(target, m.MethodTarget);
                }
            }

            InitializeCallTables();
        }

        public static Int64 BranchComputeTargetAddress(MipsInstruction inst)
        {
            return (inst.Address + 4) + (((Int64)(Int16)inst.Immediate) << 2);
        }

        public static Int64 JumpComputeTargetAddress(MipsInstruction inst)
        {
            return (inst.Target << 2) | ((inst.Address + 4) & 0xFFFF0000);
        }

        protected void DoBranch(Boolean condition, MipsInstruction inst)
        {
            MipsState.BranchEnabled = true;
            MipsState.BranchDelaySlot = MipsState.PC + 4;
            MipsState.BranchTarget = condition ? MapAddress(BranchComputeTargetAddress(inst)) : MipsState.PC + 8;
        }

        protected void DoBranchLikely(Boolean condition, MipsInstruction inst)
        {
            MipsState.NullifyEnabled = !condition;
            DoBranch(condition, inst);
        }

        protected void DoJump(Int64 addressTarget)
        {

            MipsState.BranchEnabled = true;
            MipsState.BranchDelaySlot = MipsState.PC + 4;
            MipsState.BranchTarget = MapAddress(addressTarget);
        }

        protected Int64 ComputeAddress(MipsInstruction inst)
        {
            return (((Int64)(Int16)inst.Immediate) + MipsState.ReadGPRSigned(inst.Rs));
        }

        private Boolean CheckCop1Usable()
        {
            return MipsState.CP0Regs.StatusReg.CopUsable1;
        }

        private Int64 MapAddress(Int64 address)
        {
            if (MipsState.Addressing64BitMode)
            {
                return address;
            }
            else
            {
                return (Int64)(UInt32)address;
            }
        }

        private Boolean CheckEvenOddAllowed(MipsInstruction inst)
        {
            if (MipsState.CP0Regs.StatusReg.AdditionalFPR)
            {
                return true;
            }
            else
            {
                return
                    (inst.Fd % 2 == 0) &&
                    (inst.Fs % 2 == 0) &&
                    (inst.Ft % 2 == 0);
            }
        }

        private Boolean CheckEvenOddAllowed(Int32 index)
        {
            if (MipsState.CP0Regs.StatusReg.AdditionalFPR)
            {
                return true;
            }
            else
            {
                return index % 2 == 0;
            }
        }

        private void CauseFPUException(FPUExceptionType exceptionType)
        {
            Boolean causeCP0Exception = false;

            switch (exceptionType)
            {
                default: break;

                case FPUExceptionType.Invalid:
                    {
                        if (MipsState.FCR31.EnableInvalidOperation)
                        {
                            MipsState.FCR31.CauseInvalidOperation = true;
                            causeCP0Exception = true;
                        }
                        else
                        {
                            MipsState.FCR31.FlagInvalidOperation = true;
                        }
                        break;
                    }

                case FPUExceptionType.Inexact:
                    {
                        if (MipsState.FCR31.EnableInexact)
                        {
                            MipsState.FCR31.CauseInexact = true;
                            causeCP0Exception = true;
                        }
                        else
                        {
                            MipsState.FCR31.FlagInexact = true;
                        }
                        break;
                    }

                case FPUExceptionType.DivideByZero:
                    {
                        if (MipsState.FCR31.EnableDivideByZero)
                        {
                            MipsState.FCR31.CauseDivideByZero = true;
                            causeCP0Exception = true;
                        }
                        else
                        {
                            MipsState.FCR31.FlagDivideByZero = true;
                        }
                        break;
                    }

                case FPUExceptionType.Overflow:
                    {
                        if (MipsState.FCR31.EnableOverflow)
                        {
                            MipsState.FCR31.CauseOverflow = true;
                            causeCP0Exception = true;
                        }
                        else
                        {
                            MipsState.FCR31.FlagOverflow = true;
                        }
                        break;
                    }

                case FPUExceptionType.Underflow:
                    {
                        if (MipsState.FCR31.EnableUnderflow)
                        {
                            MipsState.FCR31.CauseUnderflow = true;
                            causeCP0Exception = true;
                        }
                        else
                        {
                            MipsState.FCR31.FlagUnderflow = true;
                        }
                        break;
                    }

                case FPUExceptionType.Unimplemented:
                    {
                        causeCP0Exception = true;
                        break;
                    }
            }

            if (causeCP0Exception)
                CauseException = ExceptionCode.FloatingPoint;
        }

        [Conditional("DEBUGFULL")]
        protected void TraceOp(Int64 pc, MipsInstruction inst)
        {
            if (logger.IsDebugEnabled)
                logger.Debug("{0:X8} {1:X4} {2:X4} {3}", pc, inst.Instruction >> 16, inst.Instruction & 0xFFFF, inst.ToString());
        }

        protected ExceptionCode CauseException
        {
            get { return MipsState.CP0Regs.CauseReg.ExceptionType; }
            set { MipsState.CP0Regs.CauseReg.ExceptionType = value; }
        }

        #region Instruction Delegates

        protected MipsOp J { get; set; }

        protected MipsOp JAL { get; set; }

        protected MipsOp BEQ { get; set; }

        protected MipsOp BNE { get; set; }

        protected MipsOp BLEZ { get; set; }

        protected MipsOp BGTZ { get; set; }

        protected MipsOp ADDI { get; set; }

        protected MipsOp ADDIU { get; set; }

        protected MipsOp SLTI { get; set; }

        protected MipsOp SLTIU { get; set; }

        protected MipsOp ANDI { get; set; }

        protected MipsOp ORI { get; set; }

        protected MipsOp XORI { get; set; }

        protected MipsOp LUI { get; set; }

        protected MipsOp BEQL { get; set; }

        protected MipsOp BNEL { get; set; }

        protected MipsOp BLEZL { get; set; }

        protected MipsOp BGTZL { get; set; }

        protected MipsOp DADDI { get; set; }

        protected MipsOp DADDIU { get; set; }

        protected MipsOp LDL { get; set; }

        protected MipsOp LDR { get; set; }

        protected MipsOp LB { get; set; }

        protected MipsOp LH { get; set; }

        protected MipsOp LWL { get; set; }

        protected MipsOp LW { get; set; }

        protected MipsOp LBU { get; set; }

        protected MipsOp LWR { get; set; }

        protected MipsOp LWU { get; set; }

        protected MipsOp SB { get; set; }

        protected MipsOp SH { get; set; }

        protected MipsOp SWL { get; set; }

        protected MipsOp SW { get; set; }

        protected MipsOp SDL { get; set; }

        protected MipsOp SDR { get; set; }

        protected MipsOp SWR { get; set; }

        protected MipsOp CACHE { get; set; }

        protected MipsOp LL { get; set; }

        protected MipsOp LWC1 { get; set; }

        protected MipsOp LLD { get; set; }

        protected MipsOp LDC1 { get; set; }

        protected MipsOp LD { get; set; }

        protected MipsOp SC { get; set; }

        protected MipsOp SWC1 { get; set; }

        protected MipsOp SCD { get; set; }

        protected MipsOp SDC1 { get; set; }

        protected MipsOp SD { get; set; }

        protected MipsOp SLL { get; set; }

        protected MipsOp SRL { get; set; }

        protected MipsOp SRA { get; set; }

        protected MipsOp SLLV { get; set; }

        protected MipsOp SRLV { get; set; }

        protected MipsOp SRAV { get; set; }

        protected MipsOp JR { get; set; }

        protected MipsOp JALR { get; set; }

        protected MipsOp SYSCALL { get; set; }

        protected MipsOp BREAK { get; set; }

        protected MipsOp SYNC { get; set; }

        protected MipsOp MFHI { get; set; }

        protected MipsOp MTHI { get; set; }

        protected MipsOp MFLO { get; set; }

        protected MipsOp MTLO { get; set; }

        protected MipsOp DSLLV { get; set; }

        protected MipsOp DSRLV { get; set; }

        protected MipsOp DSRAV { get; set; }

        protected MipsOp MULT { get; set; }

        protected MipsOp DIV { get; set; }

        protected MipsOp DIVU { get; set; }

        protected MipsOp DMULT { get; set; }

        protected MipsOp DMULTU { get; set; }

        protected MipsOp DDIV { get; set; }

        protected MipsOp DDIVU { get; set; }

        protected MipsOp ADD { get; set; }

        protected MipsOp ADDU { get; set; }

        protected MipsOp SUB { get; set; }

        protected MipsOp SUBU { get; set; }

        protected MipsOp AND { get; set; }

        protected MipsOp OR { get; set; }

        protected MipsOp XOR { get; set; }

        protected MipsOp NOR { get; set; }

        protected MipsOp SLT { get; set; }

        protected MipsOp SLTU { get; set; }

        protected MipsOp DADD { get; set; }

        protected MipsOp DADDU { get; set; }

        protected MipsOp DSUB { get; set; }

        protected MipsOp DSUBU { get; set; }

        protected MipsOp TGE { get; set; }

        protected MipsOp TGEU { get; set; }

        protected MipsOp TLT { get; set; }

        protected MipsOp TLTU { get; set; }

        protected MipsOp TEQ { get; set; }

        protected MipsOp TNE { get; set; }

        protected MipsOp DSLL { get; set; }

        protected MipsOp DSRL { get; set; }

        protected MipsOp DSRA { get; set; }

        protected MipsOp DSLL32 { get; set; }

        protected MipsOp DSRL32 { get; set; }

        protected MipsOp DSRA32 { get; set; }

        protected MipsOp BLTZ { get; set; }

        protected MipsOp BGEZ { get; set; }

        protected MipsOp BLTZL { get; set; }

        protected MipsOp BGEZL { get; set; }

        protected MipsOp TGEI { get; set; }

        protected MipsOp TGEIU { get; set; }

        protected MipsOp TLTI { get; set; }

        protected MipsOp TLTIU { get; set; }

        protected MipsOp TEQI { get; set; }

        protected MipsOp TNEI { get; set; }

        protected MipsOp BLTZAL { get; set; }

        protected MipsOp BGEZAL { get; set; }

        protected MipsOp BLTZALL { get; set; }

        protected MipsOp BGEZALL { get; set; }

        protected MipsOp MCF0 { get; set; }

        protected MipsOp MTC0 { get; set; }

        protected MipsOp TLBR { get; set; }

        protected MipsOp TLBWI { get; set; }

        protected MipsOp TLBWR { get; set; }

        protected MipsOp TLBP { get; set; }

        protected MipsOp ERET { get; set; }

        protected MipsOp MFC1 { get; set; }

        protected MipsOp DMFC1 { get; set; }

        protected MipsOp CFC1 { get; set; }

        protected MipsOp MTC1 { get; set; }

        protected MipsOp DMTC1 { get; set; }

        protected MipsOp CTC1 { get; set; }

        protected MipsOp BC1F { get; set; }

        protected MipsOp BC1T { get; set; }

        protected MipsOp BC1FL { get; set; }

        protected MipsOp BC1TL { get; set; }

        protected MipsOp FPU_ADD { get; set; }

        protected MipsOp FPU_SUB { get; set; }

        protected MipsOp FPU_MUL { get; set; }

        protected MipsOp FPU_DIV { get; set; }

        protected MipsOp FPU_SQRT { get; set; }

        protected MipsOp FPU_ABS { get; set; }

        protected MipsOp FPU_MOV { get; set; }

        protected MipsOp FPU_NEG { get; set; }

        protected MipsOp FPU_ROUND_L { get; set; }

        protected MipsOp FPU_TRUNC_L { get; set; }

        protected MipsOp FPU_CEIL_L { get; set; }

        protected MipsOp FPU_FLOOR_L { get; set; }

        protected MipsOp FPU_ROUND_W { get; set; }

        protected MipsOp FPU_TRUNC_W { get; set; }

        protected MipsOp FPU_CEIL_W { get; set; }

        protected MipsOp FPU_FLOOR_W { get; set; }

        protected MipsOp FPU_CVT_D { get; set; }

        protected MipsOp FPU_CVT_W { get; set; }

        protected MipsOp FPU_CVT_L { get; set; }

        protected MipsOp FPU_COND { get; set; }

        protected MipsOp LHU { get; set; }

        protected MipsOp MULTU { get; set; }

        protected MipsOp FPU_CVT_S { get; set; }

        protected MipsOp DMFC0 { get; set; }

        protected MipsOp DTMC0 { get; set; }

        #endregion
    }
}