Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue May  8 23:34:17 2018
| Host             : DESKTOP-JI7G1LN running 64-bit major release  (build 9200)
| Command          : report_power -file rgb2ycbcr_power_routed.rpt -pb rgb2ycbcr_power_summary_routed.pb -rpx rgb2ycbcr_power_routed.rpx
| Design           : rgb2ycbcr
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 38.416 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 37.668                           |
| Device Static (W)        | 0.747                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     0.013 |       78 |       --- |             --- |
|   LUT as Shift Register |     0.006 |        4 |      6000 |            0.07 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Register              |     0.002 |        7 |     35200 |            0.02 |
|   Others                |     0.000 |       66 |       --- |             --- |
| Signals                 |     2.498 |      195 |       --- |             --- |
| DSPs                    |    11.784 |       18 |        80 |           22.50 |
| I/O                     |    23.372 |       55 |       100 |           55.00 |
| Static Power            |     0.747 |          |           |                 |
| Total                   |    38.416 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    14.537 |      14.408 |      0.129 |
| Vccaux    |       1.800 |     1.944 |       1.904 |      0.040 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    11.019 |      11.018 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.011 |       0.000 |      0.011 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                                    |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------+-----------+
| Name                                                                    | Power (W) |
+-------------------------------------------------------------------------+-----------+
| rgb2ycbcr                                                               |    37.668 |
|   add_Cb1                                                               |     1.011 |
|     U0                                                                  |     1.011 |
|       xst_addsub                                                        |     1.011 |
|         xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     1.011 |
|           addsub_usecase.i_addsub                                       |     1.011 |
|             i_synth_option.i_synth_model                                |     1.011 |
|               opt_vx7.i_uniwrap                                         |     1.011 |
|   add_Cb2                                                               |     0.152 |
|     U0                                                                  |     0.152 |
|       xst_addsub                                                        |     0.152 |
|         xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.152 |
|           addsub_usecase.i_addsub                                       |     0.152 |
|             i_synth_option.i_synth_model                                |     0.152 |
|               opt_vx7.i_uniwrap                                         |     0.152 |
|   add_Cb3                                                               |     1.042 |
|     U0                                                                  |     1.042 |
|       xst_addsub                                                        |     1.042 |
|         xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     1.042 |
|           addsub_usecase.i_addsub                                       |     1.042 |
|             i_synth_option.i_synth_model                                |     1.042 |
|               opt_vx7.i_uniwrap                                         |     1.042 |
|   add_Cr1                                                               |     0.958 |
|     U0                                                                  |     0.958 |
|       xst_addsub                                                        |     0.958 |
|         xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.958 |
|           addsub_usecase.i_addsub                                       |     0.958 |
|             i_synth_option.i_synth_model                                |     0.958 |
|               opt_vx7.i_uniwrap                                         |     0.958 |
|   add_Cr2                                                               |     0.926 |
|     U0                                                                  |     0.926 |
|       xst_addsub                                                        |     0.926 |
|         xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.926 |
|           addsub_usecase.i_addsub                                       |     0.926 |
|             i_synth_option.i_synth_model                                |     0.926 |
|               opt_vx7.i_uniwrap                                         |     0.926 |
|   add_Cr3                                                               |     0.988 |
|     U0                                                                  |     0.988 |
|       xst_addsub                                                        |     0.988 |
|         xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.988 |
|           addsub_usecase.i_addsub                                       |     0.988 |
|             i_synth_option.i_synth_model                                |     0.988 |
|               opt_vx7.i_uniwrap                                         |     0.988 |
|   add_Y1                                                                |     0.734 |
|     U0                                                                  |     0.734 |
|       xst_addsub                                                        |     0.734 |
|         xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.734 |
|           addsub_usecase.i_addsub                                       |     0.734 |
|             i_synth_option.i_synth_model                                |     0.734 |
|               opt_vx7.i_uniwrap                                         |     0.734 |
|   add_Y2                                                                |     0.376 |
|     U0                                                                  |     0.376 |
|       xst_addsub                                                        |     0.376 |
|         xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.376 |
|           addsub_usecase.i_addsub                                       |     0.376 |
|             i_synth_option.i_synth_model                                |     0.376 |
|               opt_vx7.i_uniwrap                                         |     0.376 |
|   add_Y3                                                                |     0.902 |
|     U0                                                                  |     0.902 |
|       xst_addsub                                                        |     0.902 |
|         xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.902 |
|           addsub_usecase.i_addsub                                       |     0.902 |
|             i_synth_option.i_synth_model                                |     0.902 |
|               opt_vx7.i_uniwrap                                         |     0.902 |
|   d_1                                                                   |     0.000 |
|     genblk1[1].delay_i                                                  |     0.000 |
|     genblk1[2].delay_i                                                  |     0.000 |
|   d_2                                                                   |     0.020 |
|     genblk1[0].delay_i                                                  |     0.004 |
|     genblk1[5].delay_i                                                  |     0.006 |
|     genblk1[6].delay_i                                                  |     0.010 |
|   mul_Cb1                                                               |     1.159 |
|     U0                                                                  |     1.159 |
|       i_mult                                                            |     1.159 |
|         gDSP.gDSP_only.iDSP                                             |     1.159 |
|   mul_Cb2                                                               |     1.182 |
|     U0                                                                  |     1.182 |
|       i_mult                                                            |     1.182 |
|         gDSP.gDSP_only.iDSP                                             |     1.182 |
|   mul_Cb3                                                               |     0.205 |
|     U0                                                                  |     0.205 |
|       i_mult                                                            |     0.205 |
|         gDSP.gDSP_only.iDSP                                             |     0.205 |
|   mul_Cr1                                                               |     0.205 |
|     U0                                                                  |     0.205 |
|       i_mult                                                            |     0.205 |
|         gDSP.gDSP_only.iDSP                                             |     0.205 |
|   mul_Cr2                                                               |     1.179 |
|     U0                                                                  |     1.179 |
|       i_mult                                                            |     1.179 |
|         gDSP.gDSP_only.iDSP                                             |     1.179 |
|   mul_Cr3                                                               |     1.157 |
|     U0                                                                  |     1.157 |
|       i_mult                                                            |     1.157 |
|         gDSP.gDSP_only.iDSP                                             |     1.157 |
|   mul_Y1                                                                |     0.585 |
|     U0                                                                  |     0.585 |
|       i_mult                                                            |     0.585 |
|         gDSP.gDSP_only.iDSP                                             |     0.585 |
|   mul_Y2                                                                |     0.697 |
|     U0                                                                  |     0.697 |
|       i_mult                                                            |     0.697 |
|         gDSP.gDSP_only.iDSP                                             |     0.697 |
|   mul_Y3                                                                |     0.508 |
|     U0                                                                  |     0.508 |
|       i_mult                                                            |     0.508 |
|         gDSP.gDSP_only.iDSP                                             |     0.508 |
+-------------------------------------------------------------------------+-----------+


