Classic Timing Analyzer report for WR
Wed May 23 20:09:01 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                ;
+------------------------------+-------+---------------+-------------+-------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.644 ns   ; STOR4 ; WR ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+-------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To ;
+-------+-------------------+-----------------+-------+----+
; N/A   ; None              ; 11.644 ns       ; STOR4 ; WR ;
; N/A   ; None              ; 11.486 ns       ; STOR1 ; WR ;
; N/A   ; None              ; 10.923 ns       ; STOR0 ; WR ;
; N/A   ; None              ; 10.907 ns       ; STOR2 ; WR ;
; N/A   ; None              ; 10.860 ns       ; STOR3 ; WR ;
; N/A   ; None              ; 10.840 ns       ; T4    ; WR ;
; N/A   ; None              ; 10.807 ns       ; STOR5 ; WR ;
; N/A   ; None              ; 10.541 ns       ; W2    ; WR ;
; N/A   ; None              ; 10.170 ns       ; T2    ; WR ;
+-------+-------------------+-----------------+-------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed May 23 20:09:01 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WR -c WR --timing_analysis_only
Info: Longest tpd from source pin "STOR4" to destination pin "WR" is 11.644 ns
    Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_13; Fanout = 1; PIN Node = 'STOR4'
    Info: 2: + IC(6.160 ns) + CELL(0.322 ns) = 7.406 ns; Loc. = LCCOMB_X1_Y2_N0; Fanout = 1; COMB Node = 'inst5~165'
    Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 7.875 ns; Loc. = LCCOMB_X1_Y2_N12; Fanout = 1; COMB Node = 'inst5~167'
    Info: 4: + IC(0.869 ns) + CELL(2.900 ns) = 11.644 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'WR'
    Info: Total cell delay = 4.324 ns ( 37.14 % )
    Info: Total interconnect delay = 7.320 ns ( 62.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Wed May 23 20:09:01 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


