
13_FreeRTOS_Thread_Flag.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007390  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08007540  08007540  00008540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800763c  0800763c  0000906c  2**0
                  CONTENTS
  4 .ARM          00000008  0800763c  0800763c  0000863c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007644  08007644  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007644  08007644  00008644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007648  08007648  00008648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800764c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bf0  2000006c  080076b8  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c5c  080076b8  00009c5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bd92  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038c1  00000000  00000000  00024e2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001760  00000000  00000000  000286f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001224  00000000  00000000  00029e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004978  00000000  00000000  0002b074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019338  00000000  00000000  0002f9ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010f307  00000000  00000000  00048d24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015802b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068d4  00000000  00000000  00158070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0015e944  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007528 	.word	0x08007528

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000070 	.word	0x20000070
 80001ec:	08007528 	.word	0x08007528

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000200:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000204:	f000 b96a 	b.w	80004dc <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9d08      	ldr	r5, [sp, #32]
 8000226:	460c      	mov	r4, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14e      	bne.n	80002ca <__udivmoddi4+0xaa>
 800022c:	4694      	mov	ip, r2
 800022e:	458c      	cmp	ip, r1
 8000230:	4686      	mov	lr, r0
 8000232:	fab2 f282 	clz	r2, r2
 8000236:	d962      	bls.n	80002fe <__udivmoddi4+0xde>
 8000238:	b14a      	cbz	r2, 800024e <__udivmoddi4+0x2e>
 800023a:	f1c2 0320 	rsb	r3, r2, #32
 800023e:	4091      	lsls	r1, r2
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	fa0c fc02 	lsl.w	ip, ip, r2
 8000248:	4319      	orrs	r1, r3
 800024a:	fa00 fe02 	lsl.w	lr, r0, r2
 800024e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000252:	fa1f f68c 	uxth.w	r6, ip
 8000256:	fbb1 f4f7 	udiv	r4, r1, r7
 800025a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025e:	fb07 1114 	mls	r1, r7, r4, r1
 8000262:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000266:	fb04 f106 	mul.w	r1, r4, r6
 800026a:	4299      	cmp	r1, r3
 800026c:	d90a      	bls.n	8000284 <__udivmoddi4+0x64>
 800026e:	eb1c 0303 	adds.w	r3, ip, r3
 8000272:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000276:	f080 8112 	bcs.w	800049e <__udivmoddi4+0x27e>
 800027a:	4299      	cmp	r1, r3
 800027c:	f240 810f 	bls.w	800049e <__udivmoddi4+0x27e>
 8000280:	3c02      	subs	r4, #2
 8000282:	4463      	add	r3, ip
 8000284:	1a59      	subs	r1, r3, r1
 8000286:	fa1f f38e 	uxth.w	r3, lr
 800028a:	fbb1 f0f7 	udiv	r0, r1, r7
 800028e:	fb07 1110 	mls	r1, r7, r0, r1
 8000292:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000296:	fb00 f606 	mul.w	r6, r0, r6
 800029a:	429e      	cmp	r6, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x94>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002a6:	f080 80fc 	bcs.w	80004a2 <__udivmoddi4+0x282>
 80002aa:	429e      	cmp	r6, r3
 80002ac:	f240 80f9 	bls.w	80004a2 <__udivmoddi4+0x282>
 80002b0:	4463      	add	r3, ip
 80002b2:	3802      	subs	r0, #2
 80002b4:	1b9b      	subs	r3, r3, r6
 80002b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ba:	2100      	movs	r1, #0
 80002bc:	b11d      	cbz	r5, 80002c6 <__udivmoddi4+0xa6>
 80002be:	40d3      	lsrs	r3, r2
 80002c0:	2200      	movs	r2, #0
 80002c2:	e9c5 3200 	strd	r3, r2, [r5]
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d905      	bls.n	80002da <__udivmoddi4+0xba>
 80002ce:	b10d      	cbz	r5, 80002d4 <__udivmoddi4+0xb4>
 80002d0:	e9c5 0100 	strd	r0, r1, [r5]
 80002d4:	2100      	movs	r1, #0
 80002d6:	4608      	mov	r0, r1
 80002d8:	e7f5      	b.n	80002c6 <__udivmoddi4+0xa6>
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d146      	bne.n	8000370 <__udivmoddi4+0x150>
 80002e2:	42a3      	cmp	r3, r4
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0xcc>
 80002e6:	4290      	cmp	r0, r2
 80002e8:	f0c0 80f0 	bcc.w	80004cc <__udivmoddi4+0x2ac>
 80002ec:	1a86      	subs	r6, r0, r2
 80002ee:	eb64 0303 	sbc.w	r3, r4, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	2d00      	cmp	r5, #0
 80002f6:	d0e6      	beq.n	80002c6 <__udivmoddi4+0xa6>
 80002f8:	e9c5 6300 	strd	r6, r3, [r5]
 80002fc:	e7e3      	b.n	80002c6 <__udivmoddi4+0xa6>
 80002fe:	2a00      	cmp	r2, #0
 8000300:	f040 8090 	bne.w	8000424 <__udivmoddi4+0x204>
 8000304:	eba1 040c 	sub.w	r4, r1, ip
 8000308:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800030c:	fa1f f78c 	uxth.w	r7, ip
 8000310:	2101      	movs	r1, #1
 8000312:	fbb4 f6f8 	udiv	r6, r4, r8
 8000316:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031a:	fb08 4416 	mls	r4, r8, r6, r4
 800031e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000322:	fb07 f006 	mul.w	r0, r7, r6
 8000326:	4298      	cmp	r0, r3
 8000328:	d908      	bls.n	800033c <__udivmoddi4+0x11c>
 800032a:	eb1c 0303 	adds.w	r3, ip, r3
 800032e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x11a>
 8000334:	4298      	cmp	r0, r3
 8000336:	f200 80cd 	bhi.w	80004d4 <__udivmoddi4+0x2b4>
 800033a:	4626      	mov	r6, r4
 800033c:	1a1c      	subs	r4, r3, r0
 800033e:	fa1f f38e 	uxth.w	r3, lr
 8000342:	fbb4 f0f8 	udiv	r0, r4, r8
 8000346:	fb08 4410 	mls	r4, r8, r0, r4
 800034a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034e:	fb00 f707 	mul.w	r7, r0, r7
 8000352:	429f      	cmp	r7, r3
 8000354:	d908      	bls.n	8000368 <__udivmoddi4+0x148>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x146>
 8000360:	429f      	cmp	r7, r3
 8000362:	f200 80b0 	bhi.w	80004c6 <__udivmoddi4+0x2a6>
 8000366:	4620      	mov	r0, r4
 8000368:	1bdb      	subs	r3, r3, r7
 800036a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036e:	e7a5      	b.n	80002bc <__udivmoddi4+0x9c>
 8000370:	f1c1 0620 	rsb	r6, r1, #32
 8000374:	408b      	lsls	r3, r1
 8000376:	fa22 f706 	lsr.w	r7, r2, r6
 800037a:	431f      	orrs	r7, r3
 800037c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000380:	fa04 f301 	lsl.w	r3, r4, r1
 8000384:	ea43 030c 	orr.w	r3, r3, ip
 8000388:	40f4      	lsrs	r4, r6
 800038a:	fa00 f801 	lsl.w	r8, r0, r1
 800038e:	0c38      	lsrs	r0, r7, #16
 8000390:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000394:	fbb4 fef0 	udiv	lr, r4, r0
 8000398:	fa1f fc87 	uxth.w	ip, r7
 800039c:	fb00 441e 	mls	r4, r0, lr, r4
 80003a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a4:	fb0e f90c 	mul.w	r9, lr, ip
 80003a8:	45a1      	cmp	r9, r4
 80003aa:	fa02 f201 	lsl.w	r2, r2, r1
 80003ae:	d90a      	bls.n	80003c6 <__udivmoddi4+0x1a6>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003b6:	f080 8084 	bcs.w	80004c2 <__udivmoddi4+0x2a2>
 80003ba:	45a1      	cmp	r9, r4
 80003bc:	f240 8081 	bls.w	80004c2 <__udivmoddi4+0x2a2>
 80003c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	eba4 0409 	sub.w	r4, r4, r9
 80003ca:	fa1f f983 	uxth.w	r9, r3
 80003ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80003d2:	fb00 4413 	mls	r4, r0, r3, r4
 80003d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003da:	fb03 fc0c 	mul.w	ip, r3, ip
 80003de:	45a4      	cmp	ip, r4
 80003e0:	d907      	bls.n	80003f2 <__udivmoddi4+0x1d2>
 80003e2:	193c      	adds	r4, r7, r4
 80003e4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003e8:	d267      	bcs.n	80004ba <__udivmoddi4+0x29a>
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d965      	bls.n	80004ba <__udivmoddi4+0x29a>
 80003ee:	3b02      	subs	r3, #2
 80003f0:	443c      	add	r4, r7
 80003f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f6:	fba0 9302 	umull	r9, r3, r0, r2
 80003fa:	eba4 040c 	sub.w	r4, r4, ip
 80003fe:	429c      	cmp	r4, r3
 8000400:	46ce      	mov	lr, r9
 8000402:	469c      	mov	ip, r3
 8000404:	d351      	bcc.n	80004aa <__udivmoddi4+0x28a>
 8000406:	d04e      	beq.n	80004a6 <__udivmoddi4+0x286>
 8000408:	b155      	cbz	r5, 8000420 <__udivmoddi4+0x200>
 800040a:	ebb8 030e 	subs.w	r3, r8, lr
 800040e:	eb64 040c 	sbc.w	r4, r4, ip
 8000412:	fa04 f606 	lsl.w	r6, r4, r6
 8000416:	40cb      	lsrs	r3, r1
 8000418:	431e      	orrs	r6, r3
 800041a:	40cc      	lsrs	r4, r1
 800041c:	e9c5 6400 	strd	r6, r4, [r5]
 8000420:	2100      	movs	r1, #0
 8000422:	e750      	b.n	80002c6 <__udivmoddi4+0xa6>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f103 	lsr.w	r1, r0, r3
 800042c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000430:	fa24 f303 	lsr.w	r3, r4, r3
 8000434:	4094      	lsls	r4, r2
 8000436:	430c      	orrs	r4, r1
 8000438:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800043c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000440:	fa1f f78c 	uxth.w	r7, ip
 8000444:	fbb3 f0f8 	udiv	r0, r3, r8
 8000448:	fb08 3110 	mls	r1, r8, r0, r3
 800044c:	0c23      	lsrs	r3, r4, #16
 800044e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000452:	fb00 f107 	mul.w	r1, r0, r7
 8000456:	4299      	cmp	r1, r3
 8000458:	d908      	bls.n	800046c <__udivmoddi4+0x24c>
 800045a:	eb1c 0303 	adds.w	r3, ip, r3
 800045e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000462:	d22c      	bcs.n	80004be <__udivmoddi4+0x29e>
 8000464:	4299      	cmp	r1, r3
 8000466:	d92a      	bls.n	80004be <__udivmoddi4+0x29e>
 8000468:	3802      	subs	r0, #2
 800046a:	4463      	add	r3, ip
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b2a4      	uxth	r4, r4
 8000470:	fbb3 f1f8 	udiv	r1, r3, r8
 8000474:	fb08 3311 	mls	r3, r8, r1, r3
 8000478:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800047c:	fb01 f307 	mul.w	r3, r1, r7
 8000480:	42a3      	cmp	r3, r4
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x276>
 8000484:	eb1c 0404 	adds.w	r4, ip, r4
 8000488:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800048c:	d213      	bcs.n	80004b6 <__udivmoddi4+0x296>
 800048e:	42a3      	cmp	r3, r4
 8000490:	d911      	bls.n	80004b6 <__udivmoddi4+0x296>
 8000492:	3902      	subs	r1, #2
 8000494:	4464      	add	r4, ip
 8000496:	1ae4      	subs	r4, r4, r3
 8000498:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800049c:	e739      	b.n	8000312 <__udivmoddi4+0xf2>
 800049e:	4604      	mov	r4, r0
 80004a0:	e6f0      	b.n	8000284 <__udivmoddi4+0x64>
 80004a2:	4608      	mov	r0, r1
 80004a4:	e706      	b.n	80002b4 <__udivmoddi4+0x94>
 80004a6:	45c8      	cmp	r8, r9
 80004a8:	d2ae      	bcs.n	8000408 <__udivmoddi4+0x1e8>
 80004aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80004b2:	3801      	subs	r0, #1
 80004b4:	e7a8      	b.n	8000408 <__udivmoddi4+0x1e8>
 80004b6:	4631      	mov	r1, r6
 80004b8:	e7ed      	b.n	8000496 <__udivmoddi4+0x276>
 80004ba:	4603      	mov	r3, r0
 80004bc:	e799      	b.n	80003f2 <__udivmoddi4+0x1d2>
 80004be:	4630      	mov	r0, r6
 80004c0:	e7d4      	b.n	800046c <__udivmoddi4+0x24c>
 80004c2:	46d6      	mov	lr, sl
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1a6>
 80004c6:	4463      	add	r3, ip
 80004c8:	3802      	subs	r0, #2
 80004ca:	e74d      	b.n	8000368 <__udivmoddi4+0x148>
 80004cc:	4606      	mov	r6, r0
 80004ce:	4623      	mov	r3, r4
 80004d0:	4608      	mov	r0, r1
 80004d2:	e70f      	b.n	80002f4 <__udivmoddi4+0xd4>
 80004d4:	3e02      	subs	r6, #2
 80004d6:	4463      	add	r3, ip
 80004d8:	e730      	b.n	800033c <__udivmoddi4+0x11c>
 80004da:	bf00      	nop

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004e4:	f000 fb5f 	bl	8000ba6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e8:	f000 f834 	bl	8000554 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ec:	f000 f8b0 	bl	8000650 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80004f0:	f000 f882 	bl	80005f8 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80004f4:	f003 fa80 	bl	80039f8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_1 */
  Task_1Handle = osThreadNew(Start_Task_1, NULL, &Task_1_attributes);
 80004f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000530 <main+0x50>)
 80004fa:	2100      	movs	r1, #0
 80004fc:	480d      	ldr	r0, [pc, #52]	@ (8000534 <main+0x54>)
 80004fe:	f003 fac5 	bl	8003a8c <osThreadNew>
 8000502:	4603      	mov	r3, r0
 8000504:	4a0c      	ldr	r2, [pc, #48]	@ (8000538 <main+0x58>)
 8000506:	6013      	str	r3, [r2, #0]

  /* creation of Task_2 */
  Task_2Handle = osThreadNew(Start_Task_2, NULL, &Task_2_attributes);
 8000508:	4a0c      	ldr	r2, [pc, #48]	@ (800053c <main+0x5c>)
 800050a:	2100      	movs	r1, #0
 800050c:	480c      	ldr	r0, [pc, #48]	@ (8000540 <main+0x60>)
 800050e:	f003 fabd 	bl	8003a8c <osThreadNew>
 8000512:	4603      	mov	r3, r0
 8000514:	4a0b      	ldr	r2, [pc, #44]	@ (8000544 <main+0x64>)
 8000516:	6013      	str	r3, [r2, #0]

  /* creation of Task_3 */
  Task_3Handle = osThreadNew(Start_Task_3, NULL, &Task_3_attributes);
 8000518:	4a0b      	ldr	r2, [pc, #44]	@ (8000548 <main+0x68>)
 800051a:	2100      	movs	r1, #0
 800051c:	480b      	ldr	r0, [pc, #44]	@ (800054c <main+0x6c>)
 800051e:	f003 fab5 	bl	8003a8c <osThreadNew>
 8000522:	4603      	mov	r3, r0
 8000524:	4a0a      	ldr	r2, [pc, #40]	@ (8000550 <main+0x70>)
 8000526:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000528:	f003 fa8a 	bl	8003a40 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800052c:	bf00      	nop
 800052e:	e7fd      	b.n	800052c <main+0x4c>
 8000530:	08007588 	.word	0x08007588
 8000534:	080006e9 	.word	0x080006e9
 8000538:	20000110 	.word	0x20000110
 800053c:	080075ac 	.word	0x080075ac
 8000540:	08000715 	.word	0x08000715
 8000544:	20000114 	.word	0x20000114
 8000548:	080075d0 	.word	0x080075d0
 800054c:	08000745 	.word	0x08000745
 8000550:	20000118 	.word	0x20000118

08000554 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b096      	sub	sp, #88	@ 0x58
 8000558:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055a:	f107 0314 	add.w	r3, r7, #20
 800055e:	2244      	movs	r2, #68	@ 0x44
 8000560:	2100      	movs	r1, #0
 8000562:	4618      	mov	r0, r3
 8000564:	f006 fcc8 	bl	8006ef8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000568:	463b      	mov	r3, r7
 800056a:	2200      	movs	r2, #0
 800056c:	601a      	str	r2, [r3, #0]
 800056e:	605a      	str	r2, [r3, #4]
 8000570:	609a      	str	r2, [r3, #8]
 8000572:	60da      	str	r2, [r3, #12]
 8000574:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000576:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800057a:	f000 fde7 	bl	800114c <HAL_PWREx_ControlVoltageScaling>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	d001      	beq.n	8000588 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000584:	f000 f908 	bl	8000798 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000588:	2302      	movs	r3, #2
 800058a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800058c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000590:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000592:	2340      	movs	r3, #64	@ 0x40
 8000594:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000596:	2302      	movs	r3, #2
 8000598:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800059a:	2302      	movs	r3, #2
 800059c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800059e:	2301      	movs	r3, #1
 80005a0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80005a2:	230a      	movs	r3, #10
 80005a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005a6:	2302      	movs	r3, #2
 80005a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005aa:	2302      	movs	r3, #2
 80005ac:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005ae:	2302      	movs	r3, #2
 80005b0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b2:	f107 0314 	add.w	r3, r7, #20
 80005b6:	4618      	mov	r0, r3
 80005b8:	f000 fe2e 	bl	8001218 <HAL_RCC_OscConfig>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80005c2:	f000 f8e9 	bl	8000798 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c6:	230f      	movs	r3, #15
 80005c8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ca:	2303      	movs	r3, #3
 80005cc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ce:	2300      	movs	r3, #0
 80005d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005d8:	2300      	movs	r3, #0
 80005da:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005dc:	463b      	mov	r3, r7
 80005de:	2104      	movs	r1, #4
 80005e0:	4618      	mov	r0, r3
 80005e2:	f001 fa33 	bl	8001a4c <HAL_RCC_ClockConfig>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80005ec:	f000 f8d4 	bl	8000798 <Error_Handler>
  }
}
 80005f0:	bf00      	nop
 80005f2:	3758      	adds	r7, #88	@ 0x58
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80005fc:	4b12      	ldr	r3, [pc, #72]	@ (8000648 <MX_LPUART1_UART_Init+0x50>)
 80005fe:	4a13      	ldr	r2, [pc, #76]	@ (800064c <MX_LPUART1_UART_Init+0x54>)
 8000600:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000602:	4b11      	ldr	r3, [pc, #68]	@ (8000648 <MX_LPUART1_UART_Init+0x50>)
 8000604:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000608:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800060a:	4b0f      	ldr	r3, [pc, #60]	@ (8000648 <MX_LPUART1_UART_Init+0x50>)
 800060c:	2200      	movs	r2, #0
 800060e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000610:	4b0d      	ldr	r3, [pc, #52]	@ (8000648 <MX_LPUART1_UART_Init+0x50>)
 8000612:	2200      	movs	r2, #0
 8000614:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000616:	4b0c      	ldr	r3, [pc, #48]	@ (8000648 <MX_LPUART1_UART_Init+0x50>)
 8000618:	2200      	movs	r2, #0
 800061a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800061c:	4b0a      	ldr	r3, [pc, #40]	@ (8000648 <MX_LPUART1_UART_Init+0x50>)
 800061e:	220c      	movs	r2, #12
 8000620:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000622:	4b09      	ldr	r3, [pc, #36]	@ (8000648 <MX_LPUART1_UART_Init+0x50>)
 8000624:	2200      	movs	r2, #0
 8000626:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000628:	4b07      	ldr	r3, [pc, #28]	@ (8000648 <MX_LPUART1_UART_Init+0x50>)
 800062a:	2200      	movs	r2, #0
 800062c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800062e:	4b06      	ldr	r3, [pc, #24]	@ (8000648 <MX_LPUART1_UART_Init+0x50>)
 8000630:	2200      	movs	r2, #0
 8000632:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000634:	4804      	ldr	r0, [pc, #16]	@ (8000648 <MX_LPUART1_UART_Init+0x50>)
 8000636:	f002 fbef 	bl	8002e18 <HAL_UART_Init>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000640:	f000 f8aa 	bl	8000798 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000644:	bf00      	nop
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20000088 	.word	0x20000088
 800064c:	40008000 	.word	0x40008000

08000650 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b088      	sub	sp, #32
 8000654:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000656:	f107 030c 	add.w	r3, r7, #12
 800065a:	2200      	movs	r2, #0
 800065c:	601a      	str	r2, [r3, #0]
 800065e:	605a      	str	r2, [r3, #4]
 8000660:	609a      	str	r2, [r3, #8]
 8000662:	60da      	str	r2, [r3, #12]
 8000664:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000666:	4b1e      	ldr	r3, [pc, #120]	@ (80006e0 <MX_GPIO_Init+0x90>)
 8000668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800066a:	4a1d      	ldr	r2, [pc, #116]	@ (80006e0 <MX_GPIO_Init+0x90>)
 800066c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000670:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000672:	4b1b      	ldr	r3, [pc, #108]	@ (80006e0 <MX_GPIO_Init+0x90>)
 8000674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800067a:	60bb      	str	r3, [r7, #8]
 800067c:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 800067e:	f000 fdbb 	bl	80011f8 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000682:	4b17      	ldr	r3, [pc, #92]	@ (80006e0 <MX_GPIO_Init+0x90>)
 8000684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000686:	4a16      	ldr	r2, [pc, #88]	@ (80006e0 <MX_GPIO_Init+0x90>)
 8000688:	f043 0301 	orr.w	r3, r3, #1
 800068c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800068e:	4b14      	ldr	r3, [pc, #80]	@ (80006e0 <MX_GPIO_Init+0x90>)
 8000690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000692:	f003 0301 	and.w	r3, r3, #1
 8000696:	607b      	str	r3, [r7, #4]
 8000698:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800069a:	4b11      	ldr	r3, [pc, #68]	@ (80006e0 <MX_GPIO_Init+0x90>)
 800069c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800069e:	4a10      	ldr	r2, [pc, #64]	@ (80006e0 <MX_GPIO_Init+0x90>)
 80006a0:	f043 0302 	orr.w	r3, r3, #2
 80006a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006a6:	4b0e      	ldr	r3, [pc, #56]	@ (80006e0 <MX_GPIO_Init+0x90>)
 80006a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006aa:	f003 0302 	and.w	r3, r3, #2
 80006ae:	603b      	str	r3, [r7, #0]
 80006b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BSP_LED_GPIO_Port, BSP_LED_Pin, GPIO_PIN_RESET);
 80006b2:	2200      	movs	r2, #0
 80006b4:	2180      	movs	r1, #128	@ 0x80
 80006b6:	480b      	ldr	r0, [pc, #44]	@ (80006e4 <MX_GPIO_Init+0x94>)
 80006b8:	f000 fd22 	bl	8001100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BSP_LED_Pin */
  GPIO_InitStruct.Pin = BSP_LED_Pin;
 80006bc:	2380      	movs	r3, #128	@ 0x80
 80006be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c0:	2301      	movs	r3, #1
 80006c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c4:	2300      	movs	r3, #0
 80006c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c8:	2300      	movs	r3, #0
 80006ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BSP_LED_GPIO_Port, &GPIO_InitStruct);
 80006cc:	f107 030c 	add.w	r3, r7, #12
 80006d0:	4619      	mov	r1, r3
 80006d2:	4804      	ldr	r0, [pc, #16]	@ (80006e4 <MX_GPIO_Init+0x94>)
 80006d4:	f000 fb82 	bl	8000ddc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006d8:	bf00      	nop
 80006da:	3720      	adds	r7, #32
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	40021000 	.word	0x40021000
 80006e4:	48000400 	.word	0x48000400

080006e8 <Start_Task_1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_Task_1 */
void Start_Task_1(void *argument)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
//	osThreadFlagsWait(0x51, osFlagsWaitAll | osFlagsNoClear, osWaitForever);
//	osThreadFlagsWait(0x51, osFlagsWaitAny, osWaitForever);  // when osFlagsWaitAny is used it will wait for any 1 flag to be set
  	osThreadFlagsWait(0x51, osFlagsWaitAll, osWaitForever); // when osFlagWaitAll is used it will wait for all flags to be set
 80006f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80006f4:	2101      	movs	r1, #1
 80006f6:	2051      	movs	r0, #81	@ 0x51
 80006f8:	f003 faa8 	bl	8003c4c <osThreadFlagsWait>
  	printf("Task-1\r\n");
 80006fc:	4804      	ldr	r0, [pc, #16]	@ (8000710 <Start_Task_1+0x28>)
 80006fe:	f006 fb1b 	bl	8006d38 <puts>
    osDelay(1000);
 8000702:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000706:	f003 fb22 	bl	8003d4e <osDelay>
  	osThreadFlagsWait(0x51, osFlagsWaitAll, osWaitForever); // when osFlagWaitAll is used it will wait for all flags to be set
 800070a:	bf00      	nop
 800070c:	e7f0      	b.n	80006f0 <Start_Task_1+0x8>
 800070e:	bf00      	nop
 8000710:	08007558 	.word	0x08007558

08000714 <Start_Task_2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Task_2 */
void Start_Task_2(void *argument)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Task_2 */
  /* Infinite loop */
  for(;;)
  {
	osThreadFlagsSet(Task_1Handle, 0x50);
 800071c:	4b07      	ldr	r3, [pc, #28]	@ (800073c <Start_Task_2+0x28>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	2150      	movs	r1, #80	@ 0x50
 8000722:	4618      	mov	r0, r3
 8000724:	f003 fa44 	bl	8003bb0 <osThreadFlagsSet>
	printf("Task-2\r\n");
 8000728:	4805      	ldr	r0, [pc, #20]	@ (8000740 <Start_Task_2+0x2c>)
 800072a:	f006 fb05 	bl	8006d38 <puts>
	osDelay(3000);
 800072e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000732:	f003 fb0c 	bl	8003d4e <osDelay>
	osThreadFlagsSet(Task_1Handle, 0x50);
 8000736:	bf00      	nop
 8000738:	e7f0      	b.n	800071c <Start_Task_2+0x8>
 800073a:	bf00      	nop
 800073c:	20000110 	.word	0x20000110
 8000740:	08007560 	.word	0x08007560

08000744 <Start_Task_3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Task_3 */
void Start_Task_3(void *argument)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Task_3 */
  /* Infinite loop */
  for(;;)
  {
	osThreadFlagsSet(Task_1Handle, 0x01);
 800074c:	4b07      	ldr	r3, [pc, #28]	@ (800076c <Start_Task_3+0x28>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	2101      	movs	r1, #1
 8000752:	4618      	mov	r0, r3
 8000754:	f003 fa2c 	bl	8003bb0 <osThreadFlagsSet>
	printf("Task-3\r\n");
 8000758:	4805      	ldr	r0, [pc, #20]	@ (8000770 <Start_Task_3+0x2c>)
 800075a:	f006 faed 	bl	8006d38 <puts>
	osDelay(1500);
 800075e:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000762:	f003 faf4 	bl	8003d4e <osDelay>
	osThreadFlagsSet(Task_1Handle, 0x01);
 8000766:	bf00      	nop
 8000768:	e7f0      	b.n	800074c <Start_Task_3+0x8>
 800076a:	bf00      	nop
 800076c:	20000110 	.word	0x20000110
 8000770:	08007568 	.word	0x08007568

08000774 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a04      	ldr	r2, [pc, #16]	@ (8000794 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000782:	4293      	cmp	r3, r2
 8000784:	d101      	bne.n	800078a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000786:	f000 fa27 	bl	8000bd8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800078a:	bf00      	nop
 800078c:	3708      	adds	r7, #8
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	40001000 	.word	0x40001000

08000798 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800079c:	b672      	cpsid	i
}
 800079e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007a0:	bf00      	nop
 80007a2:	e7fd      	b.n	80007a0 <Error_Handler+0x8>

080007a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007aa:	4b11      	ldr	r3, [pc, #68]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007ae:	4a10      	ldr	r2, [pc, #64]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007b0:	f043 0301 	orr.w	r3, r3, #1
 80007b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80007b6:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007ba:	f003 0301 	and.w	r3, r3, #1
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007c2:	4b0b      	ldr	r3, [pc, #44]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007c6:	4a0a      	ldr	r2, [pc, #40]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80007ce:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007d6:	603b      	str	r3, [r7, #0]
 80007d8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007da:	2200      	movs	r2, #0
 80007dc:	210f      	movs	r1, #15
 80007de:	f06f 0001 	mvn.w	r0, #1
 80007e2:	f000 fad1 	bl	8000d88 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	40021000 	.word	0x40021000

080007f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b0ac      	sub	sp, #176	@ 0xb0
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	605a      	str	r2, [r3, #4]
 8000806:	609a      	str	r2, [r3, #8]
 8000808:	60da      	str	r2, [r3, #12]
 800080a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800080c:	f107 0310 	add.w	r3, r7, #16
 8000810:	228c      	movs	r2, #140	@ 0x8c
 8000812:	2100      	movs	r1, #0
 8000814:	4618      	mov	r0, r3
 8000816:	f006 fb6f 	bl	8006ef8 <memset>
  if(huart->Instance==LPUART1)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4a22      	ldr	r2, [pc, #136]	@ (80008a8 <HAL_UART_MspInit+0xb4>)
 8000820:	4293      	cmp	r3, r2
 8000822:	d13d      	bne.n	80008a0 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000824:	2320      	movs	r3, #32
 8000826:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000828:	2300      	movs	r3, #0
 800082a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800082c:	f107 0310 	add.w	r3, r7, #16
 8000830:	4618      	mov	r0, r3
 8000832:	f001 fb61 	bl	8001ef8 <HAL_RCCEx_PeriphCLKConfig>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800083c:	f7ff ffac 	bl	8000798 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000840:	4b1a      	ldr	r3, [pc, #104]	@ (80008ac <HAL_UART_MspInit+0xb8>)
 8000842:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000844:	4a19      	ldr	r2, [pc, #100]	@ (80008ac <HAL_UART_MspInit+0xb8>)
 8000846:	f043 0301 	orr.w	r3, r3, #1
 800084a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800084c:	4b17      	ldr	r3, [pc, #92]	@ (80008ac <HAL_UART_MspInit+0xb8>)
 800084e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000850:	f003 0301 	and.w	r3, r3, #1
 8000854:	60fb      	str	r3, [r7, #12]
 8000856:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000858:	4b14      	ldr	r3, [pc, #80]	@ (80008ac <HAL_UART_MspInit+0xb8>)
 800085a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085c:	4a13      	ldr	r2, [pc, #76]	@ (80008ac <HAL_UART_MspInit+0xb8>)
 800085e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000862:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000864:	4b11      	ldr	r3, [pc, #68]	@ (80008ac <HAL_UART_MspInit+0xb8>)
 8000866:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800086c:	60bb      	str	r3, [r7, #8]
 800086e:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000870:	f000 fcc2 	bl	80011f8 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000874:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000878:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087c:	2302      	movs	r3, #2
 800087e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	2300      	movs	r3, #0
 8000884:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000888:	2303      	movs	r3, #3
 800088a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800088e:	2308      	movs	r3, #8
 8000890:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000894:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000898:	4619      	mov	r1, r3
 800089a:	4805      	ldr	r0, [pc, #20]	@ (80008b0 <HAL_UART_MspInit+0xbc>)
 800089c:	f000 fa9e 	bl	8000ddc <HAL_GPIO_Init>

  /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80008a0:	bf00      	nop
 80008a2:	37b0      	adds	r7, #176	@ 0xb0
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	40008000 	.word	0x40008000
 80008ac:	40021000 	.word	0x40021000
 80008b0:	48001800 	.word	0x48001800

080008b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b08e      	sub	sp, #56	@ 0x38
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80008bc:	2300      	movs	r3, #0
 80008be:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80008c2:	4b34      	ldr	r3, [pc, #208]	@ (8000994 <HAL_InitTick+0xe0>)
 80008c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008c6:	4a33      	ldr	r2, [pc, #204]	@ (8000994 <HAL_InitTick+0xe0>)
 80008c8:	f043 0310 	orr.w	r3, r3, #16
 80008cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80008ce:	4b31      	ldr	r3, [pc, #196]	@ (8000994 <HAL_InitTick+0xe0>)
 80008d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008d2:	f003 0310 	and.w	r3, r3, #16
 80008d6:	60fb      	str	r3, [r7, #12]
 80008d8:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008da:	f107 0210 	add.w	r2, r7, #16
 80008de:	f107 0314 	add.w	r3, r7, #20
 80008e2:	4611      	mov	r1, r2
 80008e4:	4618      	mov	r0, r3
 80008e6:	f001 fa75 	bl	8001dd4 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80008ea:	6a3b      	ldr	r3, [r7, #32]
 80008ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80008ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d103      	bne.n	80008fc <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80008f4:	f001 fa42 	bl	8001d7c <HAL_RCC_GetPCLK1Freq>
 80008f8:	6378      	str	r0, [r7, #52]	@ 0x34
 80008fa:	e004      	b.n	8000906 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80008fc:	f001 fa3e 	bl	8001d7c <HAL_RCC_GetPCLK1Freq>
 8000900:	4603      	mov	r3, r0
 8000902:	005b      	lsls	r3, r3, #1
 8000904:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000908:	4a23      	ldr	r2, [pc, #140]	@ (8000998 <HAL_InitTick+0xe4>)
 800090a:	fba2 2303 	umull	r2, r3, r2, r3
 800090e:	0c9b      	lsrs	r3, r3, #18
 8000910:	3b01      	subs	r3, #1
 8000912:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000914:	4b21      	ldr	r3, [pc, #132]	@ (800099c <HAL_InitTick+0xe8>)
 8000916:	4a22      	ldr	r2, [pc, #136]	@ (80009a0 <HAL_InitTick+0xec>)
 8000918:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800091a:	4b20      	ldr	r3, [pc, #128]	@ (800099c <HAL_InitTick+0xe8>)
 800091c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000920:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000922:	4a1e      	ldr	r2, [pc, #120]	@ (800099c <HAL_InitTick+0xe8>)
 8000924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000926:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000928:	4b1c      	ldr	r3, [pc, #112]	@ (800099c <HAL_InitTick+0xe8>)
 800092a:	2200      	movs	r2, #0
 800092c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800092e:	4b1b      	ldr	r3, [pc, #108]	@ (800099c <HAL_InitTick+0xe8>)
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000934:	4b19      	ldr	r3, [pc, #100]	@ (800099c <HAL_InitTick+0xe8>)
 8000936:	2200      	movs	r2, #0
 8000938:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800093a:	4818      	ldr	r0, [pc, #96]	@ (800099c <HAL_InitTick+0xe8>)
 800093c:	f001 ffa6 	bl	800288c <HAL_TIM_Base_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000946:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800094a:	2b00      	cmp	r3, #0
 800094c:	d11b      	bne.n	8000986 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800094e:	4813      	ldr	r0, [pc, #76]	@ (800099c <HAL_InitTick+0xe8>)
 8000950:	f001 fffe 	bl	8002950 <HAL_TIM_Base_Start_IT>
 8000954:	4603      	mov	r3, r0
 8000956:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800095a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800095e:	2b00      	cmp	r3, #0
 8000960:	d111      	bne.n	8000986 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000962:	2036      	movs	r0, #54	@ 0x36
 8000964:	f000 fa2c 	bl	8000dc0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	2b0f      	cmp	r3, #15
 800096c:	d808      	bhi.n	8000980 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800096e:	2200      	movs	r2, #0
 8000970:	6879      	ldr	r1, [r7, #4]
 8000972:	2036      	movs	r0, #54	@ 0x36
 8000974:	f000 fa08 	bl	8000d88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000978:	4a0a      	ldr	r2, [pc, #40]	@ (80009a4 <HAL_InitTick+0xf0>)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	6013      	str	r3, [r2, #0]
 800097e:	e002      	b.n	8000986 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000980:	2301      	movs	r3, #1
 8000982:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000986:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800098a:	4618      	mov	r0, r3
 800098c:	3738      	adds	r7, #56	@ 0x38
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40021000 	.word	0x40021000
 8000998:	431bde83 	.word	0x431bde83
 800099c:	2000011c 	.word	0x2000011c
 80009a0:	40001000 	.word	0x40001000
 80009a4:	20000004 	.word	0x20000004

080009a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009ac:	bf00      	nop
 80009ae:	e7fd      	b.n	80009ac <NMI_Handler+0x4>

080009b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009b4:	bf00      	nop
 80009b6:	e7fd      	b.n	80009b4 <HardFault_Handler+0x4>

080009b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009bc:	bf00      	nop
 80009be:	e7fd      	b.n	80009bc <MemManage_Handler+0x4>

080009c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009c4:	bf00      	nop
 80009c6:	e7fd      	b.n	80009c4 <BusFault_Handler+0x4>

080009c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009cc:	bf00      	nop
 80009ce:	e7fd      	b.n	80009cc <UsageFault_Handler+0x4>

080009d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
	...

080009e0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80009e4:	4802      	ldr	r0, [pc, #8]	@ (80009f0 <TIM6_DAC_IRQHandler+0x10>)
 80009e6:	f002 f823 	bl	8002a30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80009ea:	bf00      	nop
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	2000011c 	.word	0x2000011c

080009f4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b086      	sub	sp, #24
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	60f8      	str	r0, [r7, #12]
 80009fc:	60b9      	str	r1, [r7, #8]
 80009fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a00:	2300      	movs	r3, #0
 8000a02:	617b      	str	r3, [r7, #20]
 8000a04:	e00a      	b.n	8000a1c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a06:	f3af 8000 	nop.w
 8000a0a:	4601      	mov	r1, r0
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	1c5a      	adds	r2, r3, #1
 8000a10:	60ba      	str	r2, [r7, #8]
 8000a12:	b2ca      	uxtb	r2, r1
 8000a14:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	617b      	str	r3, [r7, #20]
 8000a1c:	697a      	ldr	r2, [r7, #20]
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	429a      	cmp	r2, r3
 8000a22:	dbf0      	blt.n	8000a06 <_read+0x12>
  }

  return len;
 8000a24:	687b      	ldr	r3, [r7, #4]
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	3718      	adds	r7, #24
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
	...

08000a30 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	60f8      	str	r0, [r7, #12]
 8000a38:	60b9      	str	r1, [r7, #8]
 8000a3a:	607a      	str	r2, [r7, #4]
//
//  for (DataIdx = 0; DataIdx < len; DataIdx++)
//  {
//    __io_putchar(*ptr++);
//  }
	HAL_UART_Transmit(&hlpuart1, (unsigned char const *) ptr, len, HAL_MAX_DELAY);
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	b29a      	uxth	r2, r3
 8000a40:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a44:	68b9      	ldr	r1, [r7, #8]
 8000a46:	4804      	ldr	r0, [pc, #16]	@ (8000a58 <_write+0x28>)
 8000a48:	f002 fa34 	bl	8002eb4 <HAL_UART_Transmit>
  return len;
 8000a4c:	687b      	ldr	r3, [r7, #4]
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3710      	adds	r7, #16
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	20000088 	.word	0x20000088

08000a5c <_close>:

int _close(int file)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a64:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	370c      	adds	r7, #12
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr

08000a74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a84:	605a      	str	r2, [r3, #4]
  return 0;
 8000a86:	2300      	movs	r3, #0
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr

08000a94 <_isatty>:

int _isatty(int file)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a9c:	2301      	movs	r3, #1
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	370c      	adds	r7, #12
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr

08000aaa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	b085      	sub	sp, #20
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	60f8      	str	r0, [r7, #12]
 8000ab2:	60b9      	str	r1, [r7, #8]
 8000ab4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ab6:	2300      	movs	r3, #0
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	3714      	adds	r7, #20
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr

08000ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000acc:	4a14      	ldr	r2, [pc, #80]	@ (8000b20 <_sbrk+0x5c>)
 8000ace:	4b15      	ldr	r3, [pc, #84]	@ (8000b24 <_sbrk+0x60>)
 8000ad0:	1ad3      	subs	r3, r2, r3
 8000ad2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ad8:	4b13      	ldr	r3, [pc, #76]	@ (8000b28 <_sbrk+0x64>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d102      	bne.n	8000ae6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ae0:	4b11      	ldr	r3, [pc, #68]	@ (8000b28 <_sbrk+0x64>)
 8000ae2:	4a12      	ldr	r2, [pc, #72]	@ (8000b2c <_sbrk+0x68>)
 8000ae4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ae6:	4b10      	ldr	r3, [pc, #64]	@ (8000b28 <_sbrk+0x64>)
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4413      	add	r3, r2
 8000aee:	693a      	ldr	r2, [r7, #16]
 8000af0:	429a      	cmp	r2, r3
 8000af2:	d207      	bcs.n	8000b04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000af4:	f006 faa4 	bl	8007040 <__errno>
 8000af8:	4603      	mov	r3, r0
 8000afa:	220c      	movs	r2, #12
 8000afc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000afe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b02:	e009      	b.n	8000b18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b04:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <_sbrk+0x64>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b0a:	4b07      	ldr	r3, [pc, #28]	@ (8000b28 <_sbrk+0x64>)
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4413      	add	r3, r2
 8000b12:	4a05      	ldr	r2, [pc, #20]	@ (8000b28 <_sbrk+0x64>)
 8000b14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b16:	68fb      	ldr	r3, [r7, #12]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3718      	adds	r7, #24
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	20050000 	.word	0x20050000
 8000b24:	00000400 	.word	0x00000400
 8000b28:	20000168 	.word	0x20000168
 8000b2c:	20001c60 	.word	0x20001c60

08000b30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b34:	4b06      	ldr	r3, [pc, #24]	@ (8000b50 <SystemInit+0x20>)
 8000b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b3a:	4a05      	ldr	r2, [pc, #20]	@ (8000b50 <SystemInit+0x20>)
 8000b3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000b44:	bf00      	nop
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	e000ed00 	.word	0xe000ed00

08000b54 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b8c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b58:	f7ff ffea 	bl	8000b30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b5c:	480c      	ldr	r0, [pc, #48]	@ (8000b90 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b5e:	490d      	ldr	r1, [pc, #52]	@ (8000b94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b60:	4a0d      	ldr	r2, [pc, #52]	@ (8000b98 <LoopForever+0xe>)
  movs r3, #0
 8000b62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b64:	e002      	b.n	8000b6c <LoopCopyDataInit>

08000b66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b6a:	3304      	adds	r3, #4

08000b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b70:	d3f9      	bcc.n	8000b66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b72:	4a0a      	ldr	r2, [pc, #40]	@ (8000b9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b74:	4c0a      	ldr	r4, [pc, #40]	@ (8000ba0 <LoopForever+0x16>)
  movs r3, #0
 8000b76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b78:	e001      	b.n	8000b7e <LoopFillZerobss>

08000b7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b7c:	3204      	adds	r2, #4

08000b7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b80:	d3fb      	bcc.n	8000b7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b82:	f006 fa63 	bl	800704c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b86:	f7ff fcab 	bl	80004e0 <main>

08000b8a <LoopForever>:

LoopForever:
    b LoopForever
 8000b8a:	e7fe      	b.n	8000b8a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b8c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000b90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b94:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000b98:	0800764c 	.word	0x0800764c
  ldr r2, =_sbss
 8000b9c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000ba0:	20001c5c 	.word	0x20001c5c

08000ba4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ba4:	e7fe      	b.n	8000ba4 <ADC1_2_IRQHandler>

08000ba6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	b082      	sub	sp, #8
 8000baa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bac:	2300      	movs	r3, #0
 8000bae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bb0:	2003      	movs	r0, #3
 8000bb2:	f000 f8de 	bl	8000d72 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bb6:	200f      	movs	r0, #15
 8000bb8:	f7ff fe7c 	bl	80008b4 <HAL_InitTick>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d002      	beq.n	8000bc8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	71fb      	strb	r3, [r7, #7]
 8000bc6:	e001      	b.n	8000bcc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bc8:	f7ff fdec 	bl	80007a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
	...

08000bd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bdc:	4b06      	ldr	r3, [pc, #24]	@ (8000bf8 <HAL_IncTick+0x20>)
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	461a      	mov	r2, r3
 8000be2:	4b06      	ldr	r3, [pc, #24]	@ (8000bfc <HAL_IncTick+0x24>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4413      	add	r3, r2
 8000be8:	4a04      	ldr	r2, [pc, #16]	@ (8000bfc <HAL_IncTick+0x24>)
 8000bea:	6013      	str	r3, [r2, #0]
}
 8000bec:	bf00      	nop
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	20000008 	.word	0x20000008
 8000bfc:	2000016c 	.word	0x2000016c

08000c00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  return uwTick;
 8000c04:	4b03      	ldr	r3, [pc, #12]	@ (8000c14 <HAL_GetTick+0x14>)
 8000c06:	681b      	ldr	r3, [r3, #0]
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	2000016c 	.word	0x2000016c

08000c18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b085      	sub	sp, #20
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	f003 0307 	and.w	r3, r3, #7
 8000c26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c28:	4b0c      	ldr	r3, [pc, #48]	@ (8000c5c <__NVIC_SetPriorityGrouping+0x44>)
 8000c2a:	68db      	ldr	r3, [r3, #12]
 8000c2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c2e:	68ba      	ldr	r2, [r7, #8]
 8000c30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c34:	4013      	ands	r3, r2
 8000c36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c4a:	4a04      	ldr	r2, [pc, #16]	@ (8000c5c <__NVIC_SetPriorityGrouping+0x44>)
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	60d3      	str	r3, [r2, #12]
}
 8000c50:	bf00      	nop
 8000c52:	3714      	adds	r7, #20
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr
 8000c5c:	e000ed00 	.word	0xe000ed00

08000c60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c64:	4b04      	ldr	r3, [pc, #16]	@ (8000c78 <__NVIC_GetPriorityGrouping+0x18>)
 8000c66:	68db      	ldr	r3, [r3, #12]
 8000c68:	0a1b      	lsrs	r3, r3, #8
 8000c6a:	f003 0307 	and.w	r3, r3, #7
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	e000ed00 	.word	0xe000ed00

08000c7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	4603      	mov	r3, r0
 8000c84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	db0b      	blt.n	8000ca6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	f003 021f 	and.w	r2, r3, #31
 8000c94:	4907      	ldr	r1, [pc, #28]	@ (8000cb4 <__NVIC_EnableIRQ+0x38>)
 8000c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9a:	095b      	lsrs	r3, r3, #5
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ca6:	bf00      	nop
 8000ca8:	370c      	adds	r7, #12
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	e000e100 	.word	0xe000e100

08000cb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	6039      	str	r1, [r7, #0]
 8000cc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	db0a      	blt.n	8000ce2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	b2da      	uxtb	r2, r3
 8000cd0:	490c      	ldr	r1, [pc, #48]	@ (8000d04 <__NVIC_SetPriority+0x4c>)
 8000cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd6:	0112      	lsls	r2, r2, #4
 8000cd8:	b2d2      	uxtb	r2, r2
 8000cda:	440b      	add	r3, r1
 8000cdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ce0:	e00a      	b.n	8000cf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	b2da      	uxtb	r2, r3
 8000ce6:	4908      	ldr	r1, [pc, #32]	@ (8000d08 <__NVIC_SetPriority+0x50>)
 8000ce8:	79fb      	ldrb	r3, [r7, #7]
 8000cea:	f003 030f 	and.w	r3, r3, #15
 8000cee:	3b04      	subs	r3, #4
 8000cf0:	0112      	lsls	r2, r2, #4
 8000cf2:	b2d2      	uxtb	r2, r2
 8000cf4:	440b      	add	r3, r1
 8000cf6:	761a      	strb	r2, [r3, #24]
}
 8000cf8:	bf00      	nop
 8000cfa:	370c      	adds	r7, #12
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr
 8000d04:	e000e100 	.word	0xe000e100
 8000d08:	e000ed00 	.word	0xe000ed00

08000d0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b089      	sub	sp, #36	@ 0x24
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	f003 0307 	and.w	r3, r3, #7
 8000d1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d20:	69fb      	ldr	r3, [r7, #28]
 8000d22:	f1c3 0307 	rsb	r3, r3, #7
 8000d26:	2b04      	cmp	r3, #4
 8000d28:	bf28      	it	cs
 8000d2a:	2304      	movcs	r3, #4
 8000d2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d2e:	69fb      	ldr	r3, [r7, #28]
 8000d30:	3304      	adds	r3, #4
 8000d32:	2b06      	cmp	r3, #6
 8000d34:	d902      	bls.n	8000d3c <NVIC_EncodePriority+0x30>
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	3b03      	subs	r3, #3
 8000d3a:	e000      	b.n	8000d3e <NVIC_EncodePriority+0x32>
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d44:	69bb      	ldr	r3, [r7, #24]
 8000d46:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4a:	43da      	mvns	r2, r3
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	401a      	ands	r2, r3
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d54:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d5e:	43d9      	mvns	r1, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d64:	4313      	orrs	r3, r2
         );
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3724      	adds	r7, #36	@ 0x24
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr

08000d72 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b082      	sub	sp, #8
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d7a:	6878      	ldr	r0, [r7, #4]
 8000d7c:	f7ff ff4c 	bl	8000c18 <__NVIC_SetPriorityGrouping>
}
 8000d80:	bf00      	nop
 8000d82:	3708      	adds	r7, #8
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}

08000d88 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b086      	sub	sp, #24
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	60b9      	str	r1, [r7, #8]
 8000d92:	607a      	str	r2, [r7, #4]
 8000d94:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d96:	2300      	movs	r3, #0
 8000d98:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d9a:	f7ff ff61 	bl	8000c60 <__NVIC_GetPriorityGrouping>
 8000d9e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000da0:	687a      	ldr	r2, [r7, #4]
 8000da2:	68b9      	ldr	r1, [r7, #8]
 8000da4:	6978      	ldr	r0, [r7, #20]
 8000da6:	f7ff ffb1 	bl	8000d0c <NVIC_EncodePriority>
 8000daa:	4602      	mov	r2, r0
 8000dac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000db0:	4611      	mov	r1, r2
 8000db2:	4618      	mov	r0, r3
 8000db4:	f7ff ff80 	bl	8000cb8 <__NVIC_SetPriority>
}
 8000db8:	bf00      	nop
 8000dba:	3718      	adds	r7, #24
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f7ff ff54 	bl	8000c7c <__NVIC_EnableIRQ>
}
 8000dd4:	bf00      	nop
 8000dd6:	3708      	adds	r7, #8
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b087      	sub	sp, #28
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000de6:	2300      	movs	r3, #0
 8000de8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dea:	e166      	b.n	80010ba <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	2101      	movs	r1, #1
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	fa01 f303 	lsl.w	r3, r1, r3
 8000df8:	4013      	ands	r3, r2
 8000dfa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	f000 8158 	beq.w	80010b4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	f003 0303 	and.w	r3, r3, #3
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d005      	beq.n	8000e1c <HAL_GPIO_Init+0x40>
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	f003 0303 	and.w	r3, r3, #3
 8000e18:	2b02      	cmp	r3, #2
 8000e1a:	d130      	bne.n	8000e7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	689b      	ldr	r3, [r3, #8]
 8000e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	005b      	lsls	r3, r3, #1
 8000e26:	2203      	movs	r2, #3
 8000e28:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2c:	43db      	mvns	r3, r3
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	4013      	ands	r3, r2
 8000e32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	68da      	ldr	r2, [r3, #12]
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	005b      	lsls	r3, r3, #1
 8000e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	4313      	orrs	r3, r2
 8000e44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	693a      	ldr	r2, [r7, #16]
 8000e4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e52:	2201      	movs	r2, #1
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5a:	43db      	mvns	r3, r3
 8000e5c:	693a      	ldr	r2, [r7, #16]
 8000e5e:	4013      	ands	r3, r2
 8000e60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	091b      	lsrs	r3, r3, #4
 8000e68:	f003 0201 	and.w	r2, r3, #1
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	4313      	orrs	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	693a      	ldr	r2, [r7, #16]
 8000e7c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f003 0303 	and.w	r3, r3, #3
 8000e86:	2b03      	cmp	r3, #3
 8000e88:	d017      	beq.n	8000eba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	005b      	lsls	r3, r3, #1
 8000e94:	2203      	movs	r2, #3
 8000e96:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9a:	43db      	mvns	r3, r3
 8000e9c:	693a      	ldr	r2, [r7, #16]
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	689a      	ldr	r2, [r3, #8]
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	f003 0303 	and.w	r3, r3, #3
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d123      	bne.n	8000f0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	08da      	lsrs	r2, r3, #3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	3208      	adds	r2, #8
 8000ece:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	f003 0307 	and.w	r3, r3, #7
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	220f      	movs	r2, #15
 8000ede:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee2:	43db      	mvns	r3, r3
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	691a      	ldr	r2, [r3, #16]
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	f003 0307 	and.w	r3, r3, #7
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	08da      	lsrs	r2, r3, #3
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	3208      	adds	r2, #8
 8000f08:	6939      	ldr	r1, [r7, #16]
 8000f0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	005b      	lsls	r3, r3, #1
 8000f18:	2203      	movs	r2, #3
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	43db      	mvns	r3, r3
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	4013      	ands	r3, r2
 8000f24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	f003 0203 	and.w	r2, r3, #3
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	005b      	lsls	r3, r3, #1
 8000f32:	fa02 f303 	lsl.w	r3, r2, r3
 8000f36:	693a      	ldr	r2, [r7, #16]
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	f000 80b2 	beq.w	80010b4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f50:	4b61      	ldr	r3, [pc, #388]	@ (80010d8 <HAL_GPIO_Init+0x2fc>)
 8000f52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f54:	4a60      	ldr	r2, [pc, #384]	@ (80010d8 <HAL_GPIO_Init+0x2fc>)
 8000f56:	f043 0301 	orr.w	r3, r3, #1
 8000f5a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f5c:	4b5e      	ldr	r3, [pc, #376]	@ (80010d8 <HAL_GPIO_Init+0x2fc>)
 8000f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f60:	f003 0301 	and.w	r3, r3, #1
 8000f64:	60bb      	str	r3, [r7, #8]
 8000f66:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f68:	4a5c      	ldr	r2, [pc, #368]	@ (80010dc <HAL_GPIO_Init+0x300>)
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	089b      	lsrs	r3, r3, #2
 8000f6e:	3302      	adds	r3, #2
 8000f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	f003 0303 	and.w	r3, r3, #3
 8000f7c:	009b      	lsls	r3, r3, #2
 8000f7e:	220f      	movs	r2, #15
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	43db      	mvns	r3, r3
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	4013      	ands	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f92:	d02b      	beq.n	8000fec <HAL_GPIO_Init+0x210>
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	4a52      	ldr	r2, [pc, #328]	@ (80010e0 <HAL_GPIO_Init+0x304>)
 8000f98:	4293      	cmp	r3, r2
 8000f9a:	d025      	beq.n	8000fe8 <HAL_GPIO_Init+0x20c>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	4a51      	ldr	r2, [pc, #324]	@ (80010e4 <HAL_GPIO_Init+0x308>)
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	d01f      	beq.n	8000fe4 <HAL_GPIO_Init+0x208>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	4a50      	ldr	r2, [pc, #320]	@ (80010e8 <HAL_GPIO_Init+0x30c>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d019      	beq.n	8000fe0 <HAL_GPIO_Init+0x204>
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	4a4f      	ldr	r2, [pc, #316]	@ (80010ec <HAL_GPIO_Init+0x310>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d013      	beq.n	8000fdc <HAL_GPIO_Init+0x200>
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4a4e      	ldr	r2, [pc, #312]	@ (80010f0 <HAL_GPIO_Init+0x314>)
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d00d      	beq.n	8000fd8 <HAL_GPIO_Init+0x1fc>
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	4a4d      	ldr	r2, [pc, #308]	@ (80010f4 <HAL_GPIO_Init+0x318>)
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d007      	beq.n	8000fd4 <HAL_GPIO_Init+0x1f8>
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	4a4c      	ldr	r2, [pc, #304]	@ (80010f8 <HAL_GPIO_Init+0x31c>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d101      	bne.n	8000fd0 <HAL_GPIO_Init+0x1f4>
 8000fcc:	2307      	movs	r3, #7
 8000fce:	e00e      	b.n	8000fee <HAL_GPIO_Init+0x212>
 8000fd0:	2308      	movs	r3, #8
 8000fd2:	e00c      	b.n	8000fee <HAL_GPIO_Init+0x212>
 8000fd4:	2306      	movs	r3, #6
 8000fd6:	e00a      	b.n	8000fee <HAL_GPIO_Init+0x212>
 8000fd8:	2305      	movs	r3, #5
 8000fda:	e008      	b.n	8000fee <HAL_GPIO_Init+0x212>
 8000fdc:	2304      	movs	r3, #4
 8000fde:	e006      	b.n	8000fee <HAL_GPIO_Init+0x212>
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	e004      	b.n	8000fee <HAL_GPIO_Init+0x212>
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	e002      	b.n	8000fee <HAL_GPIO_Init+0x212>
 8000fe8:	2301      	movs	r3, #1
 8000fea:	e000      	b.n	8000fee <HAL_GPIO_Init+0x212>
 8000fec:	2300      	movs	r3, #0
 8000fee:	697a      	ldr	r2, [r7, #20]
 8000ff0:	f002 0203 	and.w	r2, r2, #3
 8000ff4:	0092      	lsls	r2, r2, #2
 8000ff6:	4093      	lsls	r3, r2
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ffe:	4937      	ldr	r1, [pc, #220]	@ (80010dc <HAL_GPIO_Init+0x300>)
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	089b      	lsrs	r3, r3, #2
 8001004:	3302      	adds	r3, #2
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800100c:	4b3b      	ldr	r3, [pc, #236]	@ (80010fc <HAL_GPIO_Init+0x320>)
 800100e:	689b      	ldr	r3, [r3, #8]
 8001010:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	43db      	mvns	r3, r3
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	4013      	ands	r3, r2
 800101a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001024:	2b00      	cmp	r3, #0
 8001026:	d003      	beq.n	8001030 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	4313      	orrs	r3, r2
 800102e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001030:	4a32      	ldr	r2, [pc, #200]	@ (80010fc <HAL_GPIO_Init+0x320>)
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001036:	4b31      	ldr	r3, [pc, #196]	@ (80010fc <HAL_GPIO_Init+0x320>)
 8001038:	68db      	ldr	r3, [r3, #12]
 800103a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	43db      	mvns	r3, r3
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	4013      	ands	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800104e:	2b00      	cmp	r3, #0
 8001050:	d003      	beq.n	800105a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	4313      	orrs	r3, r2
 8001058:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800105a:	4a28      	ldr	r2, [pc, #160]	@ (80010fc <HAL_GPIO_Init+0x320>)
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001060:	4b26      	ldr	r3, [pc, #152]	@ (80010fc <HAL_GPIO_Init+0x320>)
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	43db      	mvns	r3, r3
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	4013      	ands	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001078:	2b00      	cmp	r3, #0
 800107a:	d003      	beq.n	8001084 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	4313      	orrs	r3, r2
 8001082:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001084:	4a1d      	ldr	r2, [pc, #116]	@ (80010fc <HAL_GPIO_Init+0x320>)
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800108a:	4b1c      	ldr	r3, [pc, #112]	@ (80010fc <HAL_GPIO_Init+0x320>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	43db      	mvns	r3, r3
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	4013      	ands	r3, r2
 8001098:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d003      	beq.n	80010ae <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	4313      	orrs	r3, r2
 80010ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80010ae:	4a13      	ldr	r2, [pc, #76]	@ (80010fc <HAL_GPIO_Init+0x320>)
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	3301      	adds	r3, #1
 80010b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	fa22 f303 	lsr.w	r3, r2, r3
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	f47f ae91 	bne.w	8000dec <HAL_GPIO_Init+0x10>
  }
}
 80010ca:	bf00      	nop
 80010cc:	bf00      	nop
 80010ce:	371c      	adds	r7, #28
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	40021000 	.word	0x40021000
 80010dc:	40010000 	.word	0x40010000
 80010e0:	48000400 	.word	0x48000400
 80010e4:	48000800 	.word	0x48000800
 80010e8:	48000c00 	.word	0x48000c00
 80010ec:	48001000 	.word	0x48001000
 80010f0:	48001400 	.word	0x48001400
 80010f4:	48001800 	.word	0x48001800
 80010f8:	48001c00 	.word	0x48001c00
 80010fc:	40010400 	.word	0x40010400

08001100 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	460b      	mov	r3, r1
 800110a:	807b      	strh	r3, [r7, #2]
 800110c:	4613      	mov	r3, r2
 800110e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001110:	787b      	ldrb	r3, [r7, #1]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d003      	beq.n	800111e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001116:	887a      	ldrh	r2, [r7, #2]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800111c:	e002      	b.n	8001124 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800111e:	887a      	ldrh	r2, [r7, #2]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001124:	bf00      	nop
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr

08001130 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001134:	4b04      	ldr	r3, [pc, #16]	@ (8001148 <HAL_PWREx_GetVoltageRange+0x18>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800113c:	4618      	mov	r0, r3
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	40007000 	.word	0x40007000

0800114c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800114c:	b480      	push	{r7}
 800114e:	b085      	sub	sp, #20
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800115a:	d130      	bne.n	80011be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800115c:	4b23      	ldr	r3, [pc, #140]	@ (80011ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001164:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001168:	d038      	beq.n	80011dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800116a:	4b20      	ldr	r3, [pc, #128]	@ (80011ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001172:	4a1e      	ldr	r2, [pc, #120]	@ (80011ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001174:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001178:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800117a:	4b1d      	ldr	r3, [pc, #116]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2232      	movs	r2, #50	@ 0x32
 8001180:	fb02 f303 	mul.w	r3, r2, r3
 8001184:	4a1b      	ldr	r2, [pc, #108]	@ (80011f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001186:	fba2 2303 	umull	r2, r3, r2, r3
 800118a:	0c9b      	lsrs	r3, r3, #18
 800118c:	3301      	adds	r3, #1
 800118e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001190:	e002      	b.n	8001198 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	3b01      	subs	r3, #1
 8001196:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001198:	4b14      	ldr	r3, [pc, #80]	@ (80011ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800119a:	695b      	ldr	r3, [r3, #20]
 800119c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011a4:	d102      	bne.n	80011ac <HAL_PWREx_ControlVoltageScaling+0x60>
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d1f2      	bne.n	8001192 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011ac:	4b0f      	ldr	r3, [pc, #60]	@ (80011ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011ae:	695b      	ldr	r3, [r3, #20]
 80011b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011b8:	d110      	bne.n	80011dc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e00f      	b.n	80011de <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80011be:	4b0b      	ldr	r3, [pc, #44]	@ (80011ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80011c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011ca:	d007      	beq.n	80011dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80011cc:	4b07      	ldr	r3, [pc, #28]	@ (80011ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80011d4:	4a05      	ldr	r2, [pc, #20]	@ (80011ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011da:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80011dc:	2300      	movs	r3, #0
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3714      	adds	r7, #20
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	40007000 	.word	0x40007000
 80011f0:	20000000 	.word	0x20000000
 80011f4:	431bde83 	.word	0x431bde83

080011f8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80011fc:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <HAL_PWREx_EnableVddIO2+0x1c>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001202:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001206:	6053      	str	r3, [r2, #4]
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	40007000 	.word	0x40007000

08001218 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b088      	sub	sp, #32
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d102      	bne.n	800122c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	f000 bc08 	b.w	8001a3c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800122c:	4b96      	ldr	r3, [pc, #600]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	f003 030c 	and.w	r3, r3, #12
 8001234:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001236:	4b94      	ldr	r3, [pc, #592]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 8001238:	68db      	ldr	r3, [r3, #12]
 800123a:	f003 0303 	and.w	r3, r3, #3
 800123e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f003 0310 	and.w	r3, r3, #16
 8001248:	2b00      	cmp	r3, #0
 800124a:	f000 80e4 	beq.w	8001416 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d007      	beq.n	8001264 <HAL_RCC_OscConfig+0x4c>
 8001254:	69bb      	ldr	r3, [r7, #24]
 8001256:	2b0c      	cmp	r3, #12
 8001258:	f040 808b 	bne.w	8001372 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	2b01      	cmp	r3, #1
 8001260:	f040 8087 	bne.w	8001372 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001264:	4b88      	ldr	r3, [pc, #544]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f003 0302 	and.w	r3, r3, #2
 800126c:	2b00      	cmp	r3, #0
 800126e:	d005      	beq.n	800127c <HAL_RCC_OscConfig+0x64>
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d101      	bne.n	800127c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001278:	2301      	movs	r3, #1
 800127a:	e3df      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6a1a      	ldr	r2, [r3, #32]
 8001280:	4b81      	ldr	r3, [pc, #516]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f003 0308 	and.w	r3, r3, #8
 8001288:	2b00      	cmp	r3, #0
 800128a:	d004      	beq.n	8001296 <HAL_RCC_OscConfig+0x7e>
 800128c:	4b7e      	ldr	r3, [pc, #504]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001294:	e005      	b.n	80012a2 <HAL_RCC_OscConfig+0x8a>
 8001296:	4b7c      	ldr	r3, [pc, #496]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 8001298:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800129c:	091b      	lsrs	r3, r3, #4
 800129e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d223      	bcs.n	80012ee <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6a1b      	ldr	r3, [r3, #32]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f000 fdc4 	bl	8001e38 <RCC_SetFlashLatencyFromMSIRange>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e3c0      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012ba:	4b73      	ldr	r3, [pc, #460]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a72      	ldr	r2, [pc, #456]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80012c0:	f043 0308 	orr.w	r3, r3, #8
 80012c4:	6013      	str	r3, [r2, #0]
 80012c6:	4b70      	ldr	r3, [pc, #448]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6a1b      	ldr	r3, [r3, #32]
 80012d2:	496d      	ldr	r1, [pc, #436]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80012d4:	4313      	orrs	r3, r2
 80012d6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012d8:	4b6b      	ldr	r3, [pc, #428]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	69db      	ldr	r3, [r3, #28]
 80012e4:	021b      	lsls	r3, r3, #8
 80012e6:	4968      	ldr	r1, [pc, #416]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80012e8:	4313      	orrs	r3, r2
 80012ea:	604b      	str	r3, [r1, #4]
 80012ec:	e025      	b.n	800133a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012ee:	4b66      	ldr	r3, [pc, #408]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a65      	ldr	r2, [pc, #404]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80012f4:	f043 0308 	orr.w	r3, r3, #8
 80012f8:	6013      	str	r3, [r2, #0]
 80012fa:	4b63      	ldr	r3, [pc, #396]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6a1b      	ldr	r3, [r3, #32]
 8001306:	4960      	ldr	r1, [pc, #384]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 8001308:	4313      	orrs	r3, r2
 800130a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800130c:	4b5e      	ldr	r3, [pc, #376]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	69db      	ldr	r3, [r3, #28]
 8001318:	021b      	lsls	r3, r3, #8
 800131a:	495b      	ldr	r1, [pc, #364]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 800131c:	4313      	orrs	r3, r2
 800131e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d109      	bne.n	800133a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a1b      	ldr	r3, [r3, #32]
 800132a:	4618      	mov	r0, r3
 800132c:	f000 fd84 	bl	8001e38 <RCC_SetFlashLatencyFromMSIRange>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e380      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800133a:	f000 fc87 	bl	8001c4c <HAL_RCC_GetSysClockFreq>
 800133e:	4602      	mov	r2, r0
 8001340:	4b51      	ldr	r3, [pc, #324]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	091b      	lsrs	r3, r3, #4
 8001346:	f003 030f 	and.w	r3, r3, #15
 800134a:	4950      	ldr	r1, [pc, #320]	@ (800148c <HAL_RCC_OscConfig+0x274>)
 800134c:	5ccb      	ldrb	r3, [r1, r3]
 800134e:	f003 031f 	and.w	r3, r3, #31
 8001352:	fa22 f303 	lsr.w	r3, r2, r3
 8001356:	4a4e      	ldr	r2, [pc, #312]	@ (8001490 <HAL_RCC_OscConfig+0x278>)
 8001358:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800135a:	4b4e      	ldr	r3, [pc, #312]	@ (8001494 <HAL_RCC_OscConfig+0x27c>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff faa8 	bl	80008b4 <HAL_InitTick>
 8001364:	4603      	mov	r3, r0
 8001366:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001368:	7bfb      	ldrb	r3, [r7, #15]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d052      	beq.n	8001414 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800136e:	7bfb      	ldrb	r3, [r7, #15]
 8001370:	e364      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	699b      	ldr	r3, [r3, #24]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d032      	beq.n	80013e0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800137a:	4b43      	ldr	r3, [pc, #268]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a42      	ldr	r2, [pc, #264]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001386:	f7ff fc3b 	bl	8000c00 <HAL_GetTick>
 800138a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800138c:	e008      	b.n	80013a0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800138e:	f7ff fc37 	bl	8000c00 <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	2b02      	cmp	r3, #2
 800139a:	d901      	bls.n	80013a0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800139c:	2303      	movs	r3, #3
 800139e:	e34d      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80013a0:	4b39      	ldr	r3, [pc, #228]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 0302 	and.w	r3, r3, #2
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d0f0      	beq.n	800138e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013ac:	4b36      	ldr	r3, [pc, #216]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a35      	ldr	r2, [pc, #212]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80013b2:	f043 0308 	orr.w	r3, r3, #8
 80013b6:	6013      	str	r3, [r2, #0]
 80013b8:	4b33      	ldr	r3, [pc, #204]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6a1b      	ldr	r3, [r3, #32]
 80013c4:	4930      	ldr	r1, [pc, #192]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80013c6:	4313      	orrs	r3, r2
 80013c8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013ca:	4b2f      	ldr	r3, [pc, #188]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	69db      	ldr	r3, [r3, #28]
 80013d6:	021b      	lsls	r3, r3, #8
 80013d8:	492b      	ldr	r1, [pc, #172]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80013da:	4313      	orrs	r3, r2
 80013dc:	604b      	str	r3, [r1, #4]
 80013de:	e01a      	b.n	8001416 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80013e0:	4b29      	ldr	r3, [pc, #164]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a28      	ldr	r2, [pc, #160]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 80013e6:	f023 0301 	bic.w	r3, r3, #1
 80013ea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80013ec:	f7ff fc08 	bl	8000c00 <HAL_GetTick>
 80013f0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013f2:	e008      	b.n	8001406 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013f4:	f7ff fc04 	bl	8000c00 <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e31a      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001406:	4b20      	ldr	r3, [pc, #128]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 0302 	and.w	r3, r3, #2
 800140e:	2b00      	cmp	r3, #0
 8001410:	d1f0      	bne.n	80013f4 <HAL_RCC_OscConfig+0x1dc>
 8001412:	e000      	b.n	8001416 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001414:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	2b00      	cmp	r3, #0
 8001420:	d073      	beq.n	800150a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	2b08      	cmp	r3, #8
 8001426:	d005      	beq.n	8001434 <HAL_RCC_OscConfig+0x21c>
 8001428:	69bb      	ldr	r3, [r7, #24]
 800142a:	2b0c      	cmp	r3, #12
 800142c:	d10e      	bne.n	800144c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	2b03      	cmp	r3, #3
 8001432:	d10b      	bne.n	800144c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001434:	4b14      	ldr	r3, [pc, #80]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d063      	beq.n	8001508 <HAL_RCC_OscConfig+0x2f0>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d15f      	bne.n	8001508 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001448:	2301      	movs	r3, #1
 800144a:	e2f7      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001454:	d106      	bne.n	8001464 <HAL_RCC_OscConfig+0x24c>
 8001456:	4b0c      	ldr	r3, [pc, #48]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a0b      	ldr	r2, [pc, #44]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 800145c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001460:	6013      	str	r3, [r2, #0]
 8001462:	e025      	b.n	80014b0 <HAL_RCC_OscConfig+0x298>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800146c:	d114      	bne.n	8001498 <HAL_RCC_OscConfig+0x280>
 800146e:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a05      	ldr	r2, [pc, #20]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 8001474:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001478:	6013      	str	r3, [r2, #0]
 800147a:	4b03      	ldr	r3, [pc, #12]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a02      	ldr	r2, [pc, #8]	@ (8001488 <HAL_RCC_OscConfig+0x270>)
 8001480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001484:	6013      	str	r3, [r2, #0]
 8001486:	e013      	b.n	80014b0 <HAL_RCC_OscConfig+0x298>
 8001488:	40021000 	.word	0x40021000
 800148c:	080075f4 	.word	0x080075f4
 8001490:	20000000 	.word	0x20000000
 8001494:	20000004 	.word	0x20000004
 8001498:	4ba0      	ldr	r3, [pc, #640]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a9f      	ldr	r2, [pc, #636]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 800149e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014a2:	6013      	str	r3, [r2, #0]
 80014a4:	4b9d      	ldr	r3, [pc, #628]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a9c      	ldr	r2, [pc, #624]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 80014aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d013      	beq.n	80014e0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014b8:	f7ff fba2 	bl	8000c00 <HAL_GetTick>
 80014bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014be:	e008      	b.n	80014d2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014c0:	f7ff fb9e 	bl	8000c00 <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	2b64      	cmp	r3, #100	@ 0x64
 80014cc:	d901      	bls.n	80014d2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	e2b4      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014d2:	4b92      	ldr	r3, [pc, #584]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d0f0      	beq.n	80014c0 <HAL_RCC_OscConfig+0x2a8>
 80014de:	e014      	b.n	800150a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e0:	f7ff fb8e 	bl	8000c00 <HAL_GetTick>
 80014e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014e6:	e008      	b.n	80014fa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014e8:	f7ff fb8a 	bl	8000c00 <HAL_GetTick>
 80014ec:	4602      	mov	r2, r0
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	2b64      	cmp	r3, #100	@ 0x64
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e2a0      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014fa:	4b88      	ldr	r3, [pc, #544]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d1f0      	bne.n	80014e8 <HAL_RCC_OscConfig+0x2d0>
 8001506:	e000      	b.n	800150a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001508:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d060      	beq.n	80015d8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	2b04      	cmp	r3, #4
 800151a:	d005      	beq.n	8001528 <HAL_RCC_OscConfig+0x310>
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	2b0c      	cmp	r3, #12
 8001520:	d119      	bne.n	8001556 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	2b02      	cmp	r3, #2
 8001526:	d116      	bne.n	8001556 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001528:	4b7c      	ldr	r3, [pc, #496]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001530:	2b00      	cmp	r3, #0
 8001532:	d005      	beq.n	8001540 <HAL_RCC_OscConfig+0x328>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d101      	bne.n	8001540 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	e27d      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001540:	4b76      	ldr	r3, [pc, #472]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	691b      	ldr	r3, [r3, #16]
 800154c:	061b      	lsls	r3, r3, #24
 800154e:	4973      	ldr	r1, [pc, #460]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 8001550:	4313      	orrs	r3, r2
 8001552:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001554:	e040      	b.n	80015d8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d023      	beq.n	80015a6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800155e:	4b6f      	ldr	r3, [pc, #444]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a6e      	ldr	r2, [pc, #440]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 8001564:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001568:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800156a:	f7ff fb49 	bl	8000c00 <HAL_GetTick>
 800156e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001570:	e008      	b.n	8001584 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001572:	f7ff fb45 	bl	8000c00 <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	2b02      	cmp	r3, #2
 800157e:	d901      	bls.n	8001584 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e25b      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001584:	4b65      	ldr	r3, [pc, #404]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800158c:	2b00      	cmp	r3, #0
 800158e:	d0f0      	beq.n	8001572 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001590:	4b62      	ldr	r3, [pc, #392]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	691b      	ldr	r3, [r3, #16]
 800159c:	061b      	lsls	r3, r3, #24
 800159e:	495f      	ldr	r1, [pc, #380]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 80015a0:	4313      	orrs	r3, r2
 80015a2:	604b      	str	r3, [r1, #4]
 80015a4:	e018      	b.n	80015d8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015a6:	4b5d      	ldr	r3, [pc, #372]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a5c      	ldr	r2, [pc, #368]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 80015ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80015b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b2:	f7ff fb25 	bl	8000c00 <HAL_GetTick>
 80015b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015b8:	e008      	b.n	80015cc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015ba:	f7ff fb21 	bl	8000c00 <HAL_GetTick>
 80015be:	4602      	mov	r2, r0
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e237      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015cc:	4b53      	ldr	r3, [pc, #332]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d1f0      	bne.n	80015ba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0308 	and.w	r3, r3, #8
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d03c      	beq.n	800165e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	695b      	ldr	r3, [r3, #20]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d01c      	beq.n	8001626 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015ec:	4b4b      	ldr	r3, [pc, #300]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 80015ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015f2:	4a4a      	ldr	r2, [pc, #296]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015fc:	f7ff fb00 	bl	8000c00 <HAL_GetTick>
 8001600:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001602:	e008      	b.n	8001616 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001604:	f7ff fafc 	bl	8000c00 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b02      	cmp	r3, #2
 8001610:	d901      	bls.n	8001616 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e212      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001616:	4b41      	ldr	r3, [pc, #260]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 8001618:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800161c:	f003 0302 	and.w	r3, r3, #2
 8001620:	2b00      	cmp	r3, #0
 8001622:	d0ef      	beq.n	8001604 <HAL_RCC_OscConfig+0x3ec>
 8001624:	e01b      	b.n	800165e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001626:	4b3d      	ldr	r3, [pc, #244]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 8001628:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800162c:	4a3b      	ldr	r2, [pc, #236]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 800162e:	f023 0301 	bic.w	r3, r3, #1
 8001632:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001636:	f7ff fae3 	bl	8000c00 <HAL_GetTick>
 800163a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800163c:	e008      	b.n	8001650 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800163e:	f7ff fadf 	bl	8000c00 <HAL_GetTick>
 8001642:	4602      	mov	r2, r0
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	2b02      	cmp	r3, #2
 800164a:	d901      	bls.n	8001650 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800164c:	2303      	movs	r3, #3
 800164e:	e1f5      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001650:	4b32      	ldr	r3, [pc, #200]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 8001652:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	2b00      	cmp	r3, #0
 800165c:	d1ef      	bne.n	800163e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 0304 	and.w	r3, r3, #4
 8001666:	2b00      	cmp	r3, #0
 8001668:	f000 80a6 	beq.w	80017b8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800166c:	2300      	movs	r3, #0
 800166e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001670:	4b2a      	ldr	r3, [pc, #168]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 8001672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d10d      	bne.n	8001698 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800167c:	4b27      	ldr	r3, [pc, #156]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 800167e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001680:	4a26      	ldr	r2, [pc, #152]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 8001682:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001686:	6593      	str	r3, [r2, #88]	@ 0x58
 8001688:	4b24      	ldr	r3, [pc, #144]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 800168a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800168c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001690:	60bb      	str	r3, [r7, #8]
 8001692:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001694:	2301      	movs	r3, #1
 8001696:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001698:	4b21      	ldr	r3, [pc, #132]	@ (8001720 <HAL_RCC_OscConfig+0x508>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d118      	bne.n	80016d6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001720 <HAL_RCC_OscConfig+0x508>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001720 <HAL_RCC_OscConfig+0x508>)
 80016aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016ae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016b0:	f7ff faa6 	bl	8000c00 <HAL_GetTick>
 80016b4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016b8:	f7ff faa2 	bl	8000c00 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e1b8      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016ca:	4b15      	ldr	r3, [pc, #84]	@ (8001720 <HAL_RCC_OscConfig+0x508>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d0f0      	beq.n	80016b8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d108      	bne.n	80016f0 <HAL_RCC_OscConfig+0x4d8>
 80016de:	4b0f      	ldr	r3, [pc, #60]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 80016e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016e4:	4a0d      	ldr	r2, [pc, #52]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 80016e6:	f043 0301 	orr.w	r3, r3, #1
 80016ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016ee:	e029      	b.n	8001744 <HAL_RCC_OscConfig+0x52c>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	2b05      	cmp	r3, #5
 80016f6:	d115      	bne.n	8001724 <HAL_RCC_OscConfig+0x50c>
 80016f8:	4b08      	ldr	r3, [pc, #32]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 80016fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016fe:	4a07      	ldr	r2, [pc, #28]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 8001700:	f043 0304 	orr.w	r3, r3, #4
 8001704:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001708:	4b04      	ldr	r3, [pc, #16]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 800170a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800170e:	4a03      	ldr	r2, [pc, #12]	@ (800171c <HAL_RCC_OscConfig+0x504>)
 8001710:	f043 0301 	orr.w	r3, r3, #1
 8001714:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001718:	e014      	b.n	8001744 <HAL_RCC_OscConfig+0x52c>
 800171a:	bf00      	nop
 800171c:	40021000 	.word	0x40021000
 8001720:	40007000 	.word	0x40007000
 8001724:	4b9d      	ldr	r3, [pc, #628]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 8001726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800172a:	4a9c      	ldr	r2, [pc, #624]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 800172c:	f023 0301 	bic.w	r3, r3, #1
 8001730:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001734:	4b99      	ldr	r3, [pc, #612]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 8001736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800173a:	4a98      	ldr	r2, [pc, #608]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 800173c:	f023 0304 	bic.w	r3, r3, #4
 8001740:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d016      	beq.n	800177a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800174c:	f7ff fa58 	bl	8000c00 <HAL_GetTick>
 8001750:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001752:	e00a      	b.n	800176a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001754:	f7ff fa54 	bl	8000c00 <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001762:	4293      	cmp	r3, r2
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e168      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800176a:	4b8c      	ldr	r3, [pc, #560]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 800176c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001770:	f003 0302 	and.w	r3, r3, #2
 8001774:	2b00      	cmp	r3, #0
 8001776:	d0ed      	beq.n	8001754 <HAL_RCC_OscConfig+0x53c>
 8001778:	e015      	b.n	80017a6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800177a:	f7ff fa41 	bl	8000c00 <HAL_GetTick>
 800177e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001780:	e00a      	b.n	8001798 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001782:	f7ff fa3d 	bl	8000c00 <HAL_GetTick>
 8001786:	4602      	mov	r2, r0
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001790:	4293      	cmp	r3, r2
 8001792:	d901      	bls.n	8001798 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001794:	2303      	movs	r3, #3
 8001796:	e151      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001798:	4b80      	ldr	r3, [pc, #512]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 800179a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800179e:	f003 0302 	and.w	r3, r3, #2
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d1ed      	bne.n	8001782 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80017a6:	7ffb      	ldrb	r3, [r7, #31]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d105      	bne.n	80017b8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017ac:	4b7b      	ldr	r3, [pc, #492]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 80017ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017b0:	4a7a      	ldr	r2, [pc, #488]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 80017b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017b6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0320 	and.w	r3, r3, #32
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d03c      	beq.n	800183e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d01c      	beq.n	8001806 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80017cc:	4b73      	ldr	r3, [pc, #460]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 80017ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80017d2:	4a72      	ldr	r2, [pc, #456]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017dc:	f7ff fa10 	bl	8000c00 <HAL_GetTick>
 80017e0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80017e2:	e008      	b.n	80017f6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80017e4:	f7ff fa0c 	bl	8000c00 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e122      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80017f6:	4b69      	ldr	r3, [pc, #420]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 80017f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80017fc:	f003 0302 	and.w	r3, r3, #2
 8001800:	2b00      	cmp	r3, #0
 8001802:	d0ef      	beq.n	80017e4 <HAL_RCC_OscConfig+0x5cc>
 8001804:	e01b      	b.n	800183e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001806:	4b65      	ldr	r3, [pc, #404]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 8001808:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800180c:	4a63      	ldr	r2, [pc, #396]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 800180e:	f023 0301 	bic.w	r3, r3, #1
 8001812:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001816:	f7ff f9f3 	bl	8000c00 <HAL_GetTick>
 800181a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800181c:	e008      	b.n	8001830 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800181e:	f7ff f9ef 	bl	8000c00 <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	2b02      	cmp	r3, #2
 800182a:	d901      	bls.n	8001830 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800182c:	2303      	movs	r3, #3
 800182e:	e105      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001830:	4b5a      	ldr	r3, [pc, #360]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 8001832:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001836:	f003 0302 	and.w	r3, r3, #2
 800183a:	2b00      	cmp	r3, #0
 800183c:	d1ef      	bne.n	800181e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001842:	2b00      	cmp	r3, #0
 8001844:	f000 80f9 	beq.w	8001a3a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800184c:	2b02      	cmp	r3, #2
 800184e:	f040 80cf 	bne.w	80019f0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001852:	4b52      	ldr	r3, [pc, #328]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	f003 0203 	and.w	r2, r3, #3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001862:	429a      	cmp	r2, r3
 8001864:	d12c      	bne.n	80018c0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001870:	3b01      	subs	r3, #1
 8001872:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001874:	429a      	cmp	r2, r3
 8001876:	d123      	bne.n	80018c0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001882:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001884:	429a      	cmp	r2, r3
 8001886:	d11b      	bne.n	80018c0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001892:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001894:	429a      	cmp	r2, r3
 8001896:	d113      	bne.n	80018c0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018a2:	085b      	lsrs	r3, r3, #1
 80018a4:	3b01      	subs	r3, #1
 80018a6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d109      	bne.n	80018c0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b6:	085b      	lsrs	r3, r3, #1
 80018b8:	3b01      	subs	r3, #1
 80018ba:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018bc:	429a      	cmp	r2, r3
 80018be:	d071      	beq.n	80019a4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	2b0c      	cmp	r3, #12
 80018c4:	d068      	beq.n	8001998 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80018c6:	4b35      	ldr	r3, [pc, #212]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d105      	bne.n	80018de <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80018d2:	4b32      	ldr	r3, [pc, #200]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e0ac      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80018e2:	4b2e      	ldr	r3, [pc, #184]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a2d      	ldr	r2, [pc, #180]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 80018e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80018ec:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80018ee:	f7ff f987 	bl	8000c00 <HAL_GetTick>
 80018f2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018f4:	e008      	b.n	8001908 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018f6:	f7ff f983 	bl	8000c00 <HAL_GetTick>
 80018fa:	4602      	mov	r2, r0
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	2b02      	cmp	r3, #2
 8001902:	d901      	bls.n	8001908 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e099      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001908:	4b24      	ldr	r3, [pc, #144]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d1f0      	bne.n	80018f6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001914:	4b21      	ldr	r3, [pc, #132]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 8001916:	68da      	ldr	r2, [r3, #12]
 8001918:	4b21      	ldr	r3, [pc, #132]	@ (80019a0 <HAL_RCC_OscConfig+0x788>)
 800191a:	4013      	ands	r3, r2
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001924:	3a01      	subs	r2, #1
 8001926:	0112      	lsls	r2, r2, #4
 8001928:	4311      	orrs	r1, r2
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800192e:	0212      	lsls	r2, r2, #8
 8001930:	4311      	orrs	r1, r2
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001936:	0852      	lsrs	r2, r2, #1
 8001938:	3a01      	subs	r2, #1
 800193a:	0552      	lsls	r2, r2, #21
 800193c:	4311      	orrs	r1, r2
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001942:	0852      	lsrs	r2, r2, #1
 8001944:	3a01      	subs	r2, #1
 8001946:	0652      	lsls	r2, r2, #25
 8001948:	4311      	orrs	r1, r2
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800194e:	06d2      	lsls	r2, r2, #27
 8001950:	430a      	orrs	r2, r1
 8001952:	4912      	ldr	r1, [pc, #72]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 8001954:	4313      	orrs	r3, r2
 8001956:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001958:	4b10      	ldr	r3, [pc, #64]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a0f      	ldr	r2, [pc, #60]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 800195e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001962:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001964:	4b0d      	ldr	r3, [pc, #52]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	4a0c      	ldr	r2, [pc, #48]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 800196a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800196e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001970:	f7ff f946 	bl	8000c00 <HAL_GetTick>
 8001974:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001976:	e008      	b.n	800198a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001978:	f7ff f942 	bl	8000c00 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	2b02      	cmp	r3, #2
 8001984:	d901      	bls.n	800198a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e058      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800198a:	4b04      	ldr	r3, [pc, #16]	@ (800199c <HAL_RCC_OscConfig+0x784>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d0f0      	beq.n	8001978 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001996:	e050      	b.n	8001a3a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	e04f      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
 800199c:	40021000 	.word	0x40021000
 80019a0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019a4:	4b27      	ldr	r3, [pc, #156]	@ (8001a44 <HAL_RCC_OscConfig+0x82c>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d144      	bne.n	8001a3a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80019b0:	4b24      	ldr	r3, [pc, #144]	@ (8001a44 <HAL_RCC_OscConfig+0x82c>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a23      	ldr	r2, [pc, #140]	@ (8001a44 <HAL_RCC_OscConfig+0x82c>)
 80019b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019bc:	4b21      	ldr	r3, [pc, #132]	@ (8001a44 <HAL_RCC_OscConfig+0x82c>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	4a20      	ldr	r2, [pc, #128]	@ (8001a44 <HAL_RCC_OscConfig+0x82c>)
 80019c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80019c8:	f7ff f91a 	bl	8000c00 <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019d0:	f7ff f916 	bl	8000c00 <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e02c      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019e2:	4b18      	ldr	r3, [pc, #96]	@ (8001a44 <HAL_RCC_OscConfig+0x82c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d0f0      	beq.n	80019d0 <HAL_RCC_OscConfig+0x7b8>
 80019ee:	e024      	b.n	8001a3a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	2b0c      	cmp	r3, #12
 80019f4:	d01f      	beq.n	8001a36 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019f6:	4b13      	ldr	r3, [pc, #76]	@ (8001a44 <HAL_RCC_OscConfig+0x82c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a12      	ldr	r2, [pc, #72]	@ (8001a44 <HAL_RCC_OscConfig+0x82c>)
 80019fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a02:	f7ff f8fd 	bl	8000c00 <HAL_GetTick>
 8001a06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a08:	e008      	b.n	8001a1c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a0a:	f7ff f8f9 	bl	8000c00 <HAL_GetTick>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d901      	bls.n	8001a1c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	e00f      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a1c:	4b09      	ldr	r3, [pc, #36]	@ (8001a44 <HAL_RCC_OscConfig+0x82c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d1f0      	bne.n	8001a0a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001a28:	4b06      	ldr	r3, [pc, #24]	@ (8001a44 <HAL_RCC_OscConfig+0x82c>)
 8001a2a:	68da      	ldr	r2, [r3, #12]
 8001a2c:	4905      	ldr	r1, [pc, #20]	@ (8001a44 <HAL_RCC_OscConfig+0x82c>)
 8001a2e:	4b06      	ldr	r3, [pc, #24]	@ (8001a48 <HAL_RCC_OscConfig+0x830>)
 8001a30:	4013      	ands	r3, r2
 8001a32:	60cb      	str	r3, [r1, #12]
 8001a34:	e001      	b.n	8001a3a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e000      	b.n	8001a3c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001a3a:	2300      	movs	r3, #0
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3720      	adds	r7, #32
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40021000 	.word	0x40021000
 8001a48:	feeefffc 	.word	0xfeeefffc

08001a4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d101      	bne.n	8001a60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e0e7      	b.n	8001c30 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a60:	4b75      	ldr	r3, [pc, #468]	@ (8001c38 <HAL_RCC_ClockConfig+0x1ec>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 0307 	and.w	r3, r3, #7
 8001a68:	683a      	ldr	r2, [r7, #0]
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	d910      	bls.n	8001a90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a6e:	4b72      	ldr	r3, [pc, #456]	@ (8001c38 <HAL_RCC_ClockConfig+0x1ec>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f023 0207 	bic.w	r2, r3, #7
 8001a76:	4970      	ldr	r1, [pc, #448]	@ (8001c38 <HAL_RCC_ClockConfig+0x1ec>)
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a7e:	4b6e      	ldr	r3, [pc, #440]	@ (8001c38 <HAL_RCC_ClockConfig+0x1ec>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 0307 	and.w	r3, r3, #7
 8001a86:	683a      	ldr	r2, [r7, #0]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d001      	beq.n	8001a90 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e0cf      	b.n	8001c30 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 0302 	and.w	r3, r3, #2
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d010      	beq.n	8001abe <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	689a      	ldr	r2, [r3, #8]
 8001aa0:	4b66      	ldr	r3, [pc, #408]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d908      	bls.n	8001abe <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001aac:	4b63      	ldr	r3, [pc, #396]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	4960      	ldr	r1, [pc, #384]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d04c      	beq.n	8001b64 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	2b03      	cmp	r3, #3
 8001ad0:	d107      	bne.n	8001ae2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ad2:	4b5a      	ldr	r3, [pc, #360]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d121      	bne.n	8001b22 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e0a6      	b.n	8001c30 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d107      	bne.n	8001afa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001aea:	4b54      	ldr	r3, [pc, #336]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d115      	bne.n	8001b22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e09a      	b.n	8001c30 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d107      	bne.n	8001b12 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b02:	4b4e      	ldr	r3, [pc, #312]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0302 	and.w	r3, r3, #2
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d109      	bne.n	8001b22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e08e      	b.n	8001c30 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b12:	4b4a      	ldr	r3, [pc, #296]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d101      	bne.n	8001b22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e086      	b.n	8001c30 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b22:	4b46      	ldr	r3, [pc, #280]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	f023 0203 	bic.w	r2, r3, #3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	4943      	ldr	r1, [pc, #268]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001b30:	4313      	orrs	r3, r2
 8001b32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b34:	f7ff f864 	bl	8000c00 <HAL_GetTick>
 8001b38:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b3a:	e00a      	b.n	8001b52 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b3c:	f7ff f860 	bl	8000c00 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d901      	bls.n	8001b52 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e06e      	b.n	8001c30 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b52:	4b3a      	ldr	r3, [pc, #232]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	f003 020c 	and.w	r2, r3, #12
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d1eb      	bne.n	8001b3c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0302 	and.w	r3, r3, #2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d010      	beq.n	8001b92 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	689a      	ldr	r2, [r3, #8]
 8001b74:	4b31      	ldr	r3, [pc, #196]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d208      	bcs.n	8001b92 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b80:	4b2e      	ldr	r3, [pc, #184]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	492b      	ldr	r1, [pc, #172]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b92:	4b29      	ldr	r3, [pc, #164]	@ (8001c38 <HAL_RCC_ClockConfig+0x1ec>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0307 	and.w	r3, r3, #7
 8001b9a:	683a      	ldr	r2, [r7, #0]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d210      	bcs.n	8001bc2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ba0:	4b25      	ldr	r3, [pc, #148]	@ (8001c38 <HAL_RCC_ClockConfig+0x1ec>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f023 0207 	bic.w	r2, r3, #7
 8001ba8:	4923      	ldr	r1, [pc, #140]	@ (8001c38 <HAL_RCC_ClockConfig+0x1ec>)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bb0:	4b21      	ldr	r3, [pc, #132]	@ (8001c38 <HAL_RCC_ClockConfig+0x1ec>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 0307 	and.w	r3, r3, #7
 8001bb8:	683a      	ldr	r2, [r7, #0]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d001      	beq.n	8001bc2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e036      	b.n	8001c30 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 0304 	and.w	r3, r3, #4
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d008      	beq.n	8001be0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bce:	4b1b      	ldr	r3, [pc, #108]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	68db      	ldr	r3, [r3, #12]
 8001bda:	4918      	ldr	r1, [pc, #96]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0308 	and.w	r3, r3, #8
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d009      	beq.n	8001c00 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bec:	4b13      	ldr	r3, [pc, #76]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	691b      	ldr	r3, [r3, #16]
 8001bf8:	00db      	lsls	r3, r3, #3
 8001bfa:	4910      	ldr	r1, [pc, #64]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c00:	f000 f824 	bl	8001c4c <HAL_RCC_GetSysClockFreq>
 8001c04:	4602      	mov	r2, r0
 8001c06:	4b0d      	ldr	r3, [pc, #52]	@ (8001c3c <HAL_RCC_ClockConfig+0x1f0>)
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	091b      	lsrs	r3, r3, #4
 8001c0c:	f003 030f 	and.w	r3, r3, #15
 8001c10:	490b      	ldr	r1, [pc, #44]	@ (8001c40 <HAL_RCC_ClockConfig+0x1f4>)
 8001c12:	5ccb      	ldrb	r3, [r1, r3]
 8001c14:	f003 031f 	and.w	r3, r3, #31
 8001c18:	fa22 f303 	lsr.w	r3, r2, r3
 8001c1c:	4a09      	ldr	r2, [pc, #36]	@ (8001c44 <HAL_RCC_ClockConfig+0x1f8>)
 8001c1e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001c20:	4b09      	ldr	r3, [pc, #36]	@ (8001c48 <HAL_RCC_ClockConfig+0x1fc>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7fe fe45 	bl	80008b4 <HAL_InitTick>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c2e:	7afb      	ldrb	r3, [r7, #11]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3710      	adds	r7, #16
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	40022000 	.word	0x40022000
 8001c3c:	40021000 	.word	0x40021000
 8001c40:	080075f4 	.word	0x080075f4
 8001c44:	20000000 	.word	0x20000000
 8001c48:	20000004 	.word	0x20000004

08001c4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b089      	sub	sp, #36	@ 0x24
 8001c50:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001c52:	2300      	movs	r3, #0
 8001c54:	61fb      	str	r3, [r7, #28]
 8001c56:	2300      	movs	r3, #0
 8001c58:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c5a:	4b3e      	ldr	r3, [pc, #248]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f003 030c 	and.w	r3, r3, #12
 8001c62:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c64:	4b3b      	ldr	r3, [pc, #236]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	f003 0303 	and.w	r3, r3, #3
 8001c6c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d005      	beq.n	8001c80 <HAL_RCC_GetSysClockFreq+0x34>
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	2b0c      	cmp	r3, #12
 8001c78:	d121      	bne.n	8001cbe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d11e      	bne.n	8001cbe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001c80:	4b34      	ldr	r3, [pc, #208]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0308 	and.w	r3, r3, #8
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d107      	bne.n	8001c9c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001c8c:	4b31      	ldr	r3, [pc, #196]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c92:	0a1b      	lsrs	r3, r3, #8
 8001c94:	f003 030f 	and.w	r3, r3, #15
 8001c98:	61fb      	str	r3, [r7, #28]
 8001c9a:	e005      	b.n	8001ca8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001c9c:	4b2d      	ldr	r3, [pc, #180]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	091b      	lsrs	r3, r3, #4
 8001ca2:	f003 030f 	and.w	r3, r3, #15
 8001ca6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001ca8:	4a2b      	ldr	r2, [pc, #172]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cb0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d10d      	bne.n	8001cd4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cbc:	e00a      	b.n	8001cd4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	2b04      	cmp	r3, #4
 8001cc2:	d102      	bne.n	8001cca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001cc4:	4b25      	ldr	r3, [pc, #148]	@ (8001d5c <HAL_RCC_GetSysClockFreq+0x110>)
 8001cc6:	61bb      	str	r3, [r7, #24]
 8001cc8:	e004      	b.n	8001cd4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	2b08      	cmp	r3, #8
 8001cce:	d101      	bne.n	8001cd4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001cd0:	4b23      	ldr	r3, [pc, #140]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x114>)
 8001cd2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	2b0c      	cmp	r3, #12
 8001cd8:	d134      	bne.n	8001d44 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001cda:	4b1e      	ldr	r3, [pc, #120]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	f003 0303 	and.w	r3, r3, #3
 8001ce2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d003      	beq.n	8001cf2 <HAL_RCC_GetSysClockFreq+0xa6>
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	2b03      	cmp	r3, #3
 8001cee:	d003      	beq.n	8001cf8 <HAL_RCC_GetSysClockFreq+0xac>
 8001cf0:	e005      	b.n	8001cfe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001cf2:	4b1a      	ldr	r3, [pc, #104]	@ (8001d5c <HAL_RCC_GetSysClockFreq+0x110>)
 8001cf4:	617b      	str	r3, [r7, #20]
      break;
 8001cf6:	e005      	b.n	8001d04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001cf8:	4b19      	ldr	r3, [pc, #100]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x114>)
 8001cfa:	617b      	str	r3, [r7, #20]
      break;
 8001cfc:	e002      	b.n	8001d04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	617b      	str	r3, [r7, #20]
      break;
 8001d02:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d04:	4b13      	ldr	r3, [pc, #76]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	091b      	lsrs	r3, r3, #4
 8001d0a:	f003 0307 	and.w	r3, r3, #7
 8001d0e:	3301      	adds	r3, #1
 8001d10:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d12:	4b10      	ldr	r3, [pc, #64]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	0a1b      	lsrs	r3, r3, #8
 8001d18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d1c:	697a      	ldr	r2, [r7, #20]
 8001d1e:	fb03 f202 	mul.w	r2, r3, r2
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d28:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	0e5b      	lsrs	r3, r3, #25
 8001d30:	f003 0303 	and.w	r3, r3, #3
 8001d34:	3301      	adds	r3, #1
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001d3a:	697a      	ldr	r2, [r7, #20]
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d42:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001d44:	69bb      	ldr	r3, [r7, #24]
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3724      	adds	r7, #36	@ 0x24
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	40021000 	.word	0x40021000
 8001d58:	0800760c 	.word	0x0800760c
 8001d5c:	00f42400 	.word	0x00f42400
 8001d60:	007a1200 	.word	0x007a1200

08001d64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d68:	4b03      	ldr	r3, [pc, #12]	@ (8001d78 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	20000000 	.word	0x20000000

08001d7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001d80:	f7ff fff0 	bl	8001d64 <HAL_RCC_GetHCLKFreq>
 8001d84:	4602      	mov	r2, r0
 8001d86:	4b06      	ldr	r3, [pc, #24]	@ (8001da0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	0a1b      	lsrs	r3, r3, #8
 8001d8c:	f003 0307 	and.w	r3, r3, #7
 8001d90:	4904      	ldr	r1, [pc, #16]	@ (8001da4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d92:	5ccb      	ldrb	r3, [r1, r3]
 8001d94:	f003 031f 	and.w	r3, r3, #31
 8001d98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40021000 	.word	0x40021000
 8001da4:	08007604 	.word	0x08007604

08001da8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001dac:	f7ff ffda 	bl	8001d64 <HAL_RCC_GetHCLKFreq>
 8001db0:	4602      	mov	r2, r0
 8001db2:	4b06      	ldr	r3, [pc, #24]	@ (8001dcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	0adb      	lsrs	r3, r3, #11
 8001db8:	f003 0307 	and.w	r3, r3, #7
 8001dbc:	4904      	ldr	r1, [pc, #16]	@ (8001dd0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001dbe:	5ccb      	ldrb	r3, [r1, r3]
 8001dc0:	f003 031f 	and.w	r3, r3, #31
 8001dc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	40021000 	.word	0x40021000
 8001dd0:	08007604 	.word	0x08007604

08001dd4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	220f      	movs	r2, #15
 8001de2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001de4:	4b12      	ldr	r3, [pc, #72]	@ (8001e30 <HAL_RCC_GetClockConfig+0x5c>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f003 0203 	and.w	r2, r3, #3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001df0:	4b0f      	ldr	r3, [pc, #60]	@ (8001e30 <HAL_RCC_GetClockConfig+0x5c>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e30 <HAL_RCC_GetClockConfig+0x5c>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001e08:	4b09      	ldr	r3, [pc, #36]	@ (8001e30 <HAL_RCC_GetClockConfig+0x5c>)
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	08db      	lsrs	r3, r3, #3
 8001e0e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001e16:	4b07      	ldr	r3, [pc, #28]	@ (8001e34 <HAL_RCC_GetClockConfig+0x60>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0207 	and.w	r2, r3, #7
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	601a      	str	r2, [r3, #0]
}
 8001e22:	bf00      	nop
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	40021000 	.word	0x40021000
 8001e34:	40022000 	.word	0x40022000

08001e38 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e40:	2300      	movs	r3, #0
 8001e42:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e44:	4b2a      	ldr	r3, [pc, #168]	@ (8001ef0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d003      	beq.n	8001e58 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001e50:	f7ff f96e 	bl	8001130 <HAL_PWREx_GetVoltageRange>
 8001e54:	6178      	str	r0, [r7, #20]
 8001e56:	e014      	b.n	8001e82 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e58:	4b25      	ldr	r3, [pc, #148]	@ (8001ef0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e5c:	4a24      	ldr	r2, [pc, #144]	@ (8001ef0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e62:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e64:	4b22      	ldr	r3, [pc, #136]	@ (8001ef0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001e70:	f7ff f95e 	bl	8001130 <HAL_PWREx_GetVoltageRange>
 8001e74:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e76:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e7a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ef0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e80:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e88:	d10b      	bne.n	8001ea2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2b80      	cmp	r3, #128	@ 0x80
 8001e8e:	d919      	bls.n	8001ec4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2ba0      	cmp	r3, #160	@ 0xa0
 8001e94:	d902      	bls.n	8001e9c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e96:	2302      	movs	r3, #2
 8001e98:	613b      	str	r3, [r7, #16]
 8001e9a:	e013      	b.n	8001ec4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	613b      	str	r3, [r7, #16]
 8001ea0:	e010      	b.n	8001ec4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2b80      	cmp	r3, #128	@ 0x80
 8001ea6:	d902      	bls.n	8001eae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	613b      	str	r3, [r7, #16]
 8001eac:	e00a      	b.n	8001ec4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2b80      	cmp	r3, #128	@ 0x80
 8001eb2:	d102      	bne.n	8001eba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	613b      	str	r3, [r7, #16]
 8001eb8:	e004      	b.n	8001ec4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2b70      	cmp	r3, #112	@ 0x70
 8001ebe:	d101      	bne.n	8001ec4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f023 0207 	bic.w	r2, r3, #7
 8001ecc:	4909      	ldr	r1, [pc, #36]	@ (8001ef4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001ed4:	4b07      	ldr	r3, [pc, #28]	@ (8001ef4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0307 	and.w	r3, r3, #7
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d001      	beq.n	8001ee6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e000      	b.n	8001ee8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001ee6:	2300      	movs	r3, #0
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3718      	adds	r7, #24
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	40022000 	.word	0x40022000

08001ef8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b086      	sub	sp, #24
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f00:	2300      	movs	r3, #0
 8001f02:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f04:	2300      	movs	r3, #0
 8001f06:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d041      	beq.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001f18:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f1c:	d02a      	beq.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001f1e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f22:	d824      	bhi.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f24:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f28:	d008      	beq.n	8001f3c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001f2a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f2e:	d81e      	bhi.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d00a      	beq.n	8001f4a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001f34:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f38:	d010      	beq.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001f3a:	e018      	b.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001f3c:	4b86      	ldr	r3, [pc, #536]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	4a85      	ldr	r2, [pc, #532]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f46:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f48:	e015      	b.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	3304      	adds	r3, #4
 8001f4e:	2100      	movs	r1, #0
 8001f50:	4618      	mov	r0, r3
 8001f52:	f000 facd 	bl	80024f0 <RCCEx_PLLSAI1_Config>
 8001f56:	4603      	mov	r3, r0
 8001f58:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f5a:	e00c      	b.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	3320      	adds	r3, #32
 8001f60:	2100      	movs	r1, #0
 8001f62:	4618      	mov	r0, r3
 8001f64:	f000 fbb6 	bl	80026d4 <RCCEx_PLLSAI2_Config>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f6c:	e003      	b.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	74fb      	strb	r3, [r7, #19]
      break;
 8001f72:	e000      	b.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001f74:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f76:	7cfb      	ldrb	r3, [r7, #19]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d10b      	bne.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f7c:	4b76      	ldr	r3, [pc, #472]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f82:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001f8a:	4973      	ldr	r1, [pc, #460]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001f92:	e001      	b.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f94:	7cfb      	ldrb	r3, [r7, #19]
 8001f96:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d041      	beq.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001fa8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001fac:	d02a      	beq.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001fae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001fb2:	d824      	bhi.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001fb4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001fb8:	d008      	beq.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001fba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001fbe:	d81e      	bhi.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d00a      	beq.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001fc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fc8:	d010      	beq.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001fca:	e018      	b.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001fcc:	4b62      	ldr	r3, [pc, #392]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	4a61      	ldr	r2, [pc, #388]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fd6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fd8:	e015      	b.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	3304      	adds	r3, #4
 8001fde:	2100      	movs	r1, #0
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f000 fa85 	bl	80024f0 <RCCEx_PLLSAI1_Config>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fea:	e00c      	b.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	3320      	adds	r3, #32
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f000 fb6e 	bl	80026d4 <RCCEx_PLLSAI2_Config>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ffc:	e003      	b.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	74fb      	strb	r3, [r7, #19]
      break;
 8002002:	e000      	b.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002004:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002006:	7cfb      	ldrb	r3, [r7, #19]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d10b      	bne.n	8002024 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800200c:	4b52      	ldr	r3, [pc, #328]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800200e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002012:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800201a:	494f      	ldr	r1, [pc, #316]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800201c:	4313      	orrs	r3, r2
 800201e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002022:	e001      	b.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002024:	7cfb      	ldrb	r3, [r7, #19]
 8002026:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002030:	2b00      	cmp	r3, #0
 8002032:	f000 80a0 	beq.w	8002176 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002036:	2300      	movs	r3, #0
 8002038:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800203a:	4b47      	ldr	r3, [pc, #284]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800203c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800203e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d101      	bne.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002046:	2301      	movs	r3, #1
 8002048:	e000      	b.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800204a:	2300      	movs	r3, #0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d00d      	beq.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002050:	4b41      	ldr	r3, [pc, #260]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002054:	4a40      	ldr	r2, [pc, #256]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002056:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800205a:	6593      	str	r3, [r2, #88]	@ 0x58
 800205c:	4b3e      	ldr	r3, [pc, #248]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800205e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002060:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002064:	60bb      	str	r3, [r7, #8]
 8002066:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002068:	2301      	movs	r3, #1
 800206a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800206c:	4b3b      	ldr	r3, [pc, #236]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a3a      	ldr	r2, [pc, #232]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002072:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002076:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002078:	f7fe fdc2 	bl	8000c00 <HAL_GetTick>
 800207c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800207e:	e009      	b.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002080:	f7fe fdbe 	bl	8000c00 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	2b02      	cmp	r3, #2
 800208c:	d902      	bls.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	74fb      	strb	r3, [r7, #19]
        break;
 8002092:	e005      	b.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002094:	4b31      	ldr	r3, [pc, #196]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800209c:	2b00      	cmp	r3, #0
 800209e:	d0ef      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80020a0:	7cfb      	ldrb	r3, [r7, #19]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d15c      	bne.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80020a6:	4b2c      	ldr	r3, [pc, #176]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020b0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d01f      	beq.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020be:	697a      	ldr	r2, [r7, #20]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d019      	beq.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020c4:	4b24      	ldr	r3, [pc, #144]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020ce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80020d0:	4b21      	ldr	r3, [pc, #132]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020d6:	4a20      	ldr	r2, [pc, #128]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020e6:	4a1c      	ldr	r2, [pc, #112]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020f0:	4a19      	ldr	r2, [pc, #100]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	f003 0301 	and.w	r3, r3, #1
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d016      	beq.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002102:	f7fe fd7d 	bl	8000c00 <HAL_GetTick>
 8002106:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002108:	e00b      	b.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800210a:	f7fe fd79 	bl	8000c00 <HAL_GetTick>
 800210e:	4602      	mov	r2, r0
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002118:	4293      	cmp	r3, r2
 800211a:	d902      	bls.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800211c:	2303      	movs	r3, #3
 800211e:	74fb      	strb	r3, [r7, #19]
            break;
 8002120:	e006      	b.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002122:	4b0d      	ldr	r3, [pc, #52]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002124:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002128:	f003 0302 	and.w	r3, r3, #2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d0ec      	beq.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002130:	7cfb      	ldrb	r3, [r7, #19]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d10c      	bne.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002136:	4b08      	ldr	r3, [pc, #32]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002138:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800213c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002146:	4904      	ldr	r1, [pc, #16]	@ (8002158 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002148:	4313      	orrs	r3, r2
 800214a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800214e:	e009      	b.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002150:	7cfb      	ldrb	r3, [r7, #19]
 8002152:	74bb      	strb	r3, [r7, #18]
 8002154:	e006      	b.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002156:	bf00      	nop
 8002158:	40021000 	.word	0x40021000
 800215c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002160:	7cfb      	ldrb	r3, [r7, #19]
 8002162:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002164:	7c7b      	ldrb	r3, [r7, #17]
 8002166:	2b01      	cmp	r3, #1
 8002168:	d105      	bne.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800216a:	4ba6      	ldr	r3, [pc, #664]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800216c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800216e:	4aa5      	ldr	r2, [pc, #660]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002170:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002174:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	2b00      	cmp	r3, #0
 8002180:	d00a      	beq.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002182:	4ba0      	ldr	r3, [pc, #640]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002188:	f023 0203 	bic.w	r2, r3, #3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002190:	499c      	ldr	r1, [pc, #624]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002192:	4313      	orrs	r3, r2
 8002194:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d00a      	beq.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021a4:	4b97      	ldr	r3, [pc, #604]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80021a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021aa:	f023 020c 	bic.w	r2, r3, #12
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021b2:	4994      	ldr	r1, [pc, #592]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0304 	and.w	r3, r3, #4
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00a      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80021c6:	4b8f      	ldr	r3, [pc, #572]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80021c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021cc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d4:	498b      	ldr	r1, [pc, #556]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0308 	and.w	r3, r3, #8
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d00a      	beq.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021e8:	4b86      	ldr	r3, [pc, #536]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80021ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f6:	4983      	ldr	r1, [pc, #524]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0310 	and.w	r3, r3, #16
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00a      	beq.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800220a:	4b7e      	ldr	r3, [pc, #504]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800220c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002210:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002218:	497a      	ldr	r1, [pc, #488]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800221a:	4313      	orrs	r3, r2
 800221c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0320 	and.w	r3, r3, #32
 8002228:	2b00      	cmp	r3, #0
 800222a:	d00a      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800222c:	4b75      	ldr	r3, [pc, #468]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800222e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002232:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223a:	4972      	ldr	r1, [pc, #456]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800223c:	4313      	orrs	r3, r2
 800223e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00a      	beq.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800224e:	4b6d      	ldr	r3, [pc, #436]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002254:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800225c:	4969      	ldr	r1, [pc, #420]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800225e:	4313      	orrs	r3, r2
 8002260:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800226c:	2b00      	cmp	r3, #0
 800226e:	d00a      	beq.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002270:	4b64      	ldr	r3, [pc, #400]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002276:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800227e:	4961      	ldr	r1, [pc, #388]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002280:	4313      	orrs	r3, r2
 8002282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800228e:	2b00      	cmp	r3, #0
 8002290:	d00a      	beq.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002292:	4b5c      	ldr	r3, [pc, #368]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002298:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022a0:	4958      	ldr	r1, [pc, #352]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d00a      	beq.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80022b4:	4b53      	ldr	r3, [pc, #332]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022ba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022c2:	4950      	ldr	r1, [pc, #320]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d00a      	beq.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80022d6:	4b4b      	ldr	r3, [pc, #300]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e4:	4947      	ldr	r1, [pc, #284]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d00a      	beq.n	800230e <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80022f8:	4b42      	ldr	r3, [pc, #264]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80022fe:	f023 0203 	bic.w	r2, r3, #3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002306:	493f      	ldr	r1, [pc, #252]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002308:	4313      	orrs	r3, r2
 800230a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d028      	beq.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800231a:	4b3a      	ldr	r3, [pc, #232]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800231c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002320:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002328:	4936      	ldr	r1, [pc, #216]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800232a:	4313      	orrs	r3, r2
 800232c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002334:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002338:	d106      	bne.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800233a:	4b32      	ldr	r3, [pc, #200]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800233c:	68db      	ldr	r3, [r3, #12]
 800233e:	4a31      	ldr	r2, [pc, #196]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002340:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002344:	60d3      	str	r3, [r2, #12]
 8002346:	e011      	b.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800234c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002350:	d10c      	bne.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	3304      	adds	r3, #4
 8002356:	2101      	movs	r1, #1
 8002358:	4618      	mov	r0, r3
 800235a:	f000 f8c9 	bl	80024f0 <RCCEx_PLLSAI1_Config>
 800235e:	4603      	mov	r3, r0
 8002360:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002362:	7cfb      	ldrb	r3, [r7, #19]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8002368:	7cfb      	ldrb	r3, [r7, #19]
 800236a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d028      	beq.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002378:	4b22      	ldr	r3, [pc, #136]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800237a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800237e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002386:	491f      	ldr	r1, [pc, #124]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002388:	4313      	orrs	r3, r2
 800238a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002392:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002396:	d106      	bne.n	80023a6 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002398:	4b1a      	ldr	r3, [pc, #104]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	4a19      	ldr	r2, [pc, #100]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800239e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023a2:	60d3      	str	r3, [r2, #12]
 80023a4:	e011      	b.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80023ae:	d10c      	bne.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	3304      	adds	r3, #4
 80023b4:	2101      	movs	r1, #1
 80023b6:	4618      	mov	r0, r3
 80023b8:	f000 f89a 	bl	80024f0 <RCCEx_PLLSAI1_Config>
 80023bc:	4603      	mov	r3, r0
 80023be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023c0:	7cfb      	ldrb	r3, [r7, #19]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 80023c6:	7cfb      	ldrb	r3, [r7, #19]
 80023c8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d02a      	beq.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80023d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023dc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80023e4:	4907      	ldr	r1, [pc, #28]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023e6:	4313      	orrs	r3, r2
 80023e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80023f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80023f4:	d108      	bne.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023f6:	4b03      	ldr	r3, [pc, #12]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	4a02      	ldr	r2, [pc, #8]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002400:	60d3      	str	r3, [r2, #12]
 8002402:	e013      	b.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x534>
 8002404:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800240c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002410:	d10c      	bne.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	3304      	adds	r3, #4
 8002416:	2101      	movs	r1, #1
 8002418:	4618      	mov	r0, r3
 800241a:	f000 f869 	bl	80024f0 <RCCEx_PLLSAI1_Config>
 800241e:	4603      	mov	r3, r0
 8002420:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002422:	7cfb      	ldrb	r3, [r7, #19]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8002428:	7cfb      	ldrb	r3, [r7, #19]
 800242a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002434:	2b00      	cmp	r3, #0
 8002436:	d02f      	beq.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002438:	4b2c      	ldr	r3, [pc, #176]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800243a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800243e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002446:	4929      	ldr	r1, [pc, #164]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002448:	4313      	orrs	r3, r2
 800244a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002452:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002456:	d10d      	bne.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	3304      	adds	r3, #4
 800245c:	2102      	movs	r1, #2
 800245e:	4618      	mov	r0, r3
 8002460:	f000 f846 	bl	80024f0 <RCCEx_PLLSAI1_Config>
 8002464:	4603      	mov	r3, r0
 8002466:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002468:	7cfb      	ldrb	r3, [r7, #19]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d014      	beq.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800246e:	7cfb      	ldrb	r3, [r7, #19]
 8002470:	74bb      	strb	r3, [r7, #18]
 8002472:	e011      	b.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002478:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800247c:	d10c      	bne.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	3320      	adds	r3, #32
 8002482:	2102      	movs	r1, #2
 8002484:	4618      	mov	r0, r3
 8002486:	f000 f925 	bl	80026d4 <RCCEx_PLLSAI2_Config>
 800248a:	4603      	mov	r3, r0
 800248c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800248e:	7cfb      	ldrb	r3, [r7, #19]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8002494:	7cfb      	ldrb	r3, [r7, #19]
 8002496:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d00b      	beq.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80024a4:	4b11      	ldr	r3, [pc, #68]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80024a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024aa:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024b4:	490d      	ldr	r1, [pc, #52]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80024b6:	4313      	orrs	r3, r2
 80024b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d00b      	beq.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80024c8:	4b08      	ldr	r3, [pc, #32]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80024ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024ce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80024d8:	4904      	ldr	r1, [pc, #16]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80024da:	4313      	orrs	r3, r2
 80024dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80024e0:	7cbb      	ldrb	r3, [r7, #18]
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3718      	adds	r7, #24
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	40021000 	.word	0x40021000

080024f0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80024fa:	2300      	movs	r3, #0
 80024fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80024fe:	4b74      	ldr	r3, [pc, #464]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	f003 0303 	and.w	r3, r3, #3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d018      	beq.n	800253c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800250a:	4b71      	ldr	r3, [pc, #452]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	f003 0203 	and.w	r2, r3, #3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	429a      	cmp	r2, r3
 8002518:	d10d      	bne.n	8002536 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
       ||
 800251e:	2b00      	cmp	r3, #0
 8002520:	d009      	beq.n	8002536 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002522:	4b6b      	ldr	r3, [pc, #428]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	091b      	lsrs	r3, r3, #4
 8002528:	f003 0307 	and.w	r3, r3, #7
 800252c:	1c5a      	adds	r2, r3, #1
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	685b      	ldr	r3, [r3, #4]
       ||
 8002532:	429a      	cmp	r2, r3
 8002534:	d047      	beq.n	80025c6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	73fb      	strb	r3, [r7, #15]
 800253a:	e044      	b.n	80025c6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2b03      	cmp	r3, #3
 8002542:	d018      	beq.n	8002576 <RCCEx_PLLSAI1_Config+0x86>
 8002544:	2b03      	cmp	r3, #3
 8002546:	d825      	bhi.n	8002594 <RCCEx_PLLSAI1_Config+0xa4>
 8002548:	2b01      	cmp	r3, #1
 800254a:	d002      	beq.n	8002552 <RCCEx_PLLSAI1_Config+0x62>
 800254c:	2b02      	cmp	r3, #2
 800254e:	d009      	beq.n	8002564 <RCCEx_PLLSAI1_Config+0x74>
 8002550:	e020      	b.n	8002594 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002552:	4b5f      	ldr	r3, [pc, #380]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0302 	and.w	r3, r3, #2
 800255a:	2b00      	cmp	r3, #0
 800255c:	d11d      	bne.n	800259a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002562:	e01a      	b.n	800259a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002564:	4b5a      	ldr	r3, [pc, #360]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800256c:	2b00      	cmp	r3, #0
 800256e:	d116      	bne.n	800259e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002574:	e013      	b.n	800259e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002576:	4b56      	ldr	r3, [pc, #344]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d10f      	bne.n	80025a2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002582:	4b53      	ldr	r3, [pc, #332]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d109      	bne.n	80025a2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002592:	e006      	b.n	80025a2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	73fb      	strb	r3, [r7, #15]
      break;
 8002598:	e004      	b.n	80025a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800259a:	bf00      	nop
 800259c:	e002      	b.n	80025a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800259e:	bf00      	nop
 80025a0:	e000      	b.n	80025a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80025a2:	bf00      	nop
    }

    if(status == HAL_OK)
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d10d      	bne.n	80025c6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80025aa:	4b49      	ldr	r3, [pc, #292]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6819      	ldr	r1, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	3b01      	subs	r3, #1
 80025bc:	011b      	lsls	r3, r3, #4
 80025be:	430b      	orrs	r3, r1
 80025c0:	4943      	ldr	r1, [pc, #268]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d17c      	bne.n	80026c6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80025cc:	4b40      	ldr	r3, [pc, #256]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a3f      	ldr	r2, [pc, #252]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80025d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025d8:	f7fe fb12 	bl	8000c00 <HAL_GetTick>
 80025dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025de:	e009      	b.n	80025f4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025e0:	f7fe fb0e 	bl	8000c00 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d902      	bls.n	80025f4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	73fb      	strb	r3, [r7, #15]
        break;
 80025f2:	e005      	b.n	8002600 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025f4:	4b36      	ldr	r3, [pc, #216]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d1ef      	bne.n	80025e0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002600:	7bfb      	ldrb	r3, [r7, #15]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d15f      	bne.n	80026c6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d110      	bne.n	800262e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800260c:	4b30      	ldr	r3, [pc, #192]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800260e:	691b      	ldr	r3, [r3, #16]
 8002610:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8002614:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	6892      	ldr	r2, [r2, #8]
 800261c:	0211      	lsls	r1, r2, #8
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	68d2      	ldr	r2, [r2, #12]
 8002622:	06d2      	lsls	r2, r2, #27
 8002624:	430a      	orrs	r2, r1
 8002626:	492a      	ldr	r1, [pc, #168]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002628:	4313      	orrs	r3, r2
 800262a:	610b      	str	r3, [r1, #16]
 800262c:	e027      	b.n	800267e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d112      	bne.n	800265a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002634:	4b26      	ldr	r3, [pc, #152]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002636:	691b      	ldr	r3, [r3, #16]
 8002638:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800263c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	6892      	ldr	r2, [r2, #8]
 8002644:	0211      	lsls	r1, r2, #8
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	6912      	ldr	r2, [r2, #16]
 800264a:	0852      	lsrs	r2, r2, #1
 800264c:	3a01      	subs	r2, #1
 800264e:	0552      	lsls	r2, r2, #21
 8002650:	430a      	orrs	r2, r1
 8002652:	491f      	ldr	r1, [pc, #124]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002654:	4313      	orrs	r3, r2
 8002656:	610b      	str	r3, [r1, #16]
 8002658:	e011      	b.n	800267e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800265a:	4b1d      	ldr	r3, [pc, #116]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002662:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	6892      	ldr	r2, [r2, #8]
 800266a:	0211      	lsls	r1, r2, #8
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	6952      	ldr	r2, [r2, #20]
 8002670:	0852      	lsrs	r2, r2, #1
 8002672:	3a01      	subs	r2, #1
 8002674:	0652      	lsls	r2, r2, #25
 8002676:	430a      	orrs	r2, r1
 8002678:	4915      	ldr	r1, [pc, #84]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800267a:	4313      	orrs	r3, r2
 800267c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800267e:	4b14      	ldr	r3, [pc, #80]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a13      	ldr	r2, [pc, #76]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002684:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002688:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800268a:	f7fe fab9 	bl	8000c00 <HAL_GetTick>
 800268e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002690:	e009      	b.n	80026a6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002692:	f7fe fab5 	bl	8000c00 <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d902      	bls.n	80026a6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	73fb      	strb	r3, [r7, #15]
          break;
 80026a4:	e005      	b.n	80026b2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80026a6:	4b0a      	ldr	r3, [pc, #40]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d0ef      	beq.n	8002692 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80026b2:	7bfb      	ldrb	r3, [r7, #15]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d106      	bne.n	80026c6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80026b8:	4b05      	ldr	r3, [pc, #20]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026ba:	691a      	ldr	r2, [r3, #16]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	4903      	ldr	r1, [pc, #12]	@ (80026d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80026c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3710      	adds	r7, #16
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40021000 	.word	0x40021000

080026d4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80026de:	2300      	movs	r3, #0
 80026e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80026e2:	4b69      	ldr	r3, [pc, #420]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	f003 0303 	and.w	r3, r3, #3
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d018      	beq.n	8002720 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80026ee:	4b66      	ldr	r3, [pc, #408]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	f003 0203 	and.w	r2, r3, #3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d10d      	bne.n	800271a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
       ||
 8002702:	2b00      	cmp	r3, #0
 8002704:	d009      	beq.n	800271a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002706:	4b60      	ldr	r3, [pc, #384]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	091b      	lsrs	r3, r3, #4
 800270c:	f003 0307 	and.w	r3, r3, #7
 8002710:	1c5a      	adds	r2, r3, #1
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
       ||
 8002716:	429a      	cmp	r2, r3
 8002718:	d047      	beq.n	80027aa <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	73fb      	strb	r3, [r7, #15]
 800271e:	e044      	b.n	80027aa <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	2b03      	cmp	r3, #3
 8002726:	d018      	beq.n	800275a <RCCEx_PLLSAI2_Config+0x86>
 8002728:	2b03      	cmp	r3, #3
 800272a:	d825      	bhi.n	8002778 <RCCEx_PLLSAI2_Config+0xa4>
 800272c:	2b01      	cmp	r3, #1
 800272e:	d002      	beq.n	8002736 <RCCEx_PLLSAI2_Config+0x62>
 8002730:	2b02      	cmp	r3, #2
 8002732:	d009      	beq.n	8002748 <RCCEx_PLLSAI2_Config+0x74>
 8002734:	e020      	b.n	8002778 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002736:	4b54      	ldr	r3, [pc, #336]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d11d      	bne.n	800277e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002746:	e01a      	b.n	800277e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002748:	4b4f      	ldr	r3, [pc, #316]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002750:	2b00      	cmp	r3, #0
 8002752:	d116      	bne.n	8002782 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002758:	e013      	b.n	8002782 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800275a:	4b4b      	ldr	r3, [pc, #300]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d10f      	bne.n	8002786 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002766:	4b48      	ldr	r3, [pc, #288]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d109      	bne.n	8002786 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002776:	e006      	b.n	8002786 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	73fb      	strb	r3, [r7, #15]
      break;
 800277c:	e004      	b.n	8002788 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800277e:	bf00      	nop
 8002780:	e002      	b.n	8002788 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002782:	bf00      	nop
 8002784:	e000      	b.n	8002788 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002786:	bf00      	nop
    }

    if(status == HAL_OK)
 8002788:	7bfb      	ldrb	r3, [r7, #15]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d10d      	bne.n	80027aa <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800278e:	4b3e      	ldr	r3, [pc, #248]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6819      	ldr	r1, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	3b01      	subs	r3, #1
 80027a0:	011b      	lsls	r3, r3, #4
 80027a2:	430b      	orrs	r3, r1
 80027a4:	4938      	ldr	r1, [pc, #224]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 80027a6:	4313      	orrs	r3, r2
 80027a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80027aa:	7bfb      	ldrb	r3, [r7, #15]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d166      	bne.n	800287e <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80027b0:	4b35      	ldr	r3, [pc, #212]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a34      	ldr	r2, [pc, #208]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 80027b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027bc:	f7fe fa20 	bl	8000c00 <HAL_GetTick>
 80027c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80027c2:	e009      	b.n	80027d8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80027c4:	f7fe fa1c 	bl	8000c00 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d902      	bls.n	80027d8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	73fb      	strb	r3, [r7, #15]
        break;
 80027d6:	e005      	b.n	80027e4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80027d8:	4b2b      	ldr	r3, [pc, #172]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1ef      	bne.n	80027c4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80027e4:	7bfb      	ldrb	r3, [r7, #15]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d149      	bne.n	800287e <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d110      	bne.n	8002812 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80027f0:	4b25      	ldr	r3, [pc, #148]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 80027f2:	695b      	ldr	r3, [r3, #20]
 80027f4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80027f8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	6892      	ldr	r2, [r2, #8]
 8002800:	0211      	lsls	r1, r2, #8
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	68d2      	ldr	r2, [r2, #12]
 8002806:	06d2      	lsls	r2, r2, #27
 8002808:	430a      	orrs	r2, r1
 800280a:	491f      	ldr	r1, [pc, #124]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 800280c:	4313      	orrs	r3, r2
 800280e:	614b      	str	r3, [r1, #20]
 8002810:	e011      	b.n	8002836 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002812:	4b1d      	ldr	r3, [pc, #116]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800281a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	6892      	ldr	r2, [r2, #8]
 8002822:	0211      	lsls	r1, r2, #8
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	6912      	ldr	r2, [r2, #16]
 8002828:	0852      	lsrs	r2, r2, #1
 800282a:	3a01      	subs	r2, #1
 800282c:	0652      	lsls	r2, r2, #25
 800282e:	430a      	orrs	r2, r1
 8002830:	4915      	ldr	r1, [pc, #84]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002832:	4313      	orrs	r3, r2
 8002834:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002836:	4b14      	ldr	r3, [pc, #80]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a13      	ldr	r2, [pc, #76]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 800283c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002840:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002842:	f7fe f9dd 	bl	8000c00 <HAL_GetTick>
 8002846:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002848:	e009      	b.n	800285e <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800284a:	f7fe f9d9 	bl	8000c00 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	2b02      	cmp	r3, #2
 8002856:	d902      	bls.n	800285e <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	73fb      	strb	r3, [r7, #15]
          break;
 800285c:	e005      	b.n	800286a <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800285e:	4b0a      	ldr	r3, [pc, #40]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0ef      	beq.n	800284a <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800286a:	7bfb      	ldrb	r3, [r7, #15]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d106      	bne.n	800287e <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002870:	4b05      	ldr	r3, [pc, #20]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002872:	695a      	ldr	r2, [r3, #20]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	695b      	ldr	r3, [r3, #20]
 8002878:	4903      	ldr	r1, [pc, #12]	@ (8002888 <RCCEx_PLLSAI2_Config+0x1b4>)
 800287a:	4313      	orrs	r3, r2
 800287c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800287e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002880:	4618      	mov	r0, r3
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	40021000 	.word	0x40021000

0800288c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d101      	bne.n	800289e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e049      	b.n	8002932 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d106      	bne.n	80028b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 f841 	bl	800293a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2202      	movs	r2, #2
 80028bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3304      	adds	r3, #4
 80028c8:	4619      	mov	r1, r3
 80028ca:	4610      	mov	r0, r2
 80028cc:	f000 f9e0 	bl	8002c90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2201      	movs	r2, #1
 80028e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2201      	movs	r2, #1
 800292c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}

0800293a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800293a:	b480      	push	{r7}
 800293c:	b083      	sub	sp, #12
 800293e:	af00      	add	r7, sp, #0
 8002940:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002942:	bf00      	nop
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
	...

08002950 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002950:	b480      	push	{r7}
 8002952:	b085      	sub	sp, #20
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800295e:	b2db      	uxtb	r3, r3
 8002960:	2b01      	cmp	r3, #1
 8002962:	d001      	beq.n	8002968 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e04f      	b.n	8002a08 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2202      	movs	r2, #2
 800296c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	68da      	ldr	r2, [r3, #12]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f042 0201 	orr.w	r2, r2, #1
 800297e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a23      	ldr	r2, [pc, #140]	@ (8002a14 <HAL_TIM_Base_Start_IT+0xc4>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d01d      	beq.n	80029c6 <HAL_TIM_Base_Start_IT+0x76>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002992:	d018      	beq.n	80029c6 <HAL_TIM_Base_Start_IT+0x76>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a1f      	ldr	r2, [pc, #124]	@ (8002a18 <HAL_TIM_Base_Start_IT+0xc8>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d013      	beq.n	80029c6 <HAL_TIM_Base_Start_IT+0x76>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a1e      	ldr	r2, [pc, #120]	@ (8002a1c <HAL_TIM_Base_Start_IT+0xcc>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d00e      	beq.n	80029c6 <HAL_TIM_Base_Start_IT+0x76>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a1c      	ldr	r2, [pc, #112]	@ (8002a20 <HAL_TIM_Base_Start_IT+0xd0>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d009      	beq.n	80029c6 <HAL_TIM_Base_Start_IT+0x76>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a1b      	ldr	r2, [pc, #108]	@ (8002a24 <HAL_TIM_Base_Start_IT+0xd4>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d004      	beq.n	80029c6 <HAL_TIM_Base_Start_IT+0x76>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a19      	ldr	r2, [pc, #100]	@ (8002a28 <HAL_TIM_Base_Start_IT+0xd8>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d115      	bne.n	80029f2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	689a      	ldr	r2, [r3, #8]
 80029cc:	4b17      	ldr	r3, [pc, #92]	@ (8002a2c <HAL_TIM_Base_Start_IT+0xdc>)
 80029ce:	4013      	ands	r3, r2
 80029d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2b06      	cmp	r3, #6
 80029d6:	d015      	beq.n	8002a04 <HAL_TIM_Base_Start_IT+0xb4>
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029de:	d011      	beq.n	8002a04 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f042 0201 	orr.w	r2, r2, #1
 80029ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029f0:	e008      	b.n	8002a04 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f042 0201 	orr.w	r2, r2, #1
 8002a00:	601a      	str	r2, [r3, #0]
 8002a02:	e000      	b.n	8002a06 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a04:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002a06:	2300      	movs	r3, #0
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3714      	adds	r7, #20
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr
 8002a14:	40012c00 	.word	0x40012c00
 8002a18:	40000400 	.word	0x40000400
 8002a1c:	40000800 	.word	0x40000800
 8002a20:	40000c00 	.word	0x40000c00
 8002a24:	40013400 	.word	0x40013400
 8002a28:	40014000 	.word	0x40014000
 8002a2c:	00010007 	.word	0x00010007

08002a30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d020      	beq.n	8002a94 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d01b      	beq.n	8002a94 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f06f 0202 	mvn.w	r2, #2
 8002a64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2201      	movs	r2, #1
 8002a6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	699b      	ldr	r3, [r3, #24]
 8002a72:	f003 0303 	and.w	r3, r3, #3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d003      	beq.n	8002a82 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 f8e9 	bl	8002c52 <HAL_TIM_IC_CaptureCallback>
 8002a80:	e005      	b.n	8002a8e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f000 f8db 	bl	8002c3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f000 f8ec 	bl	8002c66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	f003 0304 	and.w	r3, r3, #4
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d020      	beq.n	8002ae0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f003 0304 	and.w	r3, r3, #4
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d01b      	beq.n	8002ae0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f06f 0204 	mvn.w	r2, #4
 8002ab0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2202      	movs	r2, #2
 8002ab6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	699b      	ldr	r3, [r3, #24]
 8002abe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d003      	beq.n	8002ace <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f000 f8c3 	bl	8002c52 <HAL_TIM_IC_CaptureCallback>
 8002acc:	e005      	b.n	8002ada <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f000 f8b5 	bl	8002c3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f000 f8c6 	bl	8002c66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2200      	movs	r2, #0
 8002ade:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	f003 0308 	and.w	r3, r3, #8
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d020      	beq.n	8002b2c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	f003 0308 	and.w	r3, r3, #8
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d01b      	beq.n	8002b2c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f06f 0208 	mvn.w	r2, #8
 8002afc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2204      	movs	r2, #4
 8002b02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	69db      	ldr	r3, [r3, #28]
 8002b0a:	f003 0303 	and.w	r3, r3, #3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d003      	beq.n	8002b1a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f000 f89d 	bl	8002c52 <HAL_TIM_IC_CaptureCallback>
 8002b18:	e005      	b.n	8002b26 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f000 f88f 	bl	8002c3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f000 f8a0 	bl	8002c66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	f003 0310 	and.w	r3, r3, #16
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d020      	beq.n	8002b78 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f003 0310 	and.w	r3, r3, #16
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d01b      	beq.n	8002b78 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f06f 0210 	mvn.w	r2, #16
 8002b48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2208      	movs	r2, #8
 8002b4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	69db      	ldr	r3, [r3, #28]
 8002b56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d003      	beq.n	8002b66 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f000 f877 	bl	8002c52 <HAL_TIM_IC_CaptureCallback>
 8002b64:	e005      	b.n	8002b72 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f000 f869 	bl	8002c3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f000 f87a 	bl	8002c66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	f003 0301 	and.w	r3, r3, #1
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d00c      	beq.n	8002b9c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d007      	beq.n	8002b9c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f06f 0201 	mvn.w	r2, #1
 8002b94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f7fd fdec 	bl	8000774 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d104      	bne.n	8002bb0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d00c      	beq.n	8002bca <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d007      	beq.n	8002bca <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002bc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f000 f913 	bl	8002df0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00c      	beq.n	8002bee <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d007      	beq.n	8002bee <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002be6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f000 f90b 	bl	8002e04 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d00c      	beq.n	8002c12 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d007      	beq.n	8002c12 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002c0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f000 f834 	bl	8002c7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	f003 0320 	and.w	r3, r3, #32
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d00c      	beq.n	8002c36 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f003 0320 	and.w	r3, r3, #32
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d007      	beq.n	8002c36 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f06f 0220 	mvn.w	r2, #32
 8002c2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f000 f8d3 	bl	8002ddc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c36:	bf00      	nop
 8002c38:	3710      	adds	r7, #16
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	b083      	sub	sp, #12
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c46:	bf00      	nop
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr

08002c52 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c52:	b480      	push	{r7}
 8002c54:	b083      	sub	sp, #12
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c5a:	bf00      	nop
 8002c5c:	370c      	adds	r7, #12
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr

08002c66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c66:	b480      	push	{r7}
 8002c68:	b083      	sub	sp, #12
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c6e:	bf00      	nop
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr

08002c7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c7a:	b480      	push	{r7}
 8002c7c:	b083      	sub	sp, #12
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c82:	bf00      	nop
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
	...

08002c90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a46      	ldr	r2, [pc, #280]	@ (8002dbc <TIM_Base_SetConfig+0x12c>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d013      	beq.n	8002cd0 <TIM_Base_SetConfig+0x40>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cae:	d00f      	beq.n	8002cd0 <TIM_Base_SetConfig+0x40>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a43      	ldr	r2, [pc, #268]	@ (8002dc0 <TIM_Base_SetConfig+0x130>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d00b      	beq.n	8002cd0 <TIM_Base_SetConfig+0x40>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a42      	ldr	r2, [pc, #264]	@ (8002dc4 <TIM_Base_SetConfig+0x134>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d007      	beq.n	8002cd0 <TIM_Base_SetConfig+0x40>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a41      	ldr	r2, [pc, #260]	@ (8002dc8 <TIM_Base_SetConfig+0x138>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d003      	beq.n	8002cd0 <TIM_Base_SetConfig+0x40>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a40      	ldr	r2, [pc, #256]	@ (8002dcc <TIM_Base_SetConfig+0x13c>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d108      	bne.n	8002ce2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	68fa      	ldr	r2, [r7, #12]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a35      	ldr	r2, [pc, #212]	@ (8002dbc <TIM_Base_SetConfig+0x12c>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d01f      	beq.n	8002d2a <TIM_Base_SetConfig+0x9a>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cf0:	d01b      	beq.n	8002d2a <TIM_Base_SetConfig+0x9a>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a32      	ldr	r2, [pc, #200]	@ (8002dc0 <TIM_Base_SetConfig+0x130>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d017      	beq.n	8002d2a <TIM_Base_SetConfig+0x9a>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a31      	ldr	r2, [pc, #196]	@ (8002dc4 <TIM_Base_SetConfig+0x134>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d013      	beq.n	8002d2a <TIM_Base_SetConfig+0x9a>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a30      	ldr	r2, [pc, #192]	@ (8002dc8 <TIM_Base_SetConfig+0x138>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d00f      	beq.n	8002d2a <TIM_Base_SetConfig+0x9a>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a2f      	ldr	r2, [pc, #188]	@ (8002dcc <TIM_Base_SetConfig+0x13c>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d00b      	beq.n	8002d2a <TIM_Base_SetConfig+0x9a>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a2e      	ldr	r2, [pc, #184]	@ (8002dd0 <TIM_Base_SetConfig+0x140>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d007      	beq.n	8002d2a <TIM_Base_SetConfig+0x9a>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a2d      	ldr	r2, [pc, #180]	@ (8002dd4 <TIM_Base_SetConfig+0x144>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d003      	beq.n	8002d2a <TIM_Base_SetConfig+0x9a>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a2c      	ldr	r2, [pc, #176]	@ (8002dd8 <TIM_Base_SetConfig+0x148>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d108      	bne.n	8002d3c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	68fa      	ldr	r2, [r7, #12]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	68fa      	ldr	r2, [r7, #12]
 8002d4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a16      	ldr	r2, [pc, #88]	@ (8002dbc <TIM_Base_SetConfig+0x12c>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d00f      	beq.n	8002d88 <TIM_Base_SetConfig+0xf8>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	4a18      	ldr	r2, [pc, #96]	@ (8002dcc <TIM_Base_SetConfig+0x13c>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d00b      	beq.n	8002d88 <TIM_Base_SetConfig+0xf8>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	4a17      	ldr	r2, [pc, #92]	@ (8002dd0 <TIM_Base_SetConfig+0x140>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d007      	beq.n	8002d88 <TIM_Base_SetConfig+0xf8>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	4a16      	ldr	r2, [pc, #88]	@ (8002dd4 <TIM_Base_SetConfig+0x144>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d003      	beq.n	8002d88 <TIM_Base_SetConfig+0xf8>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	4a15      	ldr	r2, [pc, #84]	@ (8002dd8 <TIM_Base_SetConfig+0x148>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d103      	bne.n	8002d90 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	691a      	ldr	r2, [r3, #16]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2201      	movs	r2, #1
 8002d94:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	f003 0301 	and.w	r3, r3, #1
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d105      	bne.n	8002dae <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	691b      	ldr	r3, [r3, #16]
 8002da6:	f023 0201 	bic.w	r2, r3, #1
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	611a      	str	r2, [r3, #16]
  }
}
 8002dae:	bf00      	nop
 8002db0:	3714      	adds	r7, #20
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	40012c00 	.word	0x40012c00
 8002dc0:	40000400 	.word	0x40000400
 8002dc4:	40000800 	.word	0x40000800
 8002dc8:	40000c00 	.word	0x40000c00
 8002dcc:	40013400 	.word	0x40013400
 8002dd0:	40014000 	.word	0x40014000
 8002dd4:	40014400 	.word	0x40014400
 8002dd8:	40014800 	.word	0x40014800

08002ddc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d101      	bne.n	8002e2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e040      	b.n	8002eac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d106      	bne.n	8002e40 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f7fd fcda 	bl	80007f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2224      	movs	r2, #36	@ 0x24
 8002e44:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f022 0201 	bic.w	r2, r2, #1
 8002e54:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d002      	beq.n	8002e64 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f000 fb6a 	bl	8003538 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f000 f8af 	bl	8002fc8 <UART_SetConfig>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d101      	bne.n	8002e74 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e01b      	b.n	8002eac <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	685a      	ldr	r2, [r3, #4]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e82:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	689a      	ldr	r2, [r3, #8]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e92:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f042 0201 	orr.w	r2, r2, #1
 8002ea2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f000 fbe9 	bl	800367c <UART_CheckIdleState>
 8002eaa:	4603      	mov	r3, r0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b08a      	sub	sp, #40	@ 0x28
 8002eb8:	af02      	add	r7, sp, #8
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	603b      	str	r3, [r7, #0]
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ec8:	2b20      	cmp	r3, #32
 8002eca:	d177      	bne.n	8002fbc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d002      	beq.n	8002ed8 <HAL_UART_Transmit+0x24>
 8002ed2:	88fb      	ldrh	r3, [r7, #6]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d101      	bne.n	8002edc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e070      	b.n	8002fbe <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2221      	movs	r2, #33	@ 0x21
 8002ee8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002eea:	f7fd fe89 	bl	8000c00 <HAL_GetTick>
 8002eee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	88fa      	ldrh	r2, [r7, #6]
 8002ef4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	88fa      	ldrh	r2, [r7, #6]
 8002efc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f08:	d108      	bne.n	8002f1c <HAL_UART_Transmit+0x68>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	691b      	ldr	r3, [r3, #16]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d104      	bne.n	8002f1c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002f12:	2300      	movs	r3, #0
 8002f14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	61bb      	str	r3, [r7, #24]
 8002f1a:	e003      	b.n	8002f24 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f20:	2300      	movs	r3, #0
 8002f22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f24:	e02f      	b.n	8002f86 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	9300      	str	r3, [sp, #0]
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	2180      	movs	r1, #128	@ 0x80
 8002f30:	68f8      	ldr	r0, [r7, #12]
 8002f32:	f000 fc4b 	bl	80037cc <UART_WaitOnFlagUntilTimeout>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d004      	beq.n	8002f46 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2220      	movs	r2, #32
 8002f40:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e03b      	b.n	8002fbe <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d10b      	bne.n	8002f64 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	881a      	ldrh	r2, [r3, #0]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f58:	b292      	uxth	r2, r2
 8002f5a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	3302      	adds	r3, #2
 8002f60:	61bb      	str	r3, [r7, #24]
 8002f62:	e007      	b.n	8002f74 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	781a      	ldrb	r2, [r3, #0]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	3301      	adds	r3, #1
 8002f72:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d1c9      	bne.n	8002f26 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	9300      	str	r3, [sp, #0]
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	2140      	movs	r1, #64	@ 0x40
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f000 fc15 	bl	80037cc <UART_WaitOnFlagUntilTimeout>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d004      	beq.n	8002fb2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2220      	movs	r2, #32
 8002fac:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e005      	b.n	8002fbe <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2220      	movs	r2, #32
 8002fb6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	e000      	b.n	8002fbe <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002fbc:	2302      	movs	r3, #2
  }
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3720      	adds	r7, #32
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
	...

08002fc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fcc:	b08a      	sub	sp, #40	@ 0x28
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	691b      	ldr	r3, [r3, #16]
 8002fe0:	431a      	orrs	r2, r3
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	431a      	orrs	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	69db      	ldr	r3, [r3, #28]
 8002fec:	4313      	orrs	r3, r2
 8002fee:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	4ba4      	ldr	r3, [pc, #656]	@ (8003288 <UART_SetConfig+0x2c0>)
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	6812      	ldr	r2, [r2, #0]
 8002ffe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003000:	430b      	orrs	r3, r1
 8003002:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	68da      	ldr	r2, [r3, #12]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	430a      	orrs	r2, r1
 8003018:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a99      	ldr	r2, [pc, #612]	@ (800328c <UART_SetConfig+0x2c4>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d004      	beq.n	8003034 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6a1b      	ldr	r3, [r3, #32]
 800302e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003030:	4313      	orrs	r3, r2
 8003032:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003044:	430a      	orrs	r2, r1
 8003046:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a90      	ldr	r2, [pc, #576]	@ (8003290 <UART_SetConfig+0x2c8>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d126      	bne.n	80030a0 <UART_SetConfig+0xd8>
 8003052:	4b90      	ldr	r3, [pc, #576]	@ (8003294 <UART_SetConfig+0x2cc>)
 8003054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003058:	f003 0303 	and.w	r3, r3, #3
 800305c:	2b03      	cmp	r3, #3
 800305e:	d81b      	bhi.n	8003098 <UART_SetConfig+0xd0>
 8003060:	a201      	add	r2, pc, #4	@ (adr r2, 8003068 <UART_SetConfig+0xa0>)
 8003062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003066:	bf00      	nop
 8003068:	08003079 	.word	0x08003079
 800306c:	08003089 	.word	0x08003089
 8003070:	08003081 	.word	0x08003081
 8003074:	08003091 	.word	0x08003091
 8003078:	2301      	movs	r3, #1
 800307a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800307e:	e116      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003080:	2302      	movs	r3, #2
 8003082:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003086:	e112      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003088:	2304      	movs	r3, #4
 800308a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800308e:	e10e      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003090:	2308      	movs	r3, #8
 8003092:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003096:	e10a      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003098:	2310      	movs	r3, #16
 800309a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800309e:	e106      	b.n	80032ae <UART_SetConfig+0x2e6>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a7c      	ldr	r2, [pc, #496]	@ (8003298 <UART_SetConfig+0x2d0>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d138      	bne.n	800311c <UART_SetConfig+0x154>
 80030aa:	4b7a      	ldr	r3, [pc, #488]	@ (8003294 <UART_SetConfig+0x2cc>)
 80030ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b0:	f003 030c 	and.w	r3, r3, #12
 80030b4:	2b0c      	cmp	r3, #12
 80030b6:	d82d      	bhi.n	8003114 <UART_SetConfig+0x14c>
 80030b8:	a201      	add	r2, pc, #4	@ (adr r2, 80030c0 <UART_SetConfig+0xf8>)
 80030ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030be:	bf00      	nop
 80030c0:	080030f5 	.word	0x080030f5
 80030c4:	08003115 	.word	0x08003115
 80030c8:	08003115 	.word	0x08003115
 80030cc:	08003115 	.word	0x08003115
 80030d0:	08003105 	.word	0x08003105
 80030d4:	08003115 	.word	0x08003115
 80030d8:	08003115 	.word	0x08003115
 80030dc:	08003115 	.word	0x08003115
 80030e0:	080030fd 	.word	0x080030fd
 80030e4:	08003115 	.word	0x08003115
 80030e8:	08003115 	.word	0x08003115
 80030ec:	08003115 	.word	0x08003115
 80030f0:	0800310d 	.word	0x0800310d
 80030f4:	2300      	movs	r3, #0
 80030f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030fa:	e0d8      	b.n	80032ae <UART_SetConfig+0x2e6>
 80030fc:	2302      	movs	r3, #2
 80030fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003102:	e0d4      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003104:	2304      	movs	r3, #4
 8003106:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800310a:	e0d0      	b.n	80032ae <UART_SetConfig+0x2e6>
 800310c:	2308      	movs	r3, #8
 800310e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003112:	e0cc      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003114:	2310      	movs	r3, #16
 8003116:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800311a:	e0c8      	b.n	80032ae <UART_SetConfig+0x2e6>
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a5e      	ldr	r2, [pc, #376]	@ (800329c <UART_SetConfig+0x2d4>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d125      	bne.n	8003172 <UART_SetConfig+0x1aa>
 8003126:	4b5b      	ldr	r3, [pc, #364]	@ (8003294 <UART_SetConfig+0x2cc>)
 8003128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800312c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003130:	2b30      	cmp	r3, #48	@ 0x30
 8003132:	d016      	beq.n	8003162 <UART_SetConfig+0x19a>
 8003134:	2b30      	cmp	r3, #48	@ 0x30
 8003136:	d818      	bhi.n	800316a <UART_SetConfig+0x1a2>
 8003138:	2b20      	cmp	r3, #32
 800313a:	d00a      	beq.n	8003152 <UART_SetConfig+0x18a>
 800313c:	2b20      	cmp	r3, #32
 800313e:	d814      	bhi.n	800316a <UART_SetConfig+0x1a2>
 8003140:	2b00      	cmp	r3, #0
 8003142:	d002      	beq.n	800314a <UART_SetConfig+0x182>
 8003144:	2b10      	cmp	r3, #16
 8003146:	d008      	beq.n	800315a <UART_SetConfig+0x192>
 8003148:	e00f      	b.n	800316a <UART_SetConfig+0x1a2>
 800314a:	2300      	movs	r3, #0
 800314c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003150:	e0ad      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003152:	2302      	movs	r3, #2
 8003154:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003158:	e0a9      	b.n	80032ae <UART_SetConfig+0x2e6>
 800315a:	2304      	movs	r3, #4
 800315c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003160:	e0a5      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003162:	2308      	movs	r3, #8
 8003164:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003168:	e0a1      	b.n	80032ae <UART_SetConfig+0x2e6>
 800316a:	2310      	movs	r3, #16
 800316c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003170:	e09d      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a4a      	ldr	r2, [pc, #296]	@ (80032a0 <UART_SetConfig+0x2d8>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d125      	bne.n	80031c8 <UART_SetConfig+0x200>
 800317c:	4b45      	ldr	r3, [pc, #276]	@ (8003294 <UART_SetConfig+0x2cc>)
 800317e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003182:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003186:	2bc0      	cmp	r3, #192	@ 0xc0
 8003188:	d016      	beq.n	80031b8 <UART_SetConfig+0x1f0>
 800318a:	2bc0      	cmp	r3, #192	@ 0xc0
 800318c:	d818      	bhi.n	80031c0 <UART_SetConfig+0x1f8>
 800318e:	2b80      	cmp	r3, #128	@ 0x80
 8003190:	d00a      	beq.n	80031a8 <UART_SetConfig+0x1e0>
 8003192:	2b80      	cmp	r3, #128	@ 0x80
 8003194:	d814      	bhi.n	80031c0 <UART_SetConfig+0x1f8>
 8003196:	2b00      	cmp	r3, #0
 8003198:	d002      	beq.n	80031a0 <UART_SetConfig+0x1d8>
 800319a:	2b40      	cmp	r3, #64	@ 0x40
 800319c:	d008      	beq.n	80031b0 <UART_SetConfig+0x1e8>
 800319e:	e00f      	b.n	80031c0 <UART_SetConfig+0x1f8>
 80031a0:	2300      	movs	r3, #0
 80031a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031a6:	e082      	b.n	80032ae <UART_SetConfig+0x2e6>
 80031a8:	2302      	movs	r3, #2
 80031aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031ae:	e07e      	b.n	80032ae <UART_SetConfig+0x2e6>
 80031b0:	2304      	movs	r3, #4
 80031b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031b6:	e07a      	b.n	80032ae <UART_SetConfig+0x2e6>
 80031b8:	2308      	movs	r3, #8
 80031ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031be:	e076      	b.n	80032ae <UART_SetConfig+0x2e6>
 80031c0:	2310      	movs	r3, #16
 80031c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031c6:	e072      	b.n	80032ae <UART_SetConfig+0x2e6>
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a35      	ldr	r2, [pc, #212]	@ (80032a4 <UART_SetConfig+0x2dc>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d12a      	bne.n	8003228 <UART_SetConfig+0x260>
 80031d2:	4b30      	ldr	r3, [pc, #192]	@ (8003294 <UART_SetConfig+0x2cc>)
 80031d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031e0:	d01a      	beq.n	8003218 <UART_SetConfig+0x250>
 80031e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031e6:	d81b      	bhi.n	8003220 <UART_SetConfig+0x258>
 80031e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031ec:	d00c      	beq.n	8003208 <UART_SetConfig+0x240>
 80031ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031f2:	d815      	bhi.n	8003220 <UART_SetConfig+0x258>
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d003      	beq.n	8003200 <UART_SetConfig+0x238>
 80031f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031fc:	d008      	beq.n	8003210 <UART_SetConfig+0x248>
 80031fe:	e00f      	b.n	8003220 <UART_SetConfig+0x258>
 8003200:	2300      	movs	r3, #0
 8003202:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003206:	e052      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003208:	2302      	movs	r3, #2
 800320a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800320e:	e04e      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003210:	2304      	movs	r3, #4
 8003212:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003216:	e04a      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003218:	2308      	movs	r3, #8
 800321a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800321e:	e046      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003220:	2310      	movs	r3, #16
 8003222:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003226:	e042      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a17      	ldr	r2, [pc, #92]	@ (800328c <UART_SetConfig+0x2c4>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d13a      	bne.n	80032a8 <UART_SetConfig+0x2e0>
 8003232:	4b18      	ldr	r3, [pc, #96]	@ (8003294 <UART_SetConfig+0x2cc>)
 8003234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003238:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800323c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003240:	d01a      	beq.n	8003278 <UART_SetConfig+0x2b0>
 8003242:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003246:	d81b      	bhi.n	8003280 <UART_SetConfig+0x2b8>
 8003248:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800324c:	d00c      	beq.n	8003268 <UART_SetConfig+0x2a0>
 800324e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003252:	d815      	bhi.n	8003280 <UART_SetConfig+0x2b8>
 8003254:	2b00      	cmp	r3, #0
 8003256:	d003      	beq.n	8003260 <UART_SetConfig+0x298>
 8003258:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800325c:	d008      	beq.n	8003270 <UART_SetConfig+0x2a8>
 800325e:	e00f      	b.n	8003280 <UART_SetConfig+0x2b8>
 8003260:	2300      	movs	r3, #0
 8003262:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003266:	e022      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003268:	2302      	movs	r3, #2
 800326a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800326e:	e01e      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003270:	2304      	movs	r3, #4
 8003272:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003276:	e01a      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003278:	2308      	movs	r3, #8
 800327a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800327e:	e016      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003280:	2310      	movs	r3, #16
 8003282:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003286:	e012      	b.n	80032ae <UART_SetConfig+0x2e6>
 8003288:	efff69f3 	.word	0xefff69f3
 800328c:	40008000 	.word	0x40008000
 8003290:	40013800 	.word	0x40013800
 8003294:	40021000 	.word	0x40021000
 8003298:	40004400 	.word	0x40004400
 800329c:	40004800 	.word	0x40004800
 80032a0:	40004c00 	.word	0x40004c00
 80032a4:	40005000 	.word	0x40005000
 80032a8:	2310      	movs	r3, #16
 80032aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a9f      	ldr	r2, [pc, #636]	@ (8003530 <UART_SetConfig+0x568>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d17a      	bne.n	80033ae <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80032b8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80032bc:	2b08      	cmp	r3, #8
 80032be:	d824      	bhi.n	800330a <UART_SetConfig+0x342>
 80032c0:	a201      	add	r2, pc, #4	@ (adr r2, 80032c8 <UART_SetConfig+0x300>)
 80032c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c6:	bf00      	nop
 80032c8:	080032ed 	.word	0x080032ed
 80032cc:	0800330b 	.word	0x0800330b
 80032d0:	080032f5 	.word	0x080032f5
 80032d4:	0800330b 	.word	0x0800330b
 80032d8:	080032fb 	.word	0x080032fb
 80032dc:	0800330b 	.word	0x0800330b
 80032e0:	0800330b 	.word	0x0800330b
 80032e4:	0800330b 	.word	0x0800330b
 80032e8:	08003303 	.word	0x08003303
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032ec:	f7fe fd46 	bl	8001d7c <HAL_RCC_GetPCLK1Freq>
 80032f0:	61f8      	str	r0, [r7, #28]
        break;
 80032f2:	e010      	b.n	8003316 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032f4:	4b8f      	ldr	r3, [pc, #572]	@ (8003534 <UART_SetConfig+0x56c>)
 80032f6:	61fb      	str	r3, [r7, #28]
        break;
 80032f8:	e00d      	b.n	8003316 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032fa:	f7fe fca7 	bl	8001c4c <HAL_RCC_GetSysClockFreq>
 80032fe:	61f8      	str	r0, [r7, #28]
        break;
 8003300:	e009      	b.n	8003316 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003302:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003306:	61fb      	str	r3, [r7, #28]
        break;
 8003308:	e005      	b.n	8003316 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800330a:	2300      	movs	r3, #0
 800330c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003314:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 80fb 	beq.w	8003514 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	4613      	mov	r3, r2
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	4413      	add	r3, r2
 8003328:	69fa      	ldr	r2, [r7, #28]
 800332a:	429a      	cmp	r2, r3
 800332c:	d305      	bcc.n	800333a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003334:	69fa      	ldr	r2, [r7, #28]
 8003336:	429a      	cmp	r2, r3
 8003338:	d903      	bls.n	8003342 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003340:	e0e8      	b.n	8003514 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	2200      	movs	r2, #0
 8003346:	461c      	mov	r4, r3
 8003348:	4615      	mov	r5, r2
 800334a:	f04f 0200 	mov.w	r2, #0
 800334e:	f04f 0300 	mov.w	r3, #0
 8003352:	022b      	lsls	r3, r5, #8
 8003354:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003358:	0222      	lsls	r2, r4, #8
 800335a:	68f9      	ldr	r1, [r7, #12]
 800335c:	6849      	ldr	r1, [r1, #4]
 800335e:	0849      	lsrs	r1, r1, #1
 8003360:	2000      	movs	r0, #0
 8003362:	4688      	mov	r8, r1
 8003364:	4681      	mov	r9, r0
 8003366:	eb12 0a08 	adds.w	sl, r2, r8
 800336a:	eb43 0b09 	adc.w	fp, r3, r9
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	603b      	str	r3, [r7, #0]
 8003376:	607a      	str	r2, [r7, #4]
 8003378:	e9d7 2300 	ldrd	r2, r3, [r7]
 800337c:	4650      	mov	r0, sl
 800337e:	4659      	mov	r1, fp
 8003380:	f7fc ff36 	bl	80001f0 <__aeabi_uldivmod>
 8003384:	4602      	mov	r2, r0
 8003386:	460b      	mov	r3, r1
 8003388:	4613      	mov	r3, r2
 800338a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800338c:	69bb      	ldr	r3, [r7, #24]
 800338e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003392:	d308      	bcc.n	80033a6 <UART_SetConfig+0x3de>
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800339a:	d204      	bcs.n	80033a6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	60da      	str	r2, [r3, #12]
 80033a4:	e0b6      	b.n	8003514 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80033ac:	e0b2      	b.n	8003514 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033b6:	d15e      	bne.n	8003476 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80033b8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80033bc:	2b08      	cmp	r3, #8
 80033be:	d828      	bhi.n	8003412 <UART_SetConfig+0x44a>
 80033c0:	a201      	add	r2, pc, #4	@ (adr r2, 80033c8 <UART_SetConfig+0x400>)
 80033c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033c6:	bf00      	nop
 80033c8:	080033ed 	.word	0x080033ed
 80033cc:	080033f5 	.word	0x080033f5
 80033d0:	080033fd 	.word	0x080033fd
 80033d4:	08003413 	.word	0x08003413
 80033d8:	08003403 	.word	0x08003403
 80033dc:	08003413 	.word	0x08003413
 80033e0:	08003413 	.word	0x08003413
 80033e4:	08003413 	.word	0x08003413
 80033e8:	0800340b 	.word	0x0800340b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033ec:	f7fe fcc6 	bl	8001d7c <HAL_RCC_GetPCLK1Freq>
 80033f0:	61f8      	str	r0, [r7, #28]
        break;
 80033f2:	e014      	b.n	800341e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80033f4:	f7fe fcd8 	bl	8001da8 <HAL_RCC_GetPCLK2Freq>
 80033f8:	61f8      	str	r0, [r7, #28]
        break;
 80033fa:	e010      	b.n	800341e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033fc:	4b4d      	ldr	r3, [pc, #308]	@ (8003534 <UART_SetConfig+0x56c>)
 80033fe:	61fb      	str	r3, [r7, #28]
        break;
 8003400:	e00d      	b.n	800341e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003402:	f7fe fc23 	bl	8001c4c <HAL_RCC_GetSysClockFreq>
 8003406:	61f8      	str	r0, [r7, #28]
        break;
 8003408:	e009      	b.n	800341e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800340a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800340e:	61fb      	str	r3, [r7, #28]
        break;
 8003410:	e005      	b.n	800341e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003412:	2300      	movs	r3, #0
 8003414:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800341c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d077      	beq.n	8003514 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	005a      	lsls	r2, r3, #1
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	085b      	lsrs	r3, r3, #1
 800342e:	441a      	add	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	fbb2 f3f3 	udiv	r3, r2, r3
 8003438:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	2b0f      	cmp	r3, #15
 800343e:	d916      	bls.n	800346e <UART_SetConfig+0x4a6>
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003446:	d212      	bcs.n	800346e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003448:	69bb      	ldr	r3, [r7, #24]
 800344a:	b29b      	uxth	r3, r3
 800344c:	f023 030f 	bic.w	r3, r3, #15
 8003450:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	085b      	lsrs	r3, r3, #1
 8003456:	b29b      	uxth	r3, r3
 8003458:	f003 0307 	and.w	r3, r3, #7
 800345c:	b29a      	uxth	r2, r3
 800345e:	8afb      	ldrh	r3, [r7, #22]
 8003460:	4313      	orrs	r3, r2
 8003462:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	8afa      	ldrh	r2, [r7, #22]
 800346a:	60da      	str	r2, [r3, #12]
 800346c:	e052      	b.n	8003514 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003474:	e04e      	b.n	8003514 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003476:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800347a:	2b08      	cmp	r3, #8
 800347c:	d827      	bhi.n	80034ce <UART_SetConfig+0x506>
 800347e:	a201      	add	r2, pc, #4	@ (adr r2, 8003484 <UART_SetConfig+0x4bc>)
 8003480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003484:	080034a9 	.word	0x080034a9
 8003488:	080034b1 	.word	0x080034b1
 800348c:	080034b9 	.word	0x080034b9
 8003490:	080034cf 	.word	0x080034cf
 8003494:	080034bf 	.word	0x080034bf
 8003498:	080034cf 	.word	0x080034cf
 800349c:	080034cf 	.word	0x080034cf
 80034a0:	080034cf 	.word	0x080034cf
 80034a4:	080034c7 	.word	0x080034c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034a8:	f7fe fc68 	bl	8001d7c <HAL_RCC_GetPCLK1Freq>
 80034ac:	61f8      	str	r0, [r7, #28]
        break;
 80034ae:	e014      	b.n	80034da <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034b0:	f7fe fc7a 	bl	8001da8 <HAL_RCC_GetPCLK2Freq>
 80034b4:	61f8      	str	r0, [r7, #28]
        break;
 80034b6:	e010      	b.n	80034da <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034b8:	4b1e      	ldr	r3, [pc, #120]	@ (8003534 <UART_SetConfig+0x56c>)
 80034ba:	61fb      	str	r3, [r7, #28]
        break;
 80034bc:	e00d      	b.n	80034da <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034be:	f7fe fbc5 	bl	8001c4c <HAL_RCC_GetSysClockFreq>
 80034c2:	61f8      	str	r0, [r7, #28]
        break;
 80034c4:	e009      	b.n	80034da <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034ca:	61fb      	str	r3, [r7, #28]
        break;
 80034cc:	e005      	b.n	80034da <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80034ce:	2300      	movs	r3, #0
 80034d0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80034d8:	bf00      	nop
    }

    if (pclk != 0U)
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d019      	beq.n	8003514 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	085a      	lsrs	r2, r3, #1
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	441a      	add	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	2b0f      	cmp	r3, #15
 80034f8:	d909      	bls.n	800350e <UART_SetConfig+0x546>
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003500:	d205      	bcs.n	800350e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	b29a      	uxth	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	60da      	str	r2, [r3, #12]
 800350c:	e002      	b.n	8003514 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2200      	movs	r2, #0
 8003518:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003520:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003524:	4618      	mov	r0, r3
 8003526:	3728      	adds	r7, #40	@ 0x28
 8003528:	46bd      	mov	sp, r7
 800352a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800352e:	bf00      	nop
 8003530:	40008000 	.word	0x40008000
 8003534:	00f42400 	.word	0x00f42400

08003538 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003544:	f003 0308 	and.w	r3, r3, #8
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00a      	beq.n	8003562 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	430a      	orrs	r2, r1
 8003560:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00a      	beq.n	8003584 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	430a      	orrs	r2, r1
 8003582:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00a      	beq.n	80035a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035aa:	f003 0304 	and.w	r3, r3, #4
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00a      	beq.n	80035c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	430a      	orrs	r2, r1
 80035c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035cc:	f003 0310 	and.w	r3, r3, #16
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00a      	beq.n	80035ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ee:	f003 0320 	and.w	r3, r3, #32
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00a      	beq.n	800360c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	430a      	orrs	r2, r1
 800360a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003610:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003614:	2b00      	cmp	r3, #0
 8003616:	d01a      	beq.n	800364e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003632:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003636:	d10a      	bne.n	800364e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	430a      	orrs	r2, r1
 800364c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00a      	beq.n	8003670 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	430a      	orrs	r2, r1
 800366e:	605a      	str	r2, [r3, #4]
  }
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b098      	sub	sp, #96	@ 0x60
 8003680:	af02      	add	r7, sp, #8
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800368c:	f7fd fab8 	bl	8000c00 <HAL_GetTick>
 8003690:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0308 	and.w	r3, r3, #8
 800369c:	2b08      	cmp	r3, #8
 800369e:	d12e      	bne.n	80036fe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80036a4:	9300      	str	r3, [sp, #0]
 80036a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036a8:	2200      	movs	r2, #0
 80036aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f88c 	bl	80037cc <UART_WaitOnFlagUntilTimeout>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d021      	beq.n	80036fe <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c2:	e853 3f00 	ldrex	r3, [r3]
 80036c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80036c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	461a      	mov	r2, r3
 80036d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80036da:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80036de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80036e0:	e841 2300 	strex	r3, r2, [r1]
 80036e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80036e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d1e6      	bne.n	80036ba <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2220      	movs	r2, #32
 80036f0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e062      	b.n	80037c4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0304 	and.w	r3, r3, #4
 8003708:	2b04      	cmp	r3, #4
 800370a:	d149      	bne.n	80037a0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800370c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003710:	9300      	str	r3, [sp, #0]
 8003712:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003714:	2200      	movs	r2, #0
 8003716:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f856 	bl	80037cc <UART_WaitOnFlagUntilTimeout>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d03c      	beq.n	80037a0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800372c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800372e:	e853 3f00 	ldrex	r3, [r3]
 8003732:	623b      	str	r3, [r7, #32]
   return(result);
 8003734:	6a3b      	ldr	r3, [r7, #32]
 8003736:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800373a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	461a      	mov	r2, r3
 8003742:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003744:	633b      	str	r3, [r7, #48]	@ 0x30
 8003746:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003748:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800374a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800374c:	e841 2300 	strex	r3, r2, [r1]
 8003750:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003754:	2b00      	cmp	r3, #0
 8003756:	d1e6      	bne.n	8003726 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	3308      	adds	r3, #8
 800375e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	e853 3f00 	ldrex	r3, [r3]
 8003766:	60fb      	str	r3, [r7, #12]
   return(result);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f023 0301 	bic.w	r3, r3, #1
 800376e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	3308      	adds	r3, #8
 8003776:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003778:	61fa      	str	r2, [r7, #28]
 800377a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800377c:	69b9      	ldr	r1, [r7, #24]
 800377e:	69fa      	ldr	r2, [r7, #28]
 8003780:	e841 2300 	strex	r3, r2, [r1]
 8003784:	617b      	str	r3, [r7, #20]
   return(result);
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1e5      	bne.n	8003758 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2220      	movs	r2, #32
 8003790:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e011      	b.n	80037c4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2220      	movs	r2, #32
 80037a4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2220      	movs	r2, #32
 80037aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80037c2:	2300      	movs	r3, #0
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3758      	adds	r7, #88	@ 0x58
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	603b      	str	r3, [r7, #0]
 80037d8:	4613      	mov	r3, r2
 80037da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037dc:	e04f      	b.n	800387e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037e4:	d04b      	beq.n	800387e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037e6:	f7fd fa0b 	bl	8000c00 <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d302      	bcc.n	80037fc <UART_WaitOnFlagUntilTimeout+0x30>
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d101      	bne.n	8003800 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e04e      	b.n	800389e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0304 	and.w	r3, r3, #4
 800380a:	2b00      	cmp	r3, #0
 800380c:	d037      	beq.n	800387e <UART_WaitOnFlagUntilTimeout+0xb2>
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	2b80      	cmp	r3, #128	@ 0x80
 8003812:	d034      	beq.n	800387e <UART_WaitOnFlagUntilTimeout+0xb2>
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2b40      	cmp	r3, #64	@ 0x40
 8003818:	d031      	beq.n	800387e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	69db      	ldr	r3, [r3, #28]
 8003820:	f003 0308 	and.w	r3, r3, #8
 8003824:	2b08      	cmp	r3, #8
 8003826:	d110      	bne.n	800384a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2208      	movs	r2, #8
 800382e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003830:	68f8      	ldr	r0, [r7, #12]
 8003832:	f000 f838 	bl	80038a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2208      	movs	r2, #8
 800383a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e029      	b.n	800389e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	69db      	ldr	r3, [r3, #28]
 8003850:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003854:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003858:	d111      	bne.n	800387e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003862:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003864:	68f8      	ldr	r0, [r7, #12]
 8003866:	f000 f81e 	bl	80038a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2220      	movs	r2, #32
 800386e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e00f      	b.n	800389e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	69da      	ldr	r2, [r3, #28]
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	4013      	ands	r3, r2
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	429a      	cmp	r2, r3
 800388c:	bf0c      	ite	eq
 800388e:	2301      	moveq	r3, #1
 8003890:	2300      	movne	r3, #0
 8003892:	b2db      	uxtb	r3, r3
 8003894:	461a      	mov	r2, r3
 8003896:	79fb      	ldrb	r3, [r7, #7]
 8003898:	429a      	cmp	r2, r3
 800389a:	d0a0      	beq.n	80037de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3710      	adds	r7, #16
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}

080038a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038a6:	b480      	push	{r7}
 80038a8:	b095      	sub	sp, #84	@ 0x54
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038b6:	e853 3f00 	ldrex	r3, [r3]
 80038ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80038bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	461a      	mov	r2, r3
 80038ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80038ce:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80038d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80038d4:	e841 2300 	strex	r3, r2, [r1]
 80038d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80038da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d1e6      	bne.n	80038ae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	3308      	adds	r3, #8
 80038e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038e8:	6a3b      	ldr	r3, [r7, #32]
 80038ea:	e853 3f00 	ldrex	r3, [r3]
 80038ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	f023 0301 	bic.w	r3, r3, #1
 80038f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	3308      	adds	r3, #8
 80038fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003900:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003902:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003904:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003906:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003908:	e841 2300 	strex	r3, r2, [r1]
 800390c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800390e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003910:	2b00      	cmp	r3, #0
 8003912:	d1e5      	bne.n	80038e0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003918:	2b01      	cmp	r3, #1
 800391a:	d118      	bne.n	800394e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	e853 3f00 	ldrex	r3, [r3]
 8003928:	60bb      	str	r3, [r7, #8]
   return(result);
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	f023 0310 	bic.w	r3, r3, #16
 8003930:	647b      	str	r3, [r7, #68]	@ 0x44
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	461a      	mov	r2, r3
 8003938:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800393a:	61bb      	str	r3, [r7, #24]
 800393c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800393e:	6979      	ldr	r1, [r7, #20]
 8003940:	69ba      	ldr	r2, [r7, #24]
 8003942:	e841 2300 	strex	r3, r2, [r1]
 8003946:	613b      	str	r3, [r7, #16]
   return(result);
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1e6      	bne.n	800391c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2220      	movs	r2, #32
 8003952:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003962:	bf00      	nop
 8003964:	3754      	adds	r7, #84	@ 0x54
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
	...

08003970 <__NVIC_SetPriority>:
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	4603      	mov	r3, r0
 8003978:	6039      	str	r1, [r7, #0]
 800397a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800397c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003980:	2b00      	cmp	r3, #0
 8003982:	db0a      	blt.n	800399a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	b2da      	uxtb	r2, r3
 8003988:	490c      	ldr	r1, [pc, #48]	@ (80039bc <__NVIC_SetPriority+0x4c>)
 800398a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800398e:	0112      	lsls	r2, r2, #4
 8003990:	b2d2      	uxtb	r2, r2
 8003992:	440b      	add	r3, r1
 8003994:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003998:	e00a      	b.n	80039b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	b2da      	uxtb	r2, r3
 800399e:	4908      	ldr	r1, [pc, #32]	@ (80039c0 <__NVIC_SetPriority+0x50>)
 80039a0:	79fb      	ldrb	r3, [r7, #7]
 80039a2:	f003 030f 	and.w	r3, r3, #15
 80039a6:	3b04      	subs	r3, #4
 80039a8:	0112      	lsls	r2, r2, #4
 80039aa:	b2d2      	uxtb	r2, r2
 80039ac:	440b      	add	r3, r1
 80039ae:	761a      	strb	r2, [r3, #24]
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr
 80039bc:	e000e100 	.word	0xe000e100
 80039c0:	e000ed00 	.word	0xe000ed00

080039c4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80039c4:	b580      	push	{r7, lr}
 80039c6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80039c8:	4b05      	ldr	r3, [pc, #20]	@ (80039e0 <SysTick_Handler+0x1c>)
 80039ca:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80039cc:	f001 fe14 	bl	80055f8 <xTaskGetSchedulerState>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d001      	beq.n	80039da <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80039d6:	f002 fe17 	bl	8006608 <xPortSysTickHandler>
  }
}
 80039da:	bf00      	nop
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	e000e010 	.word	0xe000e010

080039e4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80039e8:	2100      	movs	r1, #0
 80039ea:	f06f 0004 	mvn.w	r0, #4
 80039ee:	f7ff ffbf 	bl	8003970 <__NVIC_SetPriority>
#endif
}
 80039f2:	bf00      	nop
 80039f4:	bd80      	pop	{r7, pc}
	...

080039f8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039fe:	f3ef 8305 	mrs	r3, IPSR
 8003a02:	603b      	str	r3, [r7, #0]
  return(result);
 8003a04:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d003      	beq.n	8003a12 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003a0a:	f06f 0305 	mvn.w	r3, #5
 8003a0e:	607b      	str	r3, [r7, #4]
 8003a10:	e00c      	b.n	8003a2c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003a12:	4b0a      	ldr	r3, [pc, #40]	@ (8003a3c <osKernelInitialize+0x44>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d105      	bne.n	8003a26 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003a1a:	4b08      	ldr	r3, [pc, #32]	@ (8003a3c <osKernelInitialize+0x44>)
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003a20:	2300      	movs	r3, #0
 8003a22:	607b      	str	r3, [r7, #4]
 8003a24:	e002      	b.n	8003a2c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003a26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003a2a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003a2c:	687b      	ldr	r3, [r7, #4]
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	370c      	adds	r7, #12
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	20000170 	.word	0x20000170

08003a40 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b082      	sub	sp, #8
 8003a44:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a46:	f3ef 8305 	mrs	r3, IPSR
 8003a4a:	603b      	str	r3, [r7, #0]
  return(result);
 8003a4c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d003      	beq.n	8003a5a <osKernelStart+0x1a>
    stat = osErrorISR;
 8003a52:	f06f 0305 	mvn.w	r3, #5
 8003a56:	607b      	str	r3, [r7, #4]
 8003a58:	e010      	b.n	8003a7c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a88 <osKernelStart+0x48>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d109      	bne.n	8003a76 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003a62:	f7ff ffbf 	bl	80039e4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003a66:	4b08      	ldr	r3, [pc, #32]	@ (8003a88 <osKernelStart+0x48>)
 8003a68:	2202      	movs	r2, #2
 8003a6a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003a6c:	f001 f960 	bl	8004d30 <vTaskStartScheduler>
      stat = osOK;
 8003a70:	2300      	movs	r3, #0
 8003a72:	607b      	str	r3, [r7, #4]
 8003a74:	e002      	b.n	8003a7c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003a76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003a7a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003a7c:	687b      	ldr	r3, [r7, #4]
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	20000170 	.word	0x20000170

08003a8c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b08e      	sub	sp, #56	@ 0x38
 8003a90:	af04      	add	r7, sp, #16
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a9c:	f3ef 8305 	mrs	r3, IPSR
 8003aa0:	617b      	str	r3, [r7, #20]
  return(result);
 8003aa2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d17e      	bne.n	8003ba6 <osThreadNew+0x11a>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d07b      	beq.n	8003ba6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003aae:	2380      	movs	r3, #128	@ 0x80
 8003ab0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003ab2:	2318      	movs	r3, #24
 8003ab4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003aba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003abe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d045      	beq.n	8003b52 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d002      	beq.n	8003ad4 <osThreadNew+0x48>
        name = attr->name;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d002      	beq.n	8003ae2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d008      	beq.n	8003afa <osThreadNew+0x6e>
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	2b38      	cmp	r3, #56	@ 0x38
 8003aec:	d805      	bhi.n	8003afa <osThreadNew+0x6e>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <osThreadNew+0x72>
        return (NULL);
 8003afa:	2300      	movs	r3, #0
 8003afc:	e054      	b.n	8003ba8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d003      	beq.n	8003b0e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	089b      	lsrs	r3, r3, #2
 8003b0c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d00e      	beq.n	8003b34 <osThreadNew+0xa8>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	2ba7      	cmp	r3, #167	@ 0xa7
 8003b1c:	d90a      	bls.n	8003b34 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d006      	beq.n	8003b34 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d002      	beq.n	8003b34 <osThreadNew+0xa8>
        mem = 1;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	61bb      	str	r3, [r7, #24]
 8003b32:	e010      	b.n	8003b56 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d10c      	bne.n	8003b56 <osThreadNew+0xca>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d108      	bne.n	8003b56 <osThreadNew+0xca>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d104      	bne.n	8003b56 <osThreadNew+0xca>
          mem = 0;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	61bb      	str	r3, [r7, #24]
 8003b50:	e001      	b.n	8003b56 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003b52:	2300      	movs	r3, #0
 8003b54:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d110      	bne.n	8003b7e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003b64:	9202      	str	r2, [sp, #8]
 8003b66:	9301      	str	r3, [sp, #4]
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	9300      	str	r3, [sp, #0]
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	6a3a      	ldr	r2, [r7, #32]
 8003b70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	f000 fee8 	bl	8004948 <xTaskCreateStatic>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	613b      	str	r3, [r7, #16]
 8003b7c:	e013      	b.n	8003ba6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d110      	bne.n	8003ba6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003b84:	6a3b      	ldr	r3, [r7, #32]
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	f107 0310 	add.w	r3, r7, #16
 8003b8c:	9301      	str	r3, [sp, #4]
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	9300      	str	r3, [sp, #0]
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	f000 ff36 	bl	8004a08 <xTaskCreate>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d001      	beq.n	8003ba6 <osThreadNew+0x11a>
            hTask = NULL;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003ba6:	693b      	ldr	r3, [r7, #16]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3728      	adds	r7, #40	@ 0x28
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b088      	sub	sp, #32
 8003bb4:	af02      	add	r7, sp, #8
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d002      	beq.n	8003bca <osThreadFlagsSet+0x1a>
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	da03      	bge.n	8003bd2 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8003bca:	f06f 0303 	mvn.w	r3, #3
 8003bce:	60fb      	str	r3, [r7, #12]
 8003bd0:	e035      	b.n	8003c3e <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8003bd2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003bd6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bd8:	f3ef 8305 	mrs	r3, IPSR
 8003bdc:	613b      	str	r3, [r7, #16]
  return(result);
 8003bde:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d01f      	beq.n	8003c24 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8003be4:	2300      	movs	r3, #0
 8003be6:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8003be8:	f107 0308 	add.w	r3, r7, #8
 8003bec:	9300      	str	r3, [sp, #0]
 8003bee:	2300      	movs	r3, #0
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	6839      	ldr	r1, [r7, #0]
 8003bf4:	6978      	ldr	r0, [r7, #20]
 8003bf6:	f001 feaf 	bl	8005958 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8003bfa:	f107 030c 	add.w	r3, r7, #12
 8003bfe:	2200      	movs	r2, #0
 8003c00:	9200      	str	r2, [sp, #0]
 8003c02:	2200      	movs	r2, #0
 8003c04:	2100      	movs	r1, #0
 8003c06:	6978      	ldr	r0, [r7, #20]
 8003c08:	f001 fea6 	bl	8005958 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d015      	beq.n	8003c3e <osThreadFlagsSet+0x8e>
 8003c12:	4b0d      	ldr	r3, [pc, #52]	@ (8003c48 <osThreadFlagsSet+0x98>)
 8003c14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c18:	601a      	str	r2, [r3, #0]
 8003c1a:	f3bf 8f4f 	dsb	sy
 8003c1e:	f3bf 8f6f 	isb	sy
 8003c22:	e00c      	b.n	8003c3e <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8003c24:	2300      	movs	r3, #0
 8003c26:	2201      	movs	r2, #1
 8003c28:	6839      	ldr	r1, [r7, #0]
 8003c2a:	6978      	ldr	r0, [r7, #20]
 8003c2c:	f001 fdd2 	bl	80057d4 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8003c30:	f107 030c 	add.w	r3, r7, #12
 8003c34:	2200      	movs	r2, #0
 8003c36:	2100      	movs	r1, #0
 8003c38:	6978      	ldr	r0, [r7, #20]
 8003c3a:	f001 fdcb 	bl	80057d4 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3718      	adds	r7, #24
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	e000ed04 	.word	0xe000ed04

08003c4c <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b08c      	sub	sp, #48	@ 0x30
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	60f8      	str	r0, [r7, #12]
 8003c54:	60b9      	str	r1, [r7, #8]
 8003c56:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c58:	f3ef 8305 	mrs	r3, IPSR
 8003c5c:	617b      	str	r3, [r7, #20]
  return(result);
 8003c5e:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d003      	beq.n	8003c6c <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8003c64:	f06f 0305 	mvn.w	r3, #5
 8003c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c6a:	e06b      	b.n	8003d44 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	da03      	bge.n	8003c7a <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8003c72:	f06f 0303 	mvn.w	r3, #3
 8003c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c78:	e064      	b.n	8003d44 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d002      	beq.n	8003c8a <osThreadFlagsWait+0x3e>
      clear = 0U;
 8003c84:	2300      	movs	r3, #0
 8003c86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c88:	e001      	b.n	8003c8e <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8003c96:	f001 f967 	bl	8004f68 <xTaskGetTickCount>
 8003c9a:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8003c9c:	f107 0210 	add.w	r2, r7, #16
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ca4:	2000      	movs	r0, #0
 8003ca6:	f001 fd35 	bl	8005714 <xTaskNotifyWait>
 8003caa:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d137      	bne.n	8003d22 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8003cb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	f003 0301 	and.w	r3, r3, #1
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d00c      	beq.n	8003ce6 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8003ccc:	68fa      	ldr	r2, [r7, #12]
 8003cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	68fa      	ldr	r2, [r7, #12]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d032      	beq.n	8003d3e <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d10f      	bne.n	8003cfe <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8003cde:	f06f 0302 	mvn.w	r3, #2
 8003ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8003ce4:	e02e      	b.n	8003d44 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cea:	4013      	ands	r3, r2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d128      	bne.n	8003d42 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d103      	bne.n	8003cfe <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8003cf6:	f06f 0302 	mvn.w	r3, #2
 8003cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8003cfc:	e022      	b.n	8003d44 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8003cfe:	f001 f933 	bl	8004f68 <xTaskGetTickCount>
 8003d02:	4602      	mov	r2, r0
 8003d04:	6a3b      	ldr	r3, [r7, #32]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8003d0a:	69ba      	ldr	r2, [r7, #24]
 8003d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d902      	bls.n	8003d18 <osThreadFlagsWait+0xcc>
          tout  = 0;
 8003d12:	2300      	movs	r3, #0
 8003d14:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d16:	e00e      	b.n	8003d36 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8003d18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d20:	e009      	b.n	8003d36 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d103      	bne.n	8003d30 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8003d28:	f06f 0302 	mvn.w	r3, #2
 8003d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d2e:	e002      	b.n	8003d36 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8003d30:	f06f 0301 	mvn.w	r3, #1
 8003d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d1af      	bne.n	8003c9c <osThreadFlagsWait+0x50>
 8003d3c:	e002      	b.n	8003d44 <osThreadFlagsWait+0xf8>
            break;
 8003d3e:	bf00      	nop
 8003d40:	e000      	b.n	8003d44 <osThreadFlagsWait+0xf8>
            break;
 8003d42:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8003d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3730      	adds	r7, #48	@ 0x30
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}

08003d4e <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003d4e:	b580      	push	{r7, lr}
 8003d50:	b084      	sub	sp, #16
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d56:	f3ef 8305 	mrs	r3, IPSR
 8003d5a:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d5c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d003      	beq.n	8003d6a <osDelay+0x1c>
    stat = osErrorISR;
 8003d62:	f06f 0305 	mvn.w	r3, #5
 8003d66:	60fb      	str	r3, [r7, #12]
 8003d68:	e007      	b.n	8003d7a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d002      	beq.n	8003d7a <osDelay+0x2c>
      vTaskDelay(ticks);
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f000 ffa5 	bl	8004cc4 <vTaskDelay>
    }
  }

  return (stat);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3710      	adds	r7, #16
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}

08003d84 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003d84:	b480      	push	{r7}
 8003d86:	b085      	sub	sp, #20
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	60f8      	str	r0, [r7, #12]
 8003d8c:	60b9      	str	r1, [r7, #8]
 8003d8e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	4a07      	ldr	r2, [pc, #28]	@ (8003db0 <vApplicationGetIdleTaskMemory+0x2c>)
 8003d94:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	4a06      	ldr	r2, [pc, #24]	@ (8003db4 <vApplicationGetIdleTaskMemory+0x30>)
 8003d9a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2280      	movs	r2, #128	@ 0x80
 8003da0:	601a      	str	r2, [r3, #0]
}
 8003da2:	bf00      	nop
 8003da4:	3714      	adds	r7, #20
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	20000174 	.word	0x20000174
 8003db4:	2000021c 	.word	0x2000021c

08003db8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003db8:	b480      	push	{r7}
 8003dba:	b085      	sub	sp, #20
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	4a07      	ldr	r2, [pc, #28]	@ (8003de4 <vApplicationGetTimerTaskMemory+0x2c>)
 8003dc8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	4a06      	ldr	r2, [pc, #24]	@ (8003de8 <vApplicationGetTimerTaskMemory+0x30>)
 8003dce:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003dd6:	601a      	str	r2, [r3, #0]
}
 8003dd8:	bf00      	nop
 8003dda:	3714      	adds	r7, #20
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr
 8003de4:	2000041c 	.word	0x2000041c
 8003de8:	200004c4 	.word	0x200004c4

08003dec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	f103 0208 	add.w	r2, r3, #8
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003e04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f103 0208 	add.w	r2, r3, #8
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f103 0208 	add.w	r2, r3, #8
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003e20:	bf00      	nop
 8003e22:	370c      	adds	r7, #12
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr

08003e2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003e3a:	bf00      	nop
 8003e3c:	370c      	adds	r7, #12
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr

08003e46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003e46:	b480      	push	{r7}
 8003e48:	b085      	sub	sp, #20
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
 8003e4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	68fa      	ldr	r2, [r7, #12]
 8003e5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	689a      	ldr	r2, [r3, #8]
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	683a      	ldr	r2, [r7, #0]
 8003e6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	683a      	ldr	r2, [r7, #0]
 8003e70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	1c5a      	adds	r2, r3, #1
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	601a      	str	r2, [r3, #0]
}
 8003e82:	bf00      	nop
 8003e84:	3714      	adds	r7, #20
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr

08003e8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003e8e:	b480      	push	{r7}
 8003e90:	b085      	sub	sp, #20
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
 8003e96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ea4:	d103      	bne.n	8003eae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	691b      	ldr	r3, [r3, #16]
 8003eaa:	60fb      	str	r3, [r7, #12]
 8003eac:	e00c      	b.n	8003ec8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	3308      	adds	r3, #8
 8003eb2:	60fb      	str	r3, [r7, #12]
 8003eb4:	e002      	b.n	8003ebc <vListInsert+0x2e>
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	60fb      	str	r3, [r7, #12]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68ba      	ldr	r2, [r7, #8]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d2f6      	bcs.n	8003eb6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	685a      	ldr	r2, [r3, #4]
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	683a      	ldr	r2, [r7, #0]
 8003ed6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	68fa      	ldr	r2, [r7, #12]
 8003edc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	683a      	ldr	r2, [r7, #0]
 8003ee2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	1c5a      	adds	r2, r3, #1
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	601a      	str	r2, [r3, #0]
}
 8003ef4:	bf00      	nop
 8003ef6:	3714      	adds	r7, #20
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr

08003f00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003f00:	b480      	push	{r7}
 8003f02:	b085      	sub	sp, #20
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	691b      	ldr	r3, [r3, #16]
 8003f0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	6892      	ldr	r2, [r2, #8]
 8003f16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	6852      	ldr	r2, [r2, #4]
 8003f20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d103      	bne.n	8003f34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	689a      	ldr	r2, [r3, #8]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	1e5a      	subs	r2, r3, #1
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3714      	adds	r7, #20
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d10b      	bne.n	8003f80 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f6c:	f383 8811 	msr	BASEPRI, r3
 8003f70:	f3bf 8f6f 	isb	sy
 8003f74:	f3bf 8f4f 	dsb	sy
 8003f78:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003f7a:	bf00      	nop
 8003f7c:	bf00      	nop
 8003f7e:	e7fd      	b.n	8003f7c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003f80:	f002 fab2 	bl	80064e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f8c:	68f9      	ldr	r1, [r7, #12]
 8003f8e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003f90:	fb01 f303 	mul.w	r3, r1, r3
 8003f94:	441a      	add	r2, r3
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	68f9      	ldr	r1, [r7, #12]
 8003fb4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003fb6:	fb01 f303 	mul.w	r3, r1, r3
 8003fba:	441a      	add	r2, r3
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	22ff      	movs	r2, #255	@ 0xff
 8003fc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	22ff      	movs	r2, #255	@ 0xff
 8003fcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d114      	bne.n	8004000 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d01a      	beq.n	8004014 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	3310      	adds	r3, #16
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f001 f942 	bl	800526c <xTaskRemoveFromEventList>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d012      	beq.n	8004014 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003fee:	4b0d      	ldr	r3, [pc, #52]	@ (8004024 <xQueueGenericReset+0xd0>)
 8003ff0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ff4:	601a      	str	r2, [r3, #0]
 8003ff6:	f3bf 8f4f 	dsb	sy
 8003ffa:	f3bf 8f6f 	isb	sy
 8003ffe:	e009      	b.n	8004014 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	3310      	adds	r3, #16
 8004004:	4618      	mov	r0, r3
 8004006:	f7ff fef1 	bl	8003dec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	3324      	adds	r3, #36	@ 0x24
 800400e:	4618      	mov	r0, r3
 8004010:	f7ff feec 	bl	8003dec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004014:	f002 fa9a 	bl	800654c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004018:	2301      	movs	r3, #1
}
 800401a:	4618      	mov	r0, r3
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	e000ed04 	.word	0xe000ed04

08004028 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004028:	b580      	push	{r7, lr}
 800402a:	b08e      	sub	sp, #56	@ 0x38
 800402c:	af02      	add	r7, sp, #8
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	607a      	str	r2, [r7, #4]
 8004034:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d10b      	bne.n	8004054 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800403c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004040:	f383 8811 	msr	BASEPRI, r3
 8004044:	f3bf 8f6f 	isb	sy
 8004048:	f3bf 8f4f 	dsb	sy
 800404c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800404e:	bf00      	nop
 8004050:	bf00      	nop
 8004052:	e7fd      	b.n	8004050 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d10b      	bne.n	8004072 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800405a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800405e:	f383 8811 	msr	BASEPRI, r3
 8004062:	f3bf 8f6f 	isb	sy
 8004066:	f3bf 8f4f 	dsb	sy
 800406a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800406c:	bf00      	nop
 800406e:	bf00      	nop
 8004070:	e7fd      	b.n	800406e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d002      	beq.n	800407e <xQueueGenericCreateStatic+0x56>
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d001      	beq.n	8004082 <xQueueGenericCreateStatic+0x5a>
 800407e:	2301      	movs	r3, #1
 8004080:	e000      	b.n	8004084 <xQueueGenericCreateStatic+0x5c>
 8004082:	2300      	movs	r3, #0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d10b      	bne.n	80040a0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800408c:	f383 8811 	msr	BASEPRI, r3
 8004090:	f3bf 8f6f 	isb	sy
 8004094:	f3bf 8f4f 	dsb	sy
 8004098:	623b      	str	r3, [r7, #32]
}
 800409a:	bf00      	nop
 800409c:	bf00      	nop
 800409e:	e7fd      	b.n	800409c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d102      	bne.n	80040ac <xQueueGenericCreateStatic+0x84>
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d101      	bne.n	80040b0 <xQueueGenericCreateStatic+0x88>
 80040ac:	2301      	movs	r3, #1
 80040ae:	e000      	b.n	80040b2 <xQueueGenericCreateStatic+0x8a>
 80040b0:	2300      	movs	r3, #0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d10b      	bne.n	80040ce <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80040b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040ba:	f383 8811 	msr	BASEPRI, r3
 80040be:	f3bf 8f6f 	isb	sy
 80040c2:	f3bf 8f4f 	dsb	sy
 80040c6:	61fb      	str	r3, [r7, #28]
}
 80040c8:	bf00      	nop
 80040ca:	bf00      	nop
 80040cc:	e7fd      	b.n	80040ca <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80040ce:	2350      	movs	r3, #80	@ 0x50
 80040d0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	2b50      	cmp	r3, #80	@ 0x50
 80040d6:	d00b      	beq.n	80040f0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80040d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040dc:	f383 8811 	msr	BASEPRI, r3
 80040e0:	f3bf 8f6f 	isb	sy
 80040e4:	f3bf 8f4f 	dsb	sy
 80040e8:	61bb      	str	r3, [r7, #24]
}
 80040ea:	bf00      	nop
 80040ec:	bf00      	nop
 80040ee:	e7fd      	b.n	80040ec <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80040f0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80040f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d00d      	beq.n	8004118 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80040fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004104:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800410a:	9300      	str	r3, [sp, #0]
 800410c:	4613      	mov	r3, r2
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	68b9      	ldr	r1, [r7, #8]
 8004112:	68f8      	ldr	r0, [r7, #12]
 8004114:	f000 f805 	bl	8004122 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800411a:	4618      	mov	r0, r3
 800411c:	3730      	adds	r7, #48	@ 0x30
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}

08004122 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004122:	b580      	push	{r7, lr}
 8004124:	b084      	sub	sp, #16
 8004126:	af00      	add	r7, sp, #0
 8004128:	60f8      	str	r0, [r7, #12]
 800412a:	60b9      	str	r1, [r7, #8]
 800412c:	607a      	str	r2, [r7, #4]
 800412e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d103      	bne.n	800413e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	69ba      	ldr	r2, [r7, #24]
 800413a:	601a      	str	r2, [r3, #0]
 800413c:	e002      	b.n	8004144 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	68ba      	ldr	r2, [r7, #8]
 800414e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004150:	2101      	movs	r1, #1
 8004152:	69b8      	ldr	r0, [r7, #24]
 8004154:	f7ff fefe 	bl	8003f54 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004158:	69bb      	ldr	r3, [r7, #24]
 800415a:	78fa      	ldrb	r2, [r7, #3]
 800415c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004160:	bf00      	nop
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b08e      	sub	sp, #56	@ 0x38
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]
 8004174:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004176:	2300      	movs	r3, #0
 8004178:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800417e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004180:	2b00      	cmp	r3, #0
 8004182:	d10b      	bne.n	800419c <xQueueGenericSend+0x34>
	__asm volatile
 8004184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004188:	f383 8811 	msr	BASEPRI, r3
 800418c:	f3bf 8f6f 	isb	sy
 8004190:	f3bf 8f4f 	dsb	sy
 8004194:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004196:	bf00      	nop
 8004198:	bf00      	nop
 800419a:	e7fd      	b.n	8004198 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d103      	bne.n	80041aa <xQueueGenericSend+0x42>
 80041a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d101      	bne.n	80041ae <xQueueGenericSend+0x46>
 80041aa:	2301      	movs	r3, #1
 80041ac:	e000      	b.n	80041b0 <xQueueGenericSend+0x48>
 80041ae:	2300      	movs	r3, #0
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d10b      	bne.n	80041cc <xQueueGenericSend+0x64>
	__asm volatile
 80041b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b8:	f383 8811 	msr	BASEPRI, r3
 80041bc:	f3bf 8f6f 	isb	sy
 80041c0:	f3bf 8f4f 	dsb	sy
 80041c4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80041c6:	bf00      	nop
 80041c8:	bf00      	nop
 80041ca:	e7fd      	b.n	80041c8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d103      	bne.n	80041da <xQueueGenericSend+0x72>
 80041d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d101      	bne.n	80041de <xQueueGenericSend+0x76>
 80041da:	2301      	movs	r3, #1
 80041dc:	e000      	b.n	80041e0 <xQueueGenericSend+0x78>
 80041de:	2300      	movs	r3, #0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d10b      	bne.n	80041fc <xQueueGenericSend+0x94>
	__asm volatile
 80041e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041e8:	f383 8811 	msr	BASEPRI, r3
 80041ec:	f3bf 8f6f 	isb	sy
 80041f0:	f3bf 8f4f 	dsb	sy
 80041f4:	623b      	str	r3, [r7, #32]
}
 80041f6:	bf00      	nop
 80041f8:	bf00      	nop
 80041fa:	e7fd      	b.n	80041f8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80041fc:	f001 f9fc 	bl	80055f8 <xTaskGetSchedulerState>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d102      	bne.n	800420c <xQueueGenericSend+0xa4>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d101      	bne.n	8004210 <xQueueGenericSend+0xa8>
 800420c:	2301      	movs	r3, #1
 800420e:	e000      	b.n	8004212 <xQueueGenericSend+0xaa>
 8004210:	2300      	movs	r3, #0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d10b      	bne.n	800422e <xQueueGenericSend+0xc6>
	__asm volatile
 8004216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800421a:	f383 8811 	msr	BASEPRI, r3
 800421e:	f3bf 8f6f 	isb	sy
 8004222:	f3bf 8f4f 	dsb	sy
 8004226:	61fb      	str	r3, [r7, #28]
}
 8004228:	bf00      	nop
 800422a:	bf00      	nop
 800422c:	e7fd      	b.n	800422a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800422e:	f002 f95b 	bl	80064e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004234:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800423a:	429a      	cmp	r2, r3
 800423c:	d302      	bcc.n	8004244 <xQueueGenericSend+0xdc>
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	2b02      	cmp	r3, #2
 8004242:	d129      	bne.n	8004298 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004244:	683a      	ldr	r2, [r7, #0]
 8004246:	68b9      	ldr	r1, [r7, #8]
 8004248:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800424a:	f000 fa0f 	bl	800466c <prvCopyDataToQueue>
 800424e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004254:	2b00      	cmp	r3, #0
 8004256:	d010      	beq.n	800427a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800425a:	3324      	adds	r3, #36	@ 0x24
 800425c:	4618      	mov	r0, r3
 800425e:	f001 f805 	bl	800526c <xTaskRemoveFromEventList>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d013      	beq.n	8004290 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004268:	4b3f      	ldr	r3, [pc, #252]	@ (8004368 <xQueueGenericSend+0x200>)
 800426a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800426e:	601a      	str	r2, [r3, #0]
 8004270:	f3bf 8f4f 	dsb	sy
 8004274:	f3bf 8f6f 	isb	sy
 8004278:	e00a      	b.n	8004290 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800427a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800427c:	2b00      	cmp	r3, #0
 800427e:	d007      	beq.n	8004290 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004280:	4b39      	ldr	r3, [pc, #228]	@ (8004368 <xQueueGenericSend+0x200>)
 8004282:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004286:	601a      	str	r2, [r3, #0]
 8004288:	f3bf 8f4f 	dsb	sy
 800428c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004290:	f002 f95c 	bl	800654c <vPortExitCritical>
				return pdPASS;
 8004294:	2301      	movs	r3, #1
 8004296:	e063      	b.n	8004360 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d103      	bne.n	80042a6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800429e:	f002 f955 	bl	800654c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80042a2:	2300      	movs	r3, #0
 80042a4:	e05c      	b.n	8004360 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80042a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d106      	bne.n	80042ba <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80042ac:	f107 0314 	add.w	r3, r7, #20
 80042b0:	4618      	mov	r0, r3
 80042b2:	f001 f83f 	bl	8005334 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80042b6:	2301      	movs	r3, #1
 80042b8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80042ba:	f002 f947 	bl	800654c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80042be:	f000 fda7 	bl	8004e10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80042c2:	f002 f911 	bl	80064e8 <vPortEnterCritical>
 80042c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80042cc:	b25b      	sxtb	r3, r3
 80042ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042d2:	d103      	bne.n	80042dc <xQueueGenericSend+0x174>
 80042d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80042e2:	b25b      	sxtb	r3, r3
 80042e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042e8:	d103      	bne.n	80042f2 <xQueueGenericSend+0x18a>
 80042ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042f2:	f002 f92b 	bl	800654c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80042f6:	1d3a      	adds	r2, r7, #4
 80042f8:	f107 0314 	add.w	r3, r7, #20
 80042fc:	4611      	mov	r1, r2
 80042fe:	4618      	mov	r0, r3
 8004300:	f001 f82e 	bl	8005360 <xTaskCheckForTimeOut>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d124      	bne.n	8004354 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800430a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800430c:	f000 faa6 	bl	800485c <prvIsQueueFull>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d018      	beq.n	8004348 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004318:	3310      	adds	r3, #16
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	4611      	mov	r1, r2
 800431e:	4618      	mov	r0, r3
 8004320:	f000 ff52 	bl	80051c8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004324:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004326:	f000 fa31 	bl	800478c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800432a:	f000 fd7f 	bl	8004e2c <xTaskResumeAll>
 800432e:	4603      	mov	r3, r0
 8004330:	2b00      	cmp	r3, #0
 8004332:	f47f af7c 	bne.w	800422e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004336:	4b0c      	ldr	r3, [pc, #48]	@ (8004368 <xQueueGenericSend+0x200>)
 8004338:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800433c:	601a      	str	r2, [r3, #0]
 800433e:	f3bf 8f4f 	dsb	sy
 8004342:	f3bf 8f6f 	isb	sy
 8004346:	e772      	b.n	800422e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004348:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800434a:	f000 fa1f 	bl	800478c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800434e:	f000 fd6d 	bl	8004e2c <xTaskResumeAll>
 8004352:	e76c      	b.n	800422e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004354:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004356:	f000 fa19 	bl	800478c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800435a:	f000 fd67 	bl	8004e2c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800435e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004360:	4618      	mov	r0, r3
 8004362:	3738      	adds	r7, #56	@ 0x38
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	e000ed04 	.word	0xe000ed04

0800436c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b090      	sub	sp, #64	@ 0x40
 8004370:	af00      	add	r7, sp, #0
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	60b9      	str	r1, [r7, #8]
 8004376:	607a      	str	r2, [r7, #4]
 8004378:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800437e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004380:	2b00      	cmp	r3, #0
 8004382:	d10b      	bne.n	800439c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004388:	f383 8811 	msr	BASEPRI, r3
 800438c:	f3bf 8f6f 	isb	sy
 8004390:	f3bf 8f4f 	dsb	sy
 8004394:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004396:	bf00      	nop
 8004398:	bf00      	nop
 800439a:	e7fd      	b.n	8004398 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d103      	bne.n	80043aa <xQueueGenericSendFromISR+0x3e>
 80043a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <xQueueGenericSendFromISR+0x42>
 80043aa:	2301      	movs	r3, #1
 80043ac:	e000      	b.n	80043b0 <xQueueGenericSendFromISR+0x44>
 80043ae:	2300      	movs	r3, #0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d10b      	bne.n	80043cc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80043b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043b8:	f383 8811 	msr	BASEPRI, r3
 80043bc:	f3bf 8f6f 	isb	sy
 80043c0:	f3bf 8f4f 	dsb	sy
 80043c4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80043c6:	bf00      	nop
 80043c8:	bf00      	nop
 80043ca:	e7fd      	b.n	80043c8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d103      	bne.n	80043da <xQueueGenericSendFromISR+0x6e>
 80043d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d101      	bne.n	80043de <xQueueGenericSendFromISR+0x72>
 80043da:	2301      	movs	r3, #1
 80043dc:	e000      	b.n	80043e0 <xQueueGenericSendFromISR+0x74>
 80043de:	2300      	movs	r3, #0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d10b      	bne.n	80043fc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80043e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043e8:	f383 8811 	msr	BASEPRI, r3
 80043ec:	f3bf 8f6f 	isb	sy
 80043f0:	f3bf 8f4f 	dsb	sy
 80043f4:	623b      	str	r3, [r7, #32]
}
 80043f6:	bf00      	nop
 80043f8:	bf00      	nop
 80043fa:	e7fd      	b.n	80043f8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80043fc:	f002 f954 	bl	80066a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004400:	f3ef 8211 	mrs	r2, BASEPRI
 8004404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004408:	f383 8811 	msr	BASEPRI, r3
 800440c:	f3bf 8f6f 	isb	sy
 8004410:	f3bf 8f4f 	dsb	sy
 8004414:	61fa      	str	r2, [r7, #28]
 8004416:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004418:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800441a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800441c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800441e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004424:	429a      	cmp	r2, r3
 8004426:	d302      	bcc.n	800442e <xQueueGenericSendFromISR+0xc2>
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	2b02      	cmp	r3, #2
 800442c:	d12f      	bne.n	800448e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800442e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004430:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004434:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800443a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800443c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	68b9      	ldr	r1, [r7, #8]
 8004442:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004444:	f000 f912 	bl	800466c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004448:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800444c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004450:	d112      	bne.n	8004478 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004456:	2b00      	cmp	r3, #0
 8004458:	d016      	beq.n	8004488 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800445a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800445c:	3324      	adds	r3, #36	@ 0x24
 800445e:	4618      	mov	r0, r3
 8004460:	f000 ff04 	bl	800526c <xTaskRemoveFromEventList>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00e      	beq.n	8004488 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d00b      	beq.n	8004488 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	601a      	str	r2, [r3, #0]
 8004476:	e007      	b.n	8004488 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004478:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800447c:	3301      	adds	r3, #1
 800447e:	b2db      	uxtb	r3, r3
 8004480:	b25a      	sxtb	r2, r3
 8004482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004484:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004488:	2301      	movs	r3, #1
 800448a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800448c:	e001      	b.n	8004492 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800448e:	2300      	movs	r3, #0
 8004490:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004494:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800449c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800449e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3740      	adds	r7, #64	@ 0x40
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b08c      	sub	sp, #48	@ 0x30
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80044b4:	2300      	movs	r3, #0
 80044b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80044bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d10b      	bne.n	80044da <xQueueReceive+0x32>
	__asm volatile
 80044c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044c6:	f383 8811 	msr	BASEPRI, r3
 80044ca:	f3bf 8f6f 	isb	sy
 80044ce:	f3bf 8f4f 	dsb	sy
 80044d2:	623b      	str	r3, [r7, #32]
}
 80044d4:	bf00      	nop
 80044d6:	bf00      	nop
 80044d8:	e7fd      	b.n	80044d6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d103      	bne.n	80044e8 <xQueueReceive+0x40>
 80044e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d101      	bne.n	80044ec <xQueueReceive+0x44>
 80044e8:	2301      	movs	r3, #1
 80044ea:	e000      	b.n	80044ee <xQueueReceive+0x46>
 80044ec:	2300      	movs	r3, #0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10b      	bne.n	800450a <xQueueReceive+0x62>
	__asm volatile
 80044f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044f6:	f383 8811 	msr	BASEPRI, r3
 80044fa:	f3bf 8f6f 	isb	sy
 80044fe:	f3bf 8f4f 	dsb	sy
 8004502:	61fb      	str	r3, [r7, #28]
}
 8004504:	bf00      	nop
 8004506:	bf00      	nop
 8004508:	e7fd      	b.n	8004506 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800450a:	f001 f875 	bl	80055f8 <xTaskGetSchedulerState>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d102      	bne.n	800451a <xQueueReceive+0x72>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d101      	bne.n	800451e <xQueueReceive+0x76>
 800451a:	2301      	movs	r3, #1
 800451c:	e000      	b.n	8004520 <xQueueReceive+0x78>
 800451e:	2300      	movs	r3, #0
 8004520:	2b00      	cmp	r3, #0
 8004522:	d10b      	bne.n	800453c <xQueueReceive+0x94>
	__asm volatile
 8004524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004528:	f383 8811 	msr	BASEPRI, r3
 800452c:	f3bf 8f6f 	isb	sy
 8004530:	f3bf 8f4f 	dsb	sy
 8004534:	61bb      	str	r3, [r7, #24]
}
 8004536:	bf00      	nop
 8004538:	bf00      	nop
 800453a:	e7fd      	b.n	8004538 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800453c:	f001 ffd4 	bl	80064e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004544:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004548:	2b00      	cmp	r3, #0
 800454a:	d01f      	beq.n	800458c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800454c:	68b9      	ldr	r1, [r7, #8]
 800454e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004550:	f000 f8f6 	bl	8004740 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004556:	1e5a      	subs	r2, r3, #1
 8004558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800455a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800455c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00f      	beq.n	8004584 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004566:	3310      	adds	r3, #16
 8004568:	4618      	mov	r0, r3
 800456a:	f000 fe7f 	bl	800526c <xTaskRemoveFromEventList>
 800456e:	4603      	mov	r3, r0
 8004570:	2b00      	cmp	r3, #0
 8004572:	d007      	beq.n	8004584 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004574:	4b3c      	ldr	r3, [pc, #240]	@ (8004668 <xQueueReceive+0x1c0>)
 8004576:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800457a:	601a      	str	r2, [r3, #0]
 800457c:	f3bf 8f4f 	dsb	sy
 8004580:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004584:	f001 ffe2 	bl	800654c <vPortExitCritical>
				return pdPASS;
 8004588:	2301      	movs	r3, #1
 800458a:	e069      	b.n	8004660 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d103      	bne.n	800459a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004592:	f001 ffdb 	bl	800654c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004596:	2300      	movs	r3, #0
 8004598:	e062      	b.n	8004660 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800459a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800459c:	2b00      	cmp	r3, #0
 800459e:	d106      	bne.n	80045ae <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80045a0:	f107 0310 	add.w	r3, r7, #16
 80045a4:	4618      	mov	r0, r3
 80045a6:	f000 fec5 	bl	8005334 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80045aa:	2301      	movs	r3, #1
 80045ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80045ae:	f001 ffcd 	bl	800654c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80045b2:	f000 fc2d 	bl	8004e10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80045b6:	f001 ff97 	bl	80064e8 <vPortEnterCritical>
 80045ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045c0:	b25b      	sxtb	r3, r3
 80045c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045c6:	d103      	bne.n	80045d0 <xQueueReceive+0x128>
 80045c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80045d6:	b25b      	sxtb	r3, r3
 80045d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045dc:	d103      	bne.n	80045e6 <xQueueReceive+0x13e>
 80045de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80045e6:	f001 ffb1 	bl	800654c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80045ea:	1d3a      	adds	r2, r7, #4
 80045ec:	f107 0310 	add.w	r3, r7, #16
 80045f0:	4611      	mov	r1, r2
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 feb4 	bl	8005360 <xTaskCheckForTimeOut>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d123      	bne.n	8004646 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80045fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004600:	f000 f916 	bl	8004830 <prvIsQueueEmpty>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d017      	beq.n	800463a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800460a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800460c:	3324      	adds	r3, #36	@ 0x24
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	4611      	mov	r1, r2
 8004612:	4618      	mov	r0, r3
 8004614:	f000 fdd8 	bl	80051c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004618:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800461a:	f000 f8b7 	bl	800478c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800461e:	f000 fc05 	bl	8004e2c <xTaskResumeAll>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d189      	bne.n	800453c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004628:	4b0f      	ldr	r3, [pc, #60]	@ (8004668 <xQueueReceive+0x1c0>)
 800462a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800462e:	601a      	str	r2, [r3, #0]
 8004630:	f3bf 8f4f 	dsb	sy
 8004634:	f3bf 8f6f 	isb	sy
 8004638:	e780      	b.n	800453c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800463a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800463c:	f000 f8a6 	bl	800478c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004640:	f000 fbf4 	bl	8004e2c <xTaskResumeAll>
 8004644:	e77a      	b.n	800453c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004646:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004648:	f000 f8a0 	bl	800478c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800464c:	f000 fbee 	bl	8004e2c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004650:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004652:	f000 f8ed 	bl	8004830 <prvIsQueueEmpty>
 8004656:	4603      	mov	r3, r0
 8004658:	2b00      	cmp	r3, #0
 800465a:	f43f af6f 	beq.w	800453c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800465e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004660:	4618      	mov	r0, r3
 8004662:	3730      	adds	r7, #48	@ 0x30
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	e000ed04 	.word	0xe000ed04

0800466c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b086      	sub	sp, #24
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004678:	2300      	movs	r3, #0
 800467a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004680:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004686:	2b00      	cmp	r3, #0
 8004688:	d10d      	bne.n	80046a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d14d      	bne.n	800472e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	4618      	mov	r0, r3
 8004698:	f000 ffcc 	bl	8005634 <xTaskPriorityDisinherit>
 800469c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2200      	movs	r2, #0
 80046a2:	609a      	str	r2, [r3, #8]
 80046a4:	e043      	b.n	800472e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d119      	bne.n	80046e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6858      	ldr	r0, [r3, #4]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b4:	461a      	mov	r2, r3
 80046b6:	68b9      	ldr	r1, [r7, #8]
 80046b8:	f002 fcef 	bl	800709a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	685a      	ldr	r2, [r3, #4]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c4:	441a      	add	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d32b      	bcc.n	800472e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	605a      	str	r2, [r3, #4]
 80046de:	e026      	b.n	800472e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	68d8      	ldr	r0, [r3, #12]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e8:	461a      	mov	r2, r3
 80046ea:	68b9      	ldr	r1, [r7, #8]
 80046ec:	f002 fcd5 	bl	800709a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	68da      	ldr	r2, [r3, #12]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f8:	425b      	negs	r3, r3
 80046fa:	441a      	add	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	68da      	ldr	r2, [r3, #12]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	429a      	cmp	r2, r3
 800470a:	d207      	bcs.n	800471c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	689a      	ldr	r2, [r3, #8]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004714:	425b      	negs	r3, r3
 8004716:	441a      	add	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2b02      	cmp	r3, #2
 8004720:	d105      	bne.n	800472e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d002      	beq.n	800472e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	3b01      	subs	r3, #1
 800472c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	1c5a      	adds	r2, r3, #1
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004736:	697b      	ldr	r3, [r7, #20]
}
 8004738:	4618      	mov	r0, r3
 800473a:	3718      	adds	r7, #24
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800474e:	2b00      	cmp	r3, #0
 8004750:	d018      	beq.n	8004784 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	68da      	ldr	r2, [r3, #12]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800475a:	441a      	add	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68da      	ldr	r2, [r3, #12]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	429a      	cmp	r2, r3
 800476a:	d303      	bcc.n	8004774 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	68d9      	ldr	r1, [r3, #12]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477c:	461a      	mov	r2, r3
 800477e:	6838      	ldr	r0, [r7, #0]
 8004780:	f002 fc8b 	bl	800709a <memcpy>
	}
}
 8004784:	bf00      	nop
 8004786:	3708      	adds	r7, #8
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b084      	sub	sp, #16
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004794:	f001 fea8 	bl	80064e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800479e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80047a0:	e011      	b.n	80047c6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d012      	beq.n	80047d0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	3324      	adds	r3, #36	@ 0x24
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 fd5c 	bl	800526c <xTaskRemoveFromEventList>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d001      	beq.n	80047be <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80047ba:	f000 fe35 	bl	8005428 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80047be:	7bfb      	ldrb	r3, [r7, #15]
 80047c0:	3b01      	subs	r3, #1
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80047c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	dce9      	bgt.n	80047a2 <prvUnlockQueue+0x16>
 80047ce:	e000      	b.n	80047d2 <prvUnlockQueue+0x46>
					break;
 80047d0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	22ff      	movs	r2, #255	@ 0xff
 80047d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80047da:	f001 feb7 	bl	800654c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80047de:	f001 fe83 	bl	80064e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80047e8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80047ea:	e011      	b.n	8004810 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	691b      	ldr	r3, [r3, #16]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d012      	beq.n	800481a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	3310      	adds	r3, #16
 80047f8:	4618      	mov	r0, r3
 80047fa:	f000 fd37 	bl	800526c <xTaskRemoveFromEventList>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d001      	beq.n	8004808 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004804:	f000 fe10 	bl	8005428 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004808:	7bbb      	ldrb	r3, [r7, #14]
 800480a:	3b01      	subs	r3, #1
 800480c:	b2db      	uxtb	r3, r3
 800480e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004810:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004814:	2b00      	cmp	r3, #0
 8004816:	dce9      	bgt.n	80047ec <prvUnlockQueue+0x60>
 8004818:	e000      	b.n	800481c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800481a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	22ff      	movs	r2, #255	@ 0xff
 8004820:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004824:	f001 fe92 	bl	800654c <vPortExitCritical>
}
 8004828:	bf00      	nop
 800482a:	3710      	adds	r7, #16
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004838:	f001 fe56 	bl	80064e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004840:	2b00      	cmp	r3, #0
 8004842:	d102      	bne.n	800484a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004844:	2301      	movs	r3, #1
 8004846:	60fb      	str	r3, [r7, #12]
 8004848:	e001      	b.n	800484e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800484a:	2300      	movs	r3, #0
 800484c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800484e:	f001 fe7d 	bl	800654c <vPortExitCritical>

	return xReturn;
 8004852:	68fb      	ldr	r3, [r7, #12]
}
 8004854:	4618      	mov	r0, r3
 8004856:	3710      	adds	r7, #16
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004864:	f001 fe40 	bl	80064e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004870:	429a      	cmp	r2, r3
 8004872:	d102      	bne.n	800487a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004874:	2301      	movs	r3, #1
 8004876:	60fb      	str	r3, [r7, #12]
 8004878:	e001      	b.n	800487e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800487a:	2300      	movs	r3, #0
 800487c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800487e:	f001 fe65 	bl	800654c <vPortExitCritical>

	return xReturn;
 8004882:	68fb      	ldr	r3, [r7, #12]
}
 8004884:	4618      	mov	r0, r3
 8004886:	3710      	adds	r7, #16
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800488c:	b480      	push	{r7}
 800488e:	b085      	sub	sp, #20
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004896:	2300      	movs	r3, #0
 8004898:	60fb      	str	r3, [r7, #12]
 800489a:	e014      	b.n	80048c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800489c:	4a0f      	ldr	r2, [pc, #60]	@ (80048dc <vQueueAddToRegistry+0x50>)
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d10b      	bne.n	80048c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80048a8:	490c      	ldr	r1, [pc, #48]	@ (80048dc <vQueueAddToRegistry+0x50>)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	683a      	ldr	r2, [r7, #0]
 80048ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80048b2:	4a0a      	ldr	r2, [pc, #40]	@ (80048dc <vQueueAddToRegistry+0x50>)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	00db      	lsls	r3, r3, #3
 80048b8:	4413      	add	r3, r2
 80048ba:	687a      	ldr	r2, [r7, #4]
 80048bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80048be:	e006      	b.n	80048ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	3301      	adds	r3, #1
 80048c4:	60fb      	str	r3, [r7, #12]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2b07      	cmp	r3, #7
 80048ca:	d9e7      	bls.n	800489c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80048cc:	bf00      	nop
 80048ce:	bf00      	nop
 80048d0:	3714      	adds	r7, #20
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr
 80048da:	bf00      	nop
 80048dc:	200008c4 	.word	0x200008c4

080048e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b086      	sub	sp, #24
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	60f8      	str	r0, [r7, #12]
 80048e8:	60b9      	str	r1, [r7, #8]
 80048ea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80048f0:	f001 fdfa 	bl	80064e8 <vPortEnterCritical>
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80048fa:	b25b      	sxtb	r3, r3
 80048fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004900:	d103      	bne.n	800490a <vQueueWaitForMessageRestricted+0x2a>
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	2200      	movs	r2, #0
 8004906:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004910:	b25b      	sxtb	r3, r3
 8004912:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004916:	d103      	bne.n	8004920 <vQueueWaitForMessageRestricted+0x40>
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	2200      	movs	r2, #0
 800491c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004920:	f001 fe14 	bl	800654c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004928:	2b00      	cmp	r3, #0
 800492a:	d106      	bne.n	800493a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	3324      	adds	r3, #36	@ 0x24
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	68b9      	ldr	r1, [r7, #8]
 8004934:	4618      	mov	r0, r3
 8004936:	f000 fc6d 	bl	8005214 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800493a:	6978      	ldr	r0, [r7, #20]
 800493c:	f7ff ff26 	bl	800478c <prvUnlockQueue>
	}
 8004940:	bf00      	nop
 8004942:	3718      	adds	r7, #24
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004948:	b580      	push	{r7, lr}
 800494a:	b08e      	sub	sp, #56	@ 0x38
 800494c:	af04      	add	r7, sp, #16
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]
 8004954:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004958:	2b00      	cmp	r3, #0
 800495a:	d10b      	bne.n	8004974 <xTaskCreateStatic+0x2c>
	__asm volatile
 800495c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004960:	f383 8811 	msr	BASEPRI, r3
 8004964:	f3bf 8f6f 	isb	sy
 8004968:	f3bf 8f4f 	dsb	sy
 800496c:	623b      	str	r3, [r7, #32]
}
 800496e:	bf00      	nop
 8004970:	bf00      	nop
 8004972:	e7fd      	b.n	8004970 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004976:	2b00      	cmp	r3, #0
 8004978:	d10b      	bne.n	8004992 <xTaskCreateStatic+0x4a>
	__asm volatile
 800497a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800497e:	f383 8811 	msr	BASEPRI, r3
 8004982:	f3bf 8f6f 	isb	sy
 8004986:	f3bf 8f4f 	dsb	sy
 800498a:	61fb      	str	r3, [r7, #28]
}
 800498c:	bf00      	nop
 800498e:	bf00      	nop
 8004990:	e7fd      	b.n	800498e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004992:	23a8      	movs	r3, #168	@ 0xa8
 8004994:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	2ba8      	cmp	r3, #168	@ 0xa8
 800499a:	d00b      	beq.n	80049b4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800499c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049a0:	f383 8811 	msr	BASEPRI, r3
 80049a4:	f3bf 8f6f 	isb	sy
 80049a8:	f3bf 8f4f 	dsb	sy
 80049ac:	61bb      	str	r3, [r7, #24]
}
 80049ae:	bf00      	nop
 80049b0:	bf00      	nop
 80049b2:	e7fd      	b.n	80049b0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80049b4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80049b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d01e      	beq.n	80049fa <xTaskCreateStatic+0xb2>
 80049bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d01b      	beq.n	80049fa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80049c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049c4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80049c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80049ca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80049cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ce:	2202      	movs	r2, #2
 80049d0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80049d4:	2300      	movs	r3, #0
 80049d6:	9303      	str	r3, [sp, #12]
 80049d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049da:	9302      	str	r3, [sp, #8]
 80049dc:	f107 0314 	add.w	r3, r7, #20
 80049e0:	9301      	str	r3, [sp, #4]
 80049e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e4:	9300      	str	r3, [sp, #0]
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	68b9      	ldr	r1, [r7, #8]
 80049ec:	68f8      	ldr	r0, [r7, #12]
 80049ee:	f000 f851 	bl	8004a94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80049f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80049f4:	f000 f8f6 	bl	8004be4 <prvAddNewTaskToReadyList>
 80049f8:	e001      	b.n	80049fe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80049fa:	2300      	movs	r3, #0
 80049fc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80049fe:	697b      	ldr	r3, [r7, #20]
	}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3728      	adds	r7, #40	@ 0x28
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}

08004a08 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b08c      	sub	sp, #48	@ 0x30
 8004a0c:	af04      	add	r7, sp, #16
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	603b      	str	r3, [r7, #0]
 8004a14:	4613      	mov	r3, r2
 8004a16:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004a18:	88fb      	ldrh	r3, [r7, #6]
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f001 fe85 	bl	800672c <pvPortMalloc>
 8004a22:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00e      	beq.n	8004a48 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004a2a:	20a8      	movs	r0, #168	@ 0xa8
 8004a2c:	f001 fe7e 	bl	800672c <pvPortMalloc>
 8004a30:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d003      	beq.n	8004a40 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	697a      	ldr	r2, [r7, #20]
 8004a3c:	631a      	str	r2, [r3, #48]	@ 0x30
 8004a3e:	e005      	b.n	8004a4c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004a40:	6978      	ldr	r0, [r7, #20]
 8004a42:	f001 ff41 	bl	80068c8 <vPortFree>
 8004a46:	e001      	b.n	8004a4c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d017      	beq.n	8004a82 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004a52:	69fb      	ldr	r3, [r7, #28]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004a5a:	88fa      	ldrh	r2, [r7, #6]
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	9303      	str	r3, [sp, #12]
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	9302      	str	r3, [sp, #8]
 8004a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a66:	9301      	str	r3, [sp, #4]
 8004a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a6a:	9300      	str	r3, [sp, #0]
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	68b9      	ldr	r1, [r7, #8]
 8004a70:	68f8      	ldr	r0, [r7, #12]
 8004a72:	f000 f80f 	bl	8004a94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a76:	69f8      	ldr	r0, [r7, #28]
 8004a78:	f000 f8b4 	bl	8004be4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	61bb      	str	r3, [r7, #24]
 8004a80:	e002      	b.n	8004a88 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004a82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004a86:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004a88:	69bb      	ldr	r3, [r7, #24]
	}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3720      	adds	r7, #32
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
	...

08004a94 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b088      	sub	sp, #32
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	60b9      	str	r1, [r7, #8]
 8004a9e:	607a      	str	r2, [r7, #4]
 8004aa0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aa4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	461a      	mov	r2, r3
 8004aac:	21a5      	movs	r1, #165	@ 0xa5
 8004aae:	f002 fa23 	bl	8006ef8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004abc:	3b01      	subs	r3, #1
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	4413      	add	r3, r2
 8004ac2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	f023 0307 	bic.w	r3, r3, #7
 8004aca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004acc:	69bb      	ldr	r3, [r7, #24]
 8004ace:	f003 0307 	and.w	r3, r3, #7
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d00b      	beq.n	8004aee <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ada:	f383 8811 	msr	BASEPRI, r3
 8004ade:	f3bf 8f6f 	isb	sy
 8004ae2:	f3bf 8f4f 	dsb	sy
 8004ae6:	617b      	str	r3, [r7, #20]
}
 8004ae8:	bf00      	nop
 8004aea:	bf00      	nop
 8004aec:	e7fd      	b.n	8004aea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d01f      	beq.n	8004b34 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004af4:	2300      	movs	r3, #0
 8004af6:	61fb      	str	r3, [r7, #28]
 8004af8:	e012      	b.n	8004b20 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004afa:	68ba      	ldr	r2, [r7, #8]
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	4413      	add	r3, r2
 8004b00:	7819      	ldrb	r1, [r3, #0]
 8004b02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b04:	69fb      	ldr	r3, [r7, #28]
 8004b06:	4413      	add	r3, r2
 8004b08:	3334      	adds	r3, #52	@ 0x34
 8004b0a:	460a      	mov	r2, r1
 8004b0c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004b0e:	68ba      	ldr	r2, [r7, #8]
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	4413      	add	r3, r2
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d006      	beq.n	8004b28 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	61fb      	str	r3, [r7, #28]
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	2b0f      	cmp	r3, #15
 8004b24:	d9e9      	bls.n	8004afa <prvInitialiseNewTask+0x66>
 8004b26:	e000      	b.n	8004b2a <prvInitialiseNewTask+0x96>
			{
				break;
 8004b28:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b32:	e003      	b.n	8004b3c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b36:	2200      	movs	r2, #0
 8004b38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b3e:	2b37      	cmp	r3, #55	@ 0x37
 8004b40:	d901      	bls.n	8004b46 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004b42:	2337      	movs	r3, #55	@ 0x37
 8004b44:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b4a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b50:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b54:	2200      	movs	r2, #0
 8004b56:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b5a:	3304      	adds	r3, #4
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f7ff f965 	bl	8003e2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b64:	3318      	adds	r3, #24
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7ff f960 	bl	8003e2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b70:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b74:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b7a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b80:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b84:	2200      	movs	r2, #0
 8004b86:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b94:	3354      	adds	r3, #84	@ 0x54
 8004b96:	224c      	movs	r2, #76	@ 0x4c
 8004b98:	2100      	movs	r1, #0
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f002 f9ac 	bl	8006ef8 <memset>
 8004ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba2:	4a0d      	ldr	r2, [pc, #52]	@ (8004bd8 <prvInitialiseNewTask+0x144>)
 8004ba4:	659a      	str	r2, [r3, #88]	@ 0x58
 8004ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8004bdc <prvInitialiseNewTask+0x148>)
 8004baa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bae:	4a0c      	ldr	r2, [pc, #48]	@ (8004be0 <prvInitialiseNewTask+0x14c>)
 8004bb0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004bb2:	683a      	ldr	r2, [r7, #0]
 8004bb4:	68f9      	ldr	r1, [r7, #12]
 8004bb6:	69b8      	ldr	r0, [r7, #24]
 8004bb8:	f001 fb62 	bl	8006280 <pxPortInitialiseStack>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d002      	beq.n	8004bce <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004bcc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004bce:	bf00      	nop
 8004bd0:	3720      	adds	r7, #32
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	20001b10 	.word	0x20001b10
 8004bdc:	20001b78 	.word	0x20001b78
 8004be0:	20001be0 	.word	0x20001be0

08004be4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004bec:	f001 fc7c 	bl	80064e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004bf0:	4b2d      	ldr	r3, [pc, #180]	@ (8004ca8 <prvAddNewTaskToReadyList+0xc4>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	4a2c      	ldr	r2, [pc, #176]	@ (8004ca8 <prvAddNewTaskToReadyList+0xc4>)
 8004bf8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004bfa:	4b2c      	ldr	r3, [pc, #176]	@ (8004cac <prvAddNewTaskToReadyList+0xc8>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d109      	bne.n	8004c16 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004c02:	4a2a      	ldr	r2, [pc, #168]	@ (8004cac <prvAddNewTaskToReadyList+0xc8>)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004c08:	4b27      	ldr	r3, [pc, #156]	@ (8004ca8 <prvAddNewTaskToReadyList+0xc4>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d110      	bne.n	8004c32 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004c10:	f000 fc2e 	bl	8005470 <prvInitialiseTaskLists>
 8004c14:	e00d      	b.n	8004c32 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004c16:	4b26      	ldr	r3, [pc, #152]	@ (8004cb0 <prvAddNewTaskToReadyList+0xcc>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d109      	bne.n	8004c32 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004c1e:	4b23      	ldr	r3, [pc, #140]	@ (8004cac <prvAddNewTaskToReadyList+0xc8>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d802      	bhi.n	8004c32 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004c2c:	4a1f      	ldr	r2, [pc, #124]	@ (8004cac <prvAddNewTaskToReadyList+0xc8>)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004c32:	4b20      	ldr	r3, [pc, #128]	@ (8004cb4 <prvAddNewTaskToReadyList+0xd0>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	3301      	adds	r3, #1
 8004c38:	4a1e      	ldr	r2, [pc, #120]	@ (8004cb4 <prvAddNewTaskToReadyList+0xd0>)
 8004c3a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004c3c:	4b1d      	ldr	r3, [pc, #116]	@ (8004cb4 <prvAddNewTaskToReadyList+0xd0>)
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c48:	4b1b      	ldr	r3, [pc, #108]	@ (8004cb8 <prvAddNewTaskToReadyList+0xd4>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d903      	bls.n	8004c58 <prvAddNewTaskToReadyList+0x74>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c54:	4a18      	ldr	r2, [pc, #96]	@ (8004cb8 <prvAddNewTaskToReadyList+0xd4>)
 8004c56:	6013      	str	r3, [r2, #0]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	4413      	add	r3, r2
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	4a15      	ldr	r2, [pc, #84]	@ (8004cbc <prvAddNewTaskToReadyList+0xd8>)
 8004c66:	441a      	add	r2, r3
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	3304      	adds	r3, #4
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	4610      	mov	r0, r2
 8004c70:	f7ff f8e9 	bl	8003e46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004c74:	f001 fc6a 	bl	800654c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004c78:	4b0d      	ldr	r3, [pc, #52]	@ (8004cb0 <prvAddNewTaskToReadyList+0xcc>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d00e      	beq.n	8004c9e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004c80:	4b0a      	ldr	r3, [pc, #40]	@ (8004cac <prvAddNewTaskToReadyList+0xc8>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d207      	bcs.n	8004c9e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8004cc0 <prvAddNewTaskToReadyList+0xdc>)
 8004c90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c94:	601a      	str	r2, [r3, #0]
 8004c96:	f3bf 8f4f 	dsb	sy
 8004c9a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c9e:	bf00      	nop
 8004ca0:	3708      	adds	r7, #8
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	20000dd8 	.word	0x20000dd8
 8004cac:	20000904 	.word	0x20000904
 8004cb0:	20000de4 	.word	0x20000de4
 8004cb4:	20000df4 	.word	0x20000df4
 8004cb8:	20000de0 	.word	0x20000de0
 8004cbc:	20000908 	.word	0x20000908
 8004cc0:	e000ed04 	.word	0xe000ed04

08004cc4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d018      	beq.n	8004d08 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004cd6:	4b14      	ldr	r3, [pc, #80]	@ (8004d28 <vTaskDelay+0x64>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d00b      	beq.n	8004cf6 <vTaskDelay+0x32>
	__asm volatile
 8004cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce2:	f383 8811 	msr	BASEPRI, r3
 8004ce6:	f3bf 8f6f 	isb	sy
 8004cea:	f3bf 8f4f 	dsb	sy
 8004cee:	60bb      	str	r3, [r7, #8]
}
 8004cf0:	bf00      	nop
 8004cf2:	bf00      	nop
 8004cf4:	e7fd      	b.n	8004cf2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004cf6:	f000 f88b 	bl	8004e10 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004cfa:	2100      	movs	r1, #0
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 ff11 	bl	8005b24 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004d02:	f000 f893 	bl	8004e2c <xTaskResumeAll>
 8004d06:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d107      	bne.n	8004d1e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004d0e:	4b07      	ldr	r3, [pc, #28]	@ (8004d2c <vTaskDelay+0x68>)
 8004d10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d14:	601a      	str	r2, [r3, #0]
 8004d16:	f3bf 8f4f 	dsb	sy
 8004d1a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004d1e:	bf00      	nop
 8004d20:	3710      	adds	r7, #16
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	20000e00 	.word	0x20000e00
 8004d2c:	e000ed04 	.word	0xe000ed04

08004d30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b08a      	sub	sp, #40	@ 0x28
 8004d34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004d36:	2300      	movs	r3, #0
 8004d38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004d3e:	463a      	mov	r2, r7
 8004d40:	1d39      	adds	r1, r7, #4
 8004d42:	f107 0308 	add.w	r3, r7, #8
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7ff f81c 	bl	8003d84 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004d4c:	6839      	ldr	r1, [r7, #0]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	68ba      	ldr	r2, [r7, #8]
 8004d52:	9202      	str	r2, [sp, #8]
 8004d54:	9301      	str	r3, [sp, #4]
 8004d56:	2300      	movs	r3, #0
 8004d58:	9300      	str	r3, [sp, #0]
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	460a      	mov	r2, r1
 8004d5e:	4924      	ldr	r1, [pc, #144]	@ (8004df0 <vTaskStartScheduler+0xc0>)
 8004d60:	4824      	ldr	r0, [pc, #144]	@ (8004df4 <vTaskStartScheduler+0xc4>)
 8004d62:	f7ff fdf1 	bl	8004948 <xTaskCreateStatic>
 8004d66:	4603      	mov	r3, r0
 8004d68:	4a23      	ldr	r2, [pc, #140]	@ (8004df8 <vTaskStartScheduler+0xc8>)
 8004d6a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004d6c:	4b22      	ldr	r3, [pc, #136]	@ (8004df8 <vTaskStartScheduler+0xc8>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d002      	beq.n	8004d7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004d74:	2301      	movs	r3, #1
 8004d76:	617b      	str	r3, [r7, #20]
 8004d78:	e001      	b.n	8004d7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d102      	bne.n	8004d8a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004d84:	f000 ff22 	bl	8005bcc <xTimerCreateTimerTask>
 8004d88:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d11b      	bne.n	8004dc8 <vTaskStartScheduler+0x98>
	__asm volatile
 8004d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d94:	f383 8811 	msr	BASEPRI, r3
 8004d98:	f3bf 8f6f 	isb	sy
 8004d9c:	f3bf 8f4f 	dsb	sy
 8004da0:	613b      	str	r3, [r7, #16]
}
 8004da2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004da4:	4b15      	ldr	r3, [pc, #84]	@ (8004dfc <vTaskStartScheduler+0xcc>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	3354      	adds	r3, #84	@ 0x54
 8004daa:	4a15      	ldr	r2, [pc, #84]	@ (8004e00 <vTaskStartScheduler+0xd0>)
 8004dac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004dae:	4b15      	ldr	r3, [pc, #84]	@ (8004e04 <vTaskStartScheduler+0xd4>)
 8004db0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004db4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004db6:	4b14      	ldr	r3, [pc, #80]	@ (8004e08 <vTaskStartScheduler+0xd8>)
 8004db8:	2201      	movs	r2, #1
 8004dba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004dbc:	4b13      	ldr	r3, [pc, #76]	@ (8004e0c <vTaskStartScheduler+0xdc>)
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004dc2:	f001 faed 	bl	80063a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004dc6:	e00f      	b.n	8004de8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004dce:	d10b      	bne.n	8004de8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8004dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dd4:	f383 8811 	msr	BASEPRI, r3
 8004dd8:	f3bf 8f6f 	isb	sy
 8004ddc:	f3bf 8f4f 	dsb	sy
 8004de0:	60fb      	str	r3, [r7, #12]
}
 8004de2:	bf00      	nop
 8004de4:	bf00      	nop
 8004de6:	e7fd      	b.n	8004de4 <vTaskStartScheduler+0xb4>
}
 8004de8:	bf00      	nop
 8004dea:	3718      	adds	r7, #24
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	08007570 	.word	0x08007570
 8004df4:	08005441 	.word	0x08005441
 8004df8:	20000dfc 	.word	0x20000dfc
 8004dfc:	20000904 	.word	0x20000904
 8004e00:	2000001c 	.word	0x2000001c
 8004e04:	20000df8 	.word	0x20000df8
 8004e08:	20000de4 	.word	0x20000de4
 8004e0c:	20000ddc 	.word	0x20000ddc

08004e10 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004e10:	b480      	push	{r7}
 8004e12:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004e14:	4b04      	ldr	r3, [pc, #16]	@ (8004e28 <vTaskSuspendAll+0x18>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	3301      	adds	r3, #1
 8004e1a:	4a03      	ldr	r2, [pc, #12]	@ (8004e28 <vTaskSuspendAll+0x18>)
 8004e1c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004e1e:	bf00      	nop
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr
 8004e28:	20000e00 	.word	0x20000e00

08004e2c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b084      	sub	sp, #16
 8004e30:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004e32:	2300      	movs	r3, #0
 8004e34:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004e36:	2300      	movs	r3, #0
 8004e38:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004e3a:	4b42      	ldr	r3, [pc, #264]	@ (8004f44 <xTaskResumeAll+0x118>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d10b      	bne.n	8004e5a <xTaskResumeAll+0x2e>
	__asm volatile
 8004e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e46:	f383 8811 	msr	BASEPRI, r3
 8004e4a:	f3bf 8f6f 	isb	sy
 8004e4e:	f3bf 8f4f 	dsb	sy
 8004e52:	603b      	str	r3, [r7, #0]
}
 8004e54:	bf00      	nop
 8004e56:	bf00      	nop
 8004e58:	e7fd      	b.n	8004e56 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004e5a:	f001 fb45 	bl	80064e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004e5e:	4b39      	ldr	r3, [pc, #228]	@ (8004f44 <xTaskResumeAll+0x118>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	3b01      	subs	r3, #1
 8004e64:	4a37      	ldr	r2, [pc, #220]	@ (8004f44 <xTaskResumeAll+0x118>)
 8004e66:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e68:	4b36      	ldr	r3, [pc, #216]	@ (8004f44 <xTaskResumeAll+0x118>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d162      	bne.n	8004f36 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004e70:	4b35      	ldr	r3, [pc, #212]	@ (8004f48 <xTaskResumeAll+0x11c>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d05e      	beq.n	8004f36 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004e78:	e02f      	b.n	8004eda <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e7a:	4b34      	ldr	r3, [pc, #208]	@ (8004f4c <xTaskResumeAll+0x120>)
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	3318      	adds	r3, #24
 8004e86:	4618      	mov	r0, r3
 8004e88:	f7ff f83a 	bl	8003f00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	3304      	adds	r3, #4
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7ff f835 	bl	8003f00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e9a:	4b2d      	ldr	r3, [pc, #180]	@ (8004f50 <xTaskResumeAll+0x124>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d903      	bls.n	8004eaa <xTaskResumeAll+0x7e>
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea6:	4a2a      	ldr	r2, [pc, #168]	@ (8004f50 <xTaskResumeAll+0x124>)
 8004ea8:	6013      	str	r3, [r2, #0]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004eae:	4613      	mov	r3, r2
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	4413      	add	r3, r2
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	4a27      	ldr	r2, [pc, #156]	@ (8004f54 <xTaskResumeAll+0x128>)
 8004eb8:	441a      	add	r2, r3
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	3304      	adds	r3, #4
 8004ebe:	4619      	mov	r1, r3
 8004ec0:	4610      	mov	r0, r2
 8004ec2:	f7fe ffc0 	bl	8003e46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004eca:	4b23      	ldr	r3, [pc, #140]	@ (8004f58 <xTaskResumeAll+0x12c>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d302      	bcc.n	8004eda <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004ed4:	4b21      	ldr	r3, [pc, #132]	@ (8004f5c <xTaskResumeAll+0x130>)
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004eda:	4b1c      	ldr	r3, [pc, #112]	@ (8004f4c <xTaskResumeAll+0x120>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1cb      	bne.n	8004e7a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d001      	beq.n	8004eec <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004ee8:	f000 fb66 	bl	80055b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004eec:	4b1c      	ldr	r3, [pc, #112]	@ (8004f60 <xTaskResumeAll+0x134>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d010      	beq.n	8004f1a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004ef8:	f000 f846 	bl	8004f88 <xTaskIncrementTick>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d002      	beq.n	8004f08 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004f02:	4b16      	ldr	r3, [pc, #88]	@ (8004f5c <xTaskResumeAll+0x130>)
 8004f04:	2201      	movs	r2, #1
 8004f06:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d1f1      	bne.n	8004ef8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004f14:	4b12      	ldr	r3, [pc, #72]	@ (8004f60 <xTaskResumeAll+0x134>)
 8004f16:	2200      	movs	r2, #0
 8004f18:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004f1a:	4b10      	ldr	r3, [pc, #64]	@ (8004f5c <xTaskResumeAll+0x130>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d009      	beq.n	8004f36 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004f22:	2301      	movs	r3, #1
 8004f24:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004f26:	4b0f      	ldr	r3, [pc, #60]	@ (8004f64 <xTaskResumeAll+0x138>)
 8004f28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f2c:	601a      	str	r2, [r3, #0]
 8004f2e:	f3bf 8f4f 	dsb	sy
 8004f32:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004f36:	f001 fb09 	bl	800654c <vPortExitCritical>

	return xAlreadyYielded;
 8004f3a:	68bb      	ldr	r3, [r7, #8]
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3710      	adds	r7, #16
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	20000e00 	.word	0x20000e00
 8004f48:	20000dd8 	.word	0x20000dd8
 8004f4c:	20000d98 	.word	0x20000d98
 8004f50:	20000de0 	.word	0x20000de0
 8004f54:	20000908 	.word	0x20000908
 8004f58:	20000904 	.word	0x20000904
 8004f5c:	20000dec 	.word	0x20000dec
 8004f60:	20000de8 	.word	0x20000de8
 8004f64:	e000ed04 	.word	0xe000ed04

08004f68 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004f6e:	4b05      	ldr	r3, [pc, #20]	@ (8004f84 <xTaskGetTickCount+0x1c>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004f74:	687b      	ldr	r3, [r7, #4]
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	370c      	adds	r7, #12
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f80:	4770      	bx	lr
 8004f82:	bf00      	nop
 8004f84:	20000ddc 	.word	0x20000ddc

08004f88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f92:	4b4f      	ldr	r3, [pc, #316]	@ (80050d0 <xTaskIncrementTick+0x148>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	f040 8090 	bne.w	80050bc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004f9c:	4b4d      	ldr	r3, [pc, #308]	@ (80050d4 <xTaskIncrementTick+0x14c>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	3301      	adds	r3, #1
 8004fa2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004fa4:	4a4b      	ldr	r2, [pc, #300]	@ (80050d4 <xTaskIncrementTick+0x14c>)
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d121      	bne.n	8004ff4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004fb0:	4b49      	ldr	r3, [pc, #292]	@ (80050d8 <xTaskIncrementTick+0x150>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d00b      	beq.n	8004fd2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8004fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fbe:	f383 8811 	msr	BASEPRI, r3
 8004fc2:	f3bf 8f6f 	isb	sy
 8004fc6:	f3bf 8f4f 	dsb	sy
 8004fca:	603b      	str	r3, [r7, #0]
}
 8004fcc:	bf00      	nop
 8004fce:	bf00      	nop
 8004fd0:	e7fd      	b.n	8004fce <xTaskIncrementTick+0x46>
 8004fd2:	4b41      	ldr	r3, [pc, #260]	@ (80050d8 <xTaskIncrementTick+0x150>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	60fb      	str	r3, [r7, #12]
 8004fd8:	4b40      	ldr	r3, [pc, #256]	@ (80050dc <xTaskIncrementTick+0x154>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a3e      	ldr	r2, [pc, #248]	@ (80050d8 <xTaskIncrementTick+0x150>)
 8004fde:	6013      	str	r3, [r2, #0]
 8004fe0:	4a3e      	ldr	r2, [pc, #248]	@ (80050dc <xTaskIncrementTick+0x154>)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6013      	str	r3, [r2, #0]
 8004fe6:	4b3e      	ldr	r3, [pc, #248]	@ (80050e0 <xTaskIncrementTick+0x158>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	3301      	adds	r3, #1
 8004fec:	4a3c      	ldr	r2, [pc, #240]	@ (80050e0 <xTaskIncrementTick+0x158>)
 8004fee:	6013      	str	r3, [r2, #0]
 8004ff0:	f000 fae2 	bl	80055b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004ff4:	4b3b      	ldr	r3, [pc, #236]	@ (80050e4 <xTaskIncrementTick+0x15c>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	693a      	ldr	r2, [r7, #16]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d349      	bcc.n	8005092 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ffe:	4b36      	ldr	r3, [pc, #216]	@ (80050d8 <xTaskIncrementTick+0x150>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d104      	bne.n	8005012 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005008:	4b36      	ldr	r3, [pc, #216]	@ (80050e4 <xTaskIncrementTick+0x15c>)
 800500a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800500e:	601a      	str	r2, [r3, #0]
					break;
 8005010:	e03f      	b.n	8005092 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005012:	4b31      	ldr	r3, [pc, #196]	@ (80050d8 <xTaskIncrementTick+0x150>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005022:	693a      	ldr	r2, [r7, #16]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	429a      	cmp	r2, r3
 8005028:	d203      	bcs.n	8005032 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800502a:	4a2e      	ldr	r2, [pc, #184]	@ (80050e4 <xTaskIncrementTick+0x15c>)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005030:	e02f      	b.n	8005092 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	3304      	adds	r3, #4
 8005036:	4618      	mov	r0, r3
 8005038:	f7fe ff62 	bl	8003f00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005040:	2b00      	cmp	r3, #0
 8005042:	d004      	beq.n	800504e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	3318      	adds	r3, #24
 8005048:	4618      	mov	r0, r3
 800504a:	f7fe ff59 	bl	8003f00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005052:	4b25      	ldr	r3, [pc, #148]	@ (80050e8 <xTaskIncrementTick+0x160>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	429a      	cmp	r2, r3
 8005058:	d903      	bls.n	8005062 <xTaskIncrementTick+0xda>
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800505e:	4a22      	ldr	r2, [pc, #136]	@ (80050e8 <xTaskIncrementTick+0x160>)
 8005060:	6013      	str	r3, [r2, #0]
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005066:	4613      	mov	r3, r2
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	4413      	add	r3, r2
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	4a1f      	ldr	r2, [pc, #124]	@ (80050ec <xTaskIncrementTick+0x164>)
 8005070:	441a      	add	r2, r3
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	3304      	adds	r3, #4
 8005076:	4619      	mov	r1, r3
 8005078:	4610      	mov	r0, r2
 800507a:	f7fe fee4 	bl	8003e46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005082:	4b1b      	ldr	r3, [pc, #108]	@ (80050f0 <xTaskIncrementTick+0x168>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005088:	429a      	cmp	r2, r3
 800508a:	d3b8      	bcc.n	8004ffe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800508c:	2301      	movs	r3, #1
 800508e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005090:	e7b5      	b.n	8004ffe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005092:	4b17      	ldr	r3, [pc, #92]	@ (80050f0 <xTaskIncrementTick+0x168>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005098:	4914      	ldr	r1, [pc, #80]	@ (80050ec <xTaskIncrementTick+0x164>)
 800509a:	4613      	mov	r3, r2
 800509c:	009b      	lsls	r3, r3, #2
 800509e:	4413      	add	r3, r2
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	440b      	add	r3, r1
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d901      	bls.n	80050ae <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80050aa:	2301      	movs	r3, #1
 80050ac:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80050ae:	4b11      	ldr	r3, [pc, #68]	@ (80050f4 <xTaskIncrementTick+0x16c>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d007      	beq.n	80050c6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80050b6:	2301      	movs	r3, #1
 80050b8:	617b      	str	r3, [r7, #20]
 80050ba:	e004      	b.n	80050c6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80050bc:	4b0e      	ldr	r3, [pc, #56]	@ (80050f8 <xTaskIncrementTick+0x170>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	3301      	adds	r3, #1
 80050c2:	4a0d      	ldr	r2, [pc, #52]	@ (80050f8 <xTaskIncrementTick+0x170>)
 80050c4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80050c6:	697b      	ldr	r3, [r7, #20]
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3718      	adds	r7, #24
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	20000e00 	.word	0x20000e00
 80050d4:	20000ddc 	.word	0x20000ddc
 80050d8:	20000d90 	.word	0x20000d90
 80050dc:	20000d94 	.word	0x20000d94
 80050e0:	20000df0 	.word	0x20000df0
 80050e4:	20000df8 	.word	0x20000df8
 80050e8:	20000de0 	.word	0x20000de0
 80050ec:	20000908 	.word	0x20000908
 80050f0:	20000904 	.word	0x20000904
 80050f4:	20000dec 	.word	0x20000dec
 80050f8:	20000de8 	.word	0x20000de8

080050fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80050fc:	b480      	push	{r7}
 80050fe:	b085      	sub	sp, #20
 8005100:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005102:	4b2b      	ldr	r3, [pc, #172]	@ (80051b0 <vTaskSwitchContext+0xb4>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d003      	beq.n	8005112 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800510a:	4b2a      	ldr	r3, [pc, #168]	@ (80051b4 <vTaskSwitchContext+0xb8>)
 800510c:	2201      	movs	r2, #1
 800510e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005110:	e047      	b.n	80051a2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005112:	4b28      	ldr	r3, [pc, #160]	@ (80051b4 <vTaskSwitchContext+0xb8>)
 8005114:	2200      	movs	r2, #0
 8005116:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005118:	4b27      	ldr	r3, [pc, #156]	@ (80051b8 <vTaskSwitchContext+0xbc>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	60fb      	str	r3, [r7, #12]
 800511e:	e011      	b.n	8005144 <vTaskSwitchContext+0x48>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10b      	bne.n	800513e <vTaskSwitchContext+0x42>
	__asm volatile
 8005126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800512a:	f383 8811 	msr	BASEPRI, r3
 800512e:	f3bf 8f6f 	isb	sy
 8005132:	f3bf 8f4f 	dsb	sy
 8005136:	607b      	str	r3, [r7, #4]
}
 8005138:	bf00      	nop
 800513a:	bf00      	nop
 800513c:	e7fd      	b.n	800513a <vTaskSwitchContext+0x3e>
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	3b01      	subs	r3, #1
 8005142:	60fb      	str	r3, [r7, #12]
 8005144:	491d      	ldr	r1, [pc, #116]	@ (80051bc <vTaskSwitchContext+0xc0>)
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	4613      	mov	r3, r2
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	4413      	add	r3, r2
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	440b      	add	r3, r1
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d0e3      	beq.n	8005120 <vTaskSwitchContext+0x24>
 8005158:	68fa      	ldr	r2, [r7, #12]
 800515a:	4613      	mov	r3, r2
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	4413      	add	r3, r2
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	4a16      	ldr	r2, [pc, #88]	@ (80051bc <vTaskSwitchContext+0xc0>)
 8005164:	4413      	add	r3, r2
 8005166:	60bb      	str	r3, [r7, #8]
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	685a      	ldr	r2, [r3, #4]
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	605a      	str	r2, [r3, #4]
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	685a      	ldr	r2, [r3, #4]
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	3308      	adds	r3, #8
 800517a:	429a      	cmp	r2, r3
 800517c:	d104      	bne.n	8005188 <vTaskSwitchContext+0x8c>
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	685a      	ldr	r2, [r3, #4]
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	605a      	str	r2, [r3, #4]
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	4a0c      	ldr	r2, [pc, #48]	@ (80051c0 <vTaskSwitchContext+0xc4>)
 8005190:	6013      	str	r3, [r2, #0]
 8005192:	4a09      	ldr	r2, [pc, #36]	@ (80051b8 <vTaskSwitchContext+0xbc>)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005198:	4b09      	ldr	r3, [pc, #36]	@ (80051c0 <vTaskSwitchContext+0xc4>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	3354      	adds	r3, #84	@ 0x54
 800519e:	4a09      	ldr	r2, [pc, #36]	@ (80051c4 <vTaskSwitchContext+0xc8>)
 80051a0:	6013      	str	r3, [r2, #0]
}
 80051a2:	bf00      	nop
 80051a4:	3714      	adds	r7, #20
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr
 80051ae:	bf00      	nop
 80051b0:	20000e00 	.word	0x20000e00
 80051b4:	20000dec 	.word	0x20000dec
 80051b8:	20000de0 	.word	0x20000de0
 80051bc:	20000908 	.word	0x20000908
 80051c0:	20000904 	.word	0x20000904
 80051c4:	2000001c 	.word	0x2000001c

080051c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b084      	sub	sp, #16
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d10b      	bne.n	80051f0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80051d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051dc:	f383 8811 	msr	BASEPRI, r3
 80051e0:	f3bf 8f6f 	isb	sy
 80051e4:	f3bf 8f4f 	dsb	sy
 80051e8:	60fb      	str	r3, [r7, #12]
}
 80051ea:	bf00      	nop
 80051ec:	bf00      	nop
 80051ee:	e7fd      	b.n	80051ec <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80051f0:	4b07      	ldr	r3, [pc, #28]	@ (8005210 <vTaskPlaceOnEventList+0x48>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	3318      	adds	r3, #24
 80051f6:	4619      	mov	r1, r3
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f7fe fe48 	bl	8003e8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80051fe:	2101      	movs	r1, #1
 8005200:	6838      	ldr	r0, [r7, #0]
 8005202:	f000 fc8f 	bl	8005b24 <prvAddCurrentTaskToDelayedList>
}
 8005206:	bf00      	nop
 8005208:	3710      	adds	r7, #16
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop
 8005210:	20000904 	.word	0x20000904

08005214 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005214:	b580      	push	{r7, lr}
 8005216:	b086      	sub	sp, #24
 8005218:	af00      	add	r7, sp, #0
 800521a:	60f8      	str	r0, [r7, #12]
 800521c:	60b9      	str	r1, [r7, #8]
 800521e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d10b      	bne.n	800523e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800522a:	f383 8811 	msr	BASEPRI, r3
 800522e:	f3bf 8f6f 	isb	sy
 8005232:	f3bf 8f4f 	dsb	sy
 8005236:	617b      	str	r3, [r7, #20]
}
 8005238:	bf00      	nop
 800523a:	bf00      	nop
 800523c:	e7fd      	b.n	800523a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800523e:	4b0a      	ldr	r3, [pc, #40]	@ (8005268 <vTaskPlaceOnEventListRestricted+0x54>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	3318      	adds	r3, #24
 8005244:	4619      	mov	r1, r3
 8005246:	68f8      	ldr	r0, [r7, #12]
 8005248:	f7fe fdfd 	bl	8003e46 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d002      	beq.n	8005258 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005252:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005256:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005258:	6879      	ldr	r1, [r7, #4]
 800525a:	68b8      	ldr	r0, [r7, #8]
 800525c:	f000 fc62 	bl	8005b24 <prvAddCurrentTaskToDelayedList>
	}
 8005260:	bf00      	nop
 8005262:	3718      	adds	r7, #24
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}
 8005268:	20000904 	.word	0x20000904

0800526c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b086      	sub	sp, #24
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d10b      	bne.n	800529a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005286:	f383 8811 	msr	BASEPRI, r3
 800528a:	f3bf 8f6f 	isb	sy
 800528e:	f3bf 8f4f 	dsb	sy
 8005292:	60fb      	str	r3, [r7, #12]
}
 8005294:	bf00      	nop
 8005296:	bf00      	nop
 8005298:	e7fd      	b.n	8005296 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	3318      	adds	r3, #24
 800529e:	4618      	mov	r0, r3
 80052a0:	f7fe fe2e 	bl	8003f00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052a4:	4b1d      	ldr	r3, [pc, #116]	@ (800531c <xTaskRemoveFromEventList+0xb0>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d11d      	bne.n	80052e8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	3304      	adds	r3, #4
 80052b0:	4618      	mov	r0, r3
 80052b2:	f7fe fe25 	bl	8003f00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052ba:	4b19      	ldr	r3, [pc, #100]	@ (8005320 <xTaskRemoveFromEventList+0xb4>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d903      	bls.n	80052ca <xTaskRemoveFromEventList+0x5e>
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c6:	4a16      	ldr	r2, [pc, #88]	@ (8005320 <xTaskRemoveFromEventList+0xb4>)
 80052c8:	6013      	str	r3, [r2, #0]
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052ce:	4613      	mov	r3, r2
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	4413      	add	r3, r2
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	4a13      	ldr	r2, [pc, #76]	@ (8005324 <xTaskRemoveFromEventList+0xb8>)
 80052d8:	441a      	add	r2, r3
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	3304      	adds	r3, #4
 80052de:	4619      	mov	r1, r3
 80052e0:	4610      	mov	r0, r2
 80052e2:	f7fe fdb0 	bl	8003e46 <vListInsertEnd>
 80052e6:	e005      	b.n	80052f4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	3318      	adds	r3, #24
 80052ec:	4619      	mov	r1, r3
 80052ee:	480e      	ldr	r0, [pc, #56]	@ (8005328 <xTaskRemoveFromEventList+0xbc>)
 80052f0:	f7fe fda9 	bl	8003e46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052f8:	4b0c      	ldr	r3, [pc, #48]	@ (800532c <xTaskRemoveFromEventList+0xc0>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052fe:	429a      	cmp	r2, r3
 8005300:	d905      	bls.n	800530e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005302:	2301      	movs	r3, #1
 8005304:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005306:	4b0a      	ldr	r3, [pc, #40]	@ (8005330 <xTaskRemoveFromEventList+0xc4>)
 8005308:	2201      	movs	r2, #1
 800530a:	601a      	str	r2, [r3, #0]
 800530c:	e001      	b.n	8005312 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800530e:	2300      	movs	r3, #0
 8005310:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005312:	697b      	ldr	r3, [r7, #20]
}
 8005314:	4618      	mov	r0, r3
 8005316:	3718      	adds	r7, #24
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}
 800531c:	20000e00 	.word	0x20000e00
 8005320:	20000de0 	.word	0x20000de0
 8005324:	20000908 	.word	0x20000908
 8005328:	20000d98 	.word	0x20000d98
 800532c:	20000904 	.word	0x20000904
 8005330:	20000dec 	.word	0x20000dec

08005334 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800533c:	4b06      	ldr	r3, [pc, #24]	@ (8005358 <vTaskInternalSetTimeOutState+0x24>)
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005344:	4b05      	ldr	r3, [pc, #20]	@ (800535c <vTaskInternalSetTimeOutState+0x28>)
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	605a      	str	r2, [r3, #4]
}
 800534c:	bf00      	nop
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr
 8005358:	20000df0 	.word	0x20000df0
 800535c:	20000ddc 	.word	0x20000ddc

08005360 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b088      	sub	sp, #32
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d10b      	bne.n	8005388 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005374:	f383 8811 	msr	BASEPRI, r3
 8005378:	f3bf 8f6f 	isb	sy
 800537c:	f3bf 8f4f 	dsb	sy
 8005380:	613b      	str	r3, [r7, #16]
}
 8005382:	bf00      	nop
 8005384:	bf00      	nop
 8005386:	e7fd      	b.n	8005384 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d10b      	bne.n	80053a6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800538e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005392:	f383 8811 	msr	BASEPRI, r3
 8005396:	f3bf 8f6f 	isb	sy
 800539a:	f3bf 8f4f 	dsb	sy
 800539e:	60fb      	str	r3, [r7, #12]
}
 80053a0:	bf00      	nop
 80053a2:	bf00      	nop
 80053a4:	e7fd      	b.n	80053a2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80053a6:	f001 f89f 	bl	80064e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80053aa:	4b1d      	ldr	r3, [pc, #116]	@ (8005420 <xTaskCheckForTimeOut+0xc0>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	69ba      	ldr	r2, [r7, #24]
 80053b6:	1ad3      	subs	r3, r2, r3
 80053b8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80053c2:	d102      	bne.n	80053ca <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80053c4:	2300      	movs	r3, #0
 80053c6:	61fb      	str	r3, [r7, #28]
 80053c8:	e023      	b.n	8005412 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	4b15      	ldr	r3, [pc, #84]	@ (8005424 <xTaskCheckForTimeOut+0xc4>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d007      	beq.n	80053e6 <xTaskCheckForTimeOut+0x86>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	69ba      	ldr	r2, [r7, #24]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d302      	bcc.n	80053e6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80053e0:	2301      	movs	r3, #1
 80053e2:	61fb      	str	r3, [r7, #28]
 80053e4:	e015      	b.n	8005412 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d20b      	bcs.n	8005408 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	1ad2      	subs	r2, r2, r3
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f7ff ff99 	bl	8005334 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005402:	2300      	movs	r3, #0
 8005404:	61fb      	str	r3, [r7, #28]
 8005406:	e004      	b.n	8005412 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	2200      	movs	r2, #0
 800540c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800540e:	2301      	movs	r3, #1
 8005410:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005412:	f001 f89b 	bl	800654c <vPortExitCritical>

	return xReturn;
 8005416:	69fb      	ldr	r3, [r7, #28]
}
 8005418:	4618      	mov	r0, r3
 800541a:	3720      	adds	r7, #32
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}
 8005420:	20000ddc 	.word	0x20000ddc
 8005424:	20000df0 	.word	0x20000df0

08005428 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005428:	b480      	push	{r7}
 800542a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800542c:	4b03      	ldr	r3, [pc, #12]	@ (800543c <vTaskMissedYield+0x14>)
 800542e:	2201      	movs	r2, #1
 8005430:	601a      	str	r2, [r3, #0]
}
 8005432:	bf00      	nop
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr
 800543c:	20000dec 	.word	0x20000dec

08005440 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b082      	sub	sp, #8
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005448:	f000 f852 	bl	80054f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800544c:	4b06      	ldr	r3, [pc, #24]	@ (8005468 <prvIdleTask+0x28>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2b01      	cmp	r3, #1
 8005452:	d9f9      	bls.n	8005448 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005454:	4b05      	ldr	r3, [pc, #20]	@ (800546c <prvIdleTask+0x2c>)
 8005456:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800545a:	601a      	str	r2, [r3, #0]
 800545c:	f3bf 8f4f 	dsb	sy
 8005460:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005464:	e7f0      	b.n	8005448 <prvIdleTask+0x8>
 8005466:	bf00      	nop
 8005468:	20000908 	.word	0x20000908
 800546c:	e000ed04 	.word	0xe000ed04

08005470 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b082      	sub	sp, #8
 8005474:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005476:	2300      	movs	r3, #0
 8005478:	607b      	str	r3, [r7, #4]
 800547a:	e00c      	b.n	8005496 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	4613      	mov	r3, r2
 8005480:	009b      	lsls	r3, r3, #2
 8005482:	4413      	add	r3, r2
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	4a12      	ldr	r2, [pc, #72]	@ (80054d0 <prvInitialiseTaskLists+0x60>)
 8005488:	4413      	add	r3, r2
 800548a:	4618      	mov	r0, r3
 800548c:	f7fe fcae 	bl	8003dec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	3301      	adds	r3, #1
 8005494:	607b      	str	r3, [r7, #4]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2b37      	cmp	r3, #55	@ 0x37
 800549a:	d9ef      	bls.n	800547c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800549c:	480d      	ldr	r0, [pc, #52]	@ (80054d4 <prvInitialiseTaskLists+0x64>)
 800549e:	f7fe fca5 	bl	8003dec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80054a2:	480d      	ldr	r0, [pc, #52]	@ (80054d8 <prvInitialiseTaskLists+0x68>)
 80054a4:	f7fe fca2 	bl	8003dec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80054a8:	480c      	ldr	r0, [pc, #48]	@ (80054dc <prvInitialiseTaskLists+0x6c>)
 80054aa:	f7fe fc9f 	bl	8003dec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80054ae:	480c      	ldr	r0, [pc, #48]	@ (80054e0 <prvInitialiseTaskLists+0x70>)
 80054b0:	f7fe fc9c 	bl	8003dec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80054b4:	480b      	ldr	r0, [pc, #44]	@ (80054e4 <prvInitialiseTaskLists+0x74>)
 80054b6:	f7fe fc99 	bl	8003dec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80054ba:	4b0b      	ldr	r3, [pc, #44]	@ (80054e8 <prvInitialiseTaskLists+0x78>)
 80054bc:	4a05      	ldr	r2, [pc, #20]	@ (80054d4 <prvInitialiseTaskLists+0x64>)
 80054be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80054c0:	4b0a      	ldr	r3, [pc, #40]	@ (80054ec <prvInitialiseTaskLists+0x7c>)
 80054c2:	4a05      	ldr	r2, [pc, #20]	@ (80054d8 <prvInitialiseTaskLists+0x68>)
 80054c4:	601a      	str	r2, [r3, #0]
}
 80054c6:	bf00      	nop
 80054c8:	3708      	adds	r7, #8
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	20000908 	.word	0x20000908
 80054d4:	20000d68 	.word	0x20000d68
 80054d8:	20000d7c 	.word	0x20000d7c
 80054dc:	20000d98 	.word	0x20000d98
 80054e0:	20000dac 	.word	0x20000dac
 80054e4:	20000dc4 	.word	0x20000dc4
 80054e8:	20000d90 	.word	0x20000d90
 80054ec:	20000d94 	.word	0x20000d94

080054f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b082      	sub	sp, #8
 80054f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80054f6:	e019      	b.n	800552c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80054f8:	f000 fff6 	bl	80064e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054fc:	4b10      	ldr	r3, [pc, #64]	@ (8005540 <prvCheckTasksWaitingTermination+0x50>)
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	3304      	adds	r3, #4
 8005508:	4618      	mov	r0, r3
 800550a:	f7fe fcf9 	bl	8003f00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800550e:	4b0d      	ldr	r3, [pc, #52]	@ (8005544 <prvCheckTasksWaitingTermination+0x54>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	3b01      	subs	r3, #1
 8005514:	4a0b      	ldr	r2, [pc, #44]	@ (8005544 <prvCheckTasksWaitingTermination+0x54>)
 8005516:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005518:	4b0b      	ldr	r3, [pc, #44]	@ (8005548 <prvCheckTasksWaitingTermination+0x58>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	3b01      	subs	r3, #1
 800551e:	4a0a      	ldr	r2, [pc, #40]	@ (8005548 <prvCheckTasksWaitingTermination+0x58>)
 8005520:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005522:	f001 f813 	bl	800654c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f000 f810 	bl	800554c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800552c:	4b06      	ldr	r3, [pc, #24]	@ (8005548 <prvCheckTasksWaitingTermination+0x58>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d1e1      	bne.n	80054f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005534:	bf00      	nop
 8005536:	bf00      	nop
 8005538:	3708      	adds	r7, #8
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	20000dac 	.word	0x20000dac
 8005544:	20000dd8 	.word	0x20000dd8
 8005548:	20000dc0 	.word	0x20000dc0

0800554c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	3354      	adds	r3, #84	@ 0x54
 8005558:	4618      	mov	r0, r3
 800555a:	f001 fce5 	bl	8006f28 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005564:	2b00      	cmp	r3, #0
 8005566:	d108      	bne.n	800557a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800556c:	4618      	mov	r0, r3
 800556e:	f001 f9ab 	bl	80068c8 <vPortFree>
				vPortFree( pxTCB );
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f001 f9a8 	bl	80068c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005578:	e019      	b.n	80055ae <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005580:	2b01      	cmp	r3, #1
 8005582:	d103      	bne.n	800558c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f001 f99f 	bl	80068c8 <vPortFree>
	}
 800558a:	e010      	b.n	80055ae <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005592:	2b02      	cmp	r3, #2
 8005594:	d00b      	beq.n	80055ae <prvDeleteTCB+0x62>
	__asm volatile
 8005596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800559a:	f383 8811 	msr	BASEPRI, r3
 800559e:	f3bf 8f6f 	isb	sy
 80055a2:	f3bf 8f4f 	dsb	sy
 80055a6:	60fb      	str	r3, [r7, #12]
}
 80055a8:	bf00      	nop
 80055aa:	bf00      	nop
 80055ac:	e7fd      	b.n	80055aa <prvDeleteTCB+0x5e>
	}
 80055ae:	bf00      	nop
 80055b0:	3710      	adds	r7, #16
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
	...

080055b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055be:	4b0c      	ldr	r3, [pc, #48]	@ (80055f0 <prvResetNextTaskUnblockTime+0x38>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d104      	bne.n	80055d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80055c8:	4b0a      	ldr	r3, [pc, #40]	@ (80055f4 <prvResetNextTaskUnblockTime+0x3c>)
 80055ca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80055ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80055d0:	e008      	b.n	80055e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055d2:	4b07      	ldr	r3, [pc, #28]	@ (80055f0 <prvResetNextTaskUnblockTime+0x38>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	4a04      	ldr	r2, [pc, #16]	@ (80055f4 <prvResetNextTaskUnblockTime+0x3c>)
 80055e2:	6013      	str	r3, [r2, #0]
}
 80055e4:	bf00      	nop
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr
 80055f0:	20000d90 	.word	0x20000d90
 80055f4:	20000df8 	.word	0x20000df8

080055f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80055f8:	b480      	push	{r7}
 80055fa:	b083      	sub	sp, #12
 80055fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80055fe:	4b0b      	ldr	r3, [pc, #44]	@ (800562c <xTaskGetSchedulerState+0x34>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d102      	bne.n	800560c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005606:	2301      	movs	r3, #1
 8005608:	607b      	str	r3, [r7, #4]
 800560a:	e008      	b.n	800561e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800560c:	4b08      	ldr	r3, [pc, #32]	@ (8005630 <xTaskGetSchedulerState+0x38>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d102      	bne.n	800561a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005614:	2302      	movs	r3, #2
 8005616:	607b      	str	r3, [r7, #4]
 8005618:	e001      	b.n	800561e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800561a:	2300      	movs	r3, #0
 800561c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800561e:	687b      	ldr	r3, [r7, #4]
	}
 8005620:	4618      	mov	r0, r3
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr
 800562c:	20000de4 	.word	0x20000de4
 8005630:	20000e00 	.word	0x20000e00

08005634 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005634:	b580      	push	{r7, lr}
 8005636:	b086      	sub	sp, #24
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005640:	2300      	movs	r3, #0
 8005642:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d058      	beq.n	80056fc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800564a:	4b2f      	ldr	r3, [pc, #188]	@ (8005708 <xTaskPriorityDisinherit+0xd4>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	693a      	ldr	r2, [r7, #16]
 8005650:	429a      	cmp	r2, r3
 8005652:	d00b      	beq.n	800566c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005658:	f383 8811 	msr	BASEPRI, r3
 800565c:	f3bf 8f6f 	isb	sy
 8005660:	f3bf 8f4f 	dsb	sy
 8005664:	60fb      	str	r3, [r7, #12]
}
 8005666:	bf00      	nop
 8005668:	bf00      	nop
 800566a:	e7fd      	b.n	8005668 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10b      	bne.n	800568c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005678:	f383 8811 	msr	BASEPRI, r3
 800567c:	f3bf 8f6f 	isb	sy
 8005680:	f3bf 8f4f 	dsb	sy
 8005684:	60bb      	str	r3, [r7, #8]
}
 8005686:	bf00      	nop
 8005688:	bf00      	nop
 800568a:	e7fd      	b.n	8005688 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005690:	1e5a      	subs	r2, r3, #1
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800569e:	429a      	cmp	r2, r3
 80056a0:	d02c      	beq.n	80056fc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d128      	bne.n	80056fc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	3304      	adds	r3, #4
 80056ae:	4618      	mov	r0, r3
 80056b0:	f7fe fc26 	bl	8003f00 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056c0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056cc:	4b0f      	ldr	r3, [pc, #60]	@ (800570c <xTaskPriorityDisinherit+0xd8>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d903      	bls.n	80056dc <xTaskPriorityDisinherit+0xa8>
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056d8:	4a0c      	ldr	r2, [pc, #48]	@ (800570c <xTaskPriorityDisinherit+0xd8>)
 80056da:	6013      	str	r3, [r2, #0]
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056e0:	4613      	mov	r3, r2
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	4413      	add	r3, r2
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	4a09      	ldr	r2, [pc, #36]	@ (8005710 <xTaskPriorityDisinherit+0xdc>)
 80056ea:	441a      	add	r2, r3
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	3304      	adds	r3, #4
 80056f0:	4619      	mov	r1, r3
 80056f2:	4610      	mov	r0, r2
 80056f4:	f7fe fba7 	bl	8003e46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80056f8:	2301      	movs	r3, #1
 80056fa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80056fc:	697b      	ldr	r3, [r7, #20]
	}
 80056fe:	4618      	mov	r0, r3
 8005700:	3718      	adds	r7, #24
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	20000904 	.word	0x20000904
 800570c:	20000de0 	.word	0x20000de0
 8005710:	20000908 	.word	0x20000908

08005714 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8005714:	b580      	push	{r7, lr}
 8005716:	b086      	sub	sp, #24
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
 8005720:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8005722:	f000 fee1 	bl	80064e8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005726:	4b29      	ldr	r3, [pc, #164]	@ (80057cc <xTaskNotifyWait+0xb8>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800572e:	b2db      	uxtb	r3, r3
 8005730:	2b02      	cmp	r3, #2
 8005732:	d01c      	beq.n	800576e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8005734:	4b25      	ldr	r3, [pc, #148]	@ (80057cc <xTaskNotifyWait+0xb8>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	43d2      	mvns	r2, r2
 8005740:	400a      	ands	r2, r1
 8005742:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8005746:	4b21      	ldr	r3, [pc, #132]	@ (80057cc <xTaskNotifyWait+0xb8>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00b      	beq.n	800576e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005756:	2101      	movs	r1, #1
 8005758:	6838      	ldr	r0, [r7, #0]
 800575a:	f000 f9e3 	bl	8005b24 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800575e:	4b1c      	ldr	r3, [pc, #112]	@ (80057d0 <xTaskNotifyWait+0xbc>)
 8005760:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005764:	601a      	str	r2, [r3, #0]
 8005766:	f3bf 8f4f 	dsb	sy
 800576a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800576e:	f000 feed 	bl	800654c <vPortExitCritical>

		taskENTER_CRITICAL();
 8005772:	f000 feb9 	bl	80064e8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d005      	beq.n	8005788 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800577c:	4b13      	ldr	r3, [pc, #76]	@ (80057cc <xTaskNotifyWait+0xb8>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005788:	4b10      	ldr	r3, [pc, #64]	@ (80057cc <xTaskNotifyWait+0xb8>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005790:	b2db      	uxtb	r3, r3
 8005792:	2b02      	cmp	r3, #2
 8005794:	d002      	beq.n	800579c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8005796:	2300      	movs	r3, #0
 8005798:	617b      	str	r3, [r7, #20]
 800579a:	e00a      	b.n	80057b2 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800579c:	4b0b      	ldr	r3, [pc, #44]	@ (80057cc <xTaskNotifyWait+0xb8>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80057a4:	68ba      	ldr	r2, [r7, #8]
 80057a6:	43d2      	mvns	r2, r2
 80057a8:	400a      	ands	r2, r1
 80057aa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 80057ae:	2301      	movs	r3, #1
 80057b0:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80057b2:	4b06      	ldr	r3, [pc, #24]	@ (80057cc <xTaskNotifyWait+0xb8>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80057bc:	f000 fec6 	bl	800654c <vPortExitCritical>

		return xReturn;
 80057c0:	697b      	ldr	r3, [r7, #20]
	}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3718      	adds	r7, #24
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	20000904 	.word	0x20000904
 80057d0:	e000ed04 	.word	0xe000ed04

080057d4 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b08a      	sub	sp, #40	@ 0x28
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	603b      	str	r3, [r7, #0]
 80057e0:	4613      	mov	r3, r2
 80057e2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80057e4:	2301      	movs	r3, #1
 80057e6:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d10b      	bne.n	8005806 <xTaskGenericNotify+0x32>
	__asm volatile
 80057ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f2:	f383 8811 	msr	BASEPRI, r3
 80057f6:	f3bf 8f6f 	isb	sy
 80057fa:	f3bf 8f4f 	dsb	sy
 80057fe:	61bb      	str	r3, [r7, #24]
}
 8005800:	bf00      	nop
 8005802:	bf00      	nop
 8005804:	e7fd      	b.n	8005802 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800580a:	f000 fe6d 	bl	80064e8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d004      	beq.n	800581e <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8005814:	6a3b      	ldr	r3, [r7, #32]
 8005816:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800581e:	6a3b      	ldr	r3, [r7, #32]
 8005820:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005824:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005826:	6a3b      	ldr	r3, [r7, #32]
 8005828:	2202      	movs	r2, #2
 800582a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800582e:	79fb      	ldrb	r3, [r7, #7]
 8005830:	2b04      	cmp	r3, #4
 8005832:	d82e      	bhi.n	8005892 <xTaskGenericNotify+0xbe>
 8005834:	a201      	add	r2, pc, #4	@ (adr r2, 800583c <xTaskGenericNotify+0x68>)
 8005836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800583a:	bf00      	nop
 800583c:	080058b7 	.word	0x080058b7
 8005840:	08005851 	.word	0x08005851
 8005844:	08005863 	.word	0x08005863
 8005848:	08005873 	.word	0x08005873
 800584c:	0800587d 	.word	0x0800587d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8005850:	6a3b      	ldr	r3, [r7, #32]
 8005852:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	431a      	orrs	r2, r3
 800585a:	6a3b      	ldr	r3, [r7, #32]
 800585c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005860:	e02c      	b.n	80058bc <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8005862:	6a3b      	ldr	r3, [r7, #32]
 8005864:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005868:	1c5a      	adds	r2, r3, #1
 800586a:	6a3b      	ldr	r3, [r7, #32]
 800586c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005870:	e024      	b.n	80058bc <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8005872:	6a3b      	ldr	r3, [r7, #32]
 8005874:	68ba      	ldr	r2, [r7, #8]
 8005876:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800587a:	e01f      	b.n	80058bc <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800587c:	7ffb      	ldrb	r3, [r7, #31]
 800587e:	2b02      	cmp	r3, #2
 8005880:	d004      	beq.n	800588c <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8005882:	6a3b      	ldr	r3, [r7, #32]
 8005884:	68ba      	ldr	r2, [r7, #8]
 8005886:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800588a:	e017      	b.n	80058bc <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800588c:	2300      	movs	r3, #0
 800588e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8005890:	e014      	b.n	80058bc <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8005892:	6a3b      	ldr	r3, [r7, #32]
 8005894:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005898:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800589c:	d00d      	beq.n	80058ba <xTaskGenericNotify+0xe6>
	__asm volatile
 800589e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058a2:	f383 8811 	msr	BASEPRI, r3
 80058a6:	f3bf 8f6f 	isb	sy
 80058aa:	f3bf 8f4f 	dsb	sy
 80058ae:	617b      	str	r3, [r7, #20]
}
 80058b0:	bf00      	nop
 80058b2:	bf00      	nop
 80058b4:	e7fd      	b.n	80058b2 <xTaskGenericNotify+0xde>
					break;
 80058b6:	bf00      	nop
 80058b8:	e000      	b.n	80058bc <xTaskGenericNotify+0xe8>

					break;
 80058ba:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80058bc:	7ffb      	ldrb	r3, [r7, #31]
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d13b      	bne.n	800593a <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80058c2:	6a3b      	ldr	r3, [r7, #32]
 80058c4:	3304      	adds	r3, #4
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7fe fb1a 	bl	8003f00 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80058cc:	6a3b      	ldr	r3, [r7, #32]
 80058ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005948 <xTaskGenericNotify+0x174>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d903      	bls.n	80058e0 <xTaskGenericNotify+0x10c>
 80058d8:	6a3b      	ldr	r3, [r7, #32]
 80058da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058dc:	4a1a      	ldr	r2, [pc, #104]	@ (8005948 <xTaskGenericNotify+0x174>)
 80058de:	6013      	str	r3, [r2, #0]
 80058e0:	6a3b      	ldr	r3, [r7, #32]
 80058e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058e4:	4613      	mov	r3, r2
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	4413      	add	r3, r2
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	4a17      	ldr	r2, [pc, #92]	@ (800594c <xTaskGenericNotify+0x178>)
 80058ee:	441a      	add	r2, r3
 80058f0:	6a3b      	ldr	r3, [r7, #32]
 80058f2:	3304      	adds	r3, #4
 80058f4:	4619      	mov	r1, r3
 80058f6:	4610      	mov	r0, r2
 80058f8:	f7fe faa5 	bl	8003e46 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80058fc:	6a3b      	ldr	r3, [r7, #32]
 80058fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005900:	2b00      	cmp	r3, #0
 8005902:	d00b      	beq.n	800591c <xTaskGenericNotify+0x148>
	__asm volatile
 8005904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005908:	f383 8811 	msr	BASEPRI, r3
 800590c:	f3bf 8f6f 	isb	sy
 8005910:	f3bf 8f4f 	dsb	sy
 8005914:	613b      	str	r3, [r7, #16]
}
 8005916:	bf00      	nop
 8005918:	bf00      	nop
 800591a:	e7fd      	b.n	8005918 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800591c:	6a3b      	ldr	r3, [r7, #32]
 800591e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005920:	4b0b      	ldr	r3, [pc, #44]	@ (8005950 <xTaskGenericNotify+0x17c>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005926:	429a      	cmp	r2, r3
 8005928:	d907      	bls.n	800593a <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800592a:	4b0a      	ldr	r3, [pc, #40]	@ (8005954 <xTaskGenericNotify+0x180>)
 800592c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005930:	601a      	str	r2, [r3, #0]
 8005932:	f3bf 8f4f 	dsb	sy
 8005936:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800593a:	f000 fe07 	bl	800654c <vPortExitCritical>

		return xReturn;
 800593e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8005940:	4618      	mov	r0, r3
 8005942:	3728      	adds	r7, #40	@ 0x28
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}
 8005948:	20000de0 	.word	0x20000de0
 800594c:	20000908 	.word	0x20000908
 8005950:	20000904 	.word	0x20000904
 8005954:	e000ed04 	.word	0xe000ed04

08005958 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8005958:	b580      	push	{r7, lr}
 800595a:	b08e      	sub	sp, #56	@ 0x38
 800595c:	af00      	add	r7, sp, #0
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	603b      	str	r3, [r7, #0]
 8005964:	4613      	mov	r3, r2
 8005966:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8005968:	2301      	movs	r3, #1
 800596a:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d10b      	bne.n	800598a <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8005972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005976:	f383 8811 	msr	BASEPRI, r3
 800597a:	f3bf 8f6f 	isb	sy
 800597e:	f3bf 8f4f 	dsb	sy
 8005982:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005984:	bf00      	nop
 8005986:	bf00      	nop
 8005988:	e7fd      	b.n	8005986 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800598a:	f000 fe8d 	bl	80066a8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8005992:	f3ef 8211 	mrs	r2, BASEPRI
 8005996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800599a:	f383 8811 	msr	BASEPRI, r3
 800599e:	f3bf 8f6f 	isb	sy
 80059a2:	f3bf 8f4f 	dsb	sy
 80059a6:	623a      	str	r2, [r7, #32]
 80059a8:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80059aa:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80059ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d004      	beq.n	80059be <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80059b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80059be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c0:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80059c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80059c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ca:	2202      	movs	r2, #2
 80059cc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80059d0:	79fb      	ldrb	r3, [r7, #7]
 80059d2:	2b04      	cmp	r3, #4
 80059d4:	d82e      	bhi.n	8005a34 <xTaskGenericNotifyFromISR+0xdc>
 80059d6:	a201      	add	r2, pc, #4	@ (adr r2, 80059dc <xTaskGenericNotifyFromISR+0x84>)
 80059d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059dc:	08005a59 	.word	0x08005a59
 80059e0:	080059f1 	.word	0x080059f1
 80059e4:	08005a03 	.word	0x08005a03
 80059e8:	08005a13 	.word	0x08005a13
 80059ec:	08005a1d 	.word	0x08005a1d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80059f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	431a      	orrs	r2, r3
 80059fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059fc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005a00:	e02d      	b.n	8005a5e <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8005a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a04:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005a08:	1c5a      	adds	r2, r3, #1
 8005a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a0c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005a10:	e025      	b.n	8005a5e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8005a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005a1a:	e020      	b.n	8005a5e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005a1c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d004      	beq.n	8005a2e <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8005a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a26:	68ba      	ldr	r2, [r7, #8]
 8005a28:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8005a2c:	e017      	b.n	8005a5e <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8005a32:	e014      	b.n	8005a5e <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8005a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a36:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005a3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a3e:	d00d      	beq.n	8005a5c <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8005a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a44:	f383 8811 	msr	BASEPRI, r3
 8005a48:	f3bf 8f6f 	isb	sy
 8005a4c:	f3bf 8f4f 	dsb	sy
 8005a50:	61bb      	str	r3, [r7, #24]
}
 8005a52:	bf00      	nop
 8005a54:	bf00      	nop
 8005a56:	e7fd      	b.n	8005a54 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8005a58:	bf00      	nop
 8005a5a:	e000      	b.n	8005a5e <xTaskGenericNotifyFromISR+0x106>
					break;
 8005a5c:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005a5e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005a62:	2b01      	cmp	r3, #1
 8005a64:	d147      	bne.n	8005af6 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d00b      	beq.n	8005a86 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8005a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a72:	f383 8811 	msr	BASEPRI, r3
 8005a76:	f3bf 8f6f 	isb	sy
 8005a7a:	f3bf 8f4f 	dsb	sy
 8005a7e:	617b      	str	r3, [r7, #20]
}
 8005a80:	bf00      	nop
 8005a82:	bf00      	nop
 8005a84:	e7fd      	b.n	8005a82 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a86:	4b21      	ldr	r3, [pc, #132]	@ (8005b0c <xTaskGenericNotifyFromISR+0x1b4>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d11d      	bne.n	8005aca <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a90:	3304      	adds	r3, #4
 8005a92:	4618      	mov	r0, r3
 8005a94:	f7fe fa34 	bl	8003f00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a9c:	4b1c      	ldr	r3, [pc, #112]	@ (8005b10 <xTaskGenericNotifyFromISR+0x1b8>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d903      	bls.n	8005aac <xTaskGenericNotifyFromISR+0x154>
 8005aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa8:	4a19      	ldr	r2, [pc, #100]	@ (8005b10 <xTaskGenericNotifyFromISR+0x1b8>)
 8005aaa:	6013      	str	r3, [r2, #0]
 8005aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	4413      	add	r3, r2
 8005ab6:	009b      	lsls	r3, r3, #2
 8005ab8:	4a16      	ldr	r2, [pc, #88]	@ (8005b14 <xTaskGenericNotifyFromISR+0x1bc>)
 8005aba:	441a      	add	r2, r3
 8005abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005abe:	3304      	adds	r3, #4
 8005ac0:	4619      	mov	r1, r3
 8005ac2:	4610      	mov	r0, r2
 8005ac4:	f7fe f9bf 	bl	8003e46 <vListInsertEnd>
 8005ac8:	e005      	b.n	8005ad6 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005acc:	3318      	adds	r3, #24
 8005ace:	4619      	mov	r1, r3
 8005ad0:	4811      	ldr	r0, [pc, #68]	@ (8005b18 <xTaskGenericNotifyFromISR+0x1c0>)
 8005ad2:	f7fe f9b8 	bl	8003e46 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ada:	4b10      	ldr	r3, [pc, #64]	@ (8005b1c <xTaskGenericNotifyFromISR+0x1c4>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d908      	bls.n	8005af6 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8005ae4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d002      	beq.n	8005af0 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8005aea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005aec:	2201      	movs	r2, #1
 8005aee:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8005af0:	4b0b      	ldr	r3, [pc, #44]	@ (8005b20 <xTaskGenericNotifyFromISR+0x1c8>)
 8005af2:	2201      	movs	r2, #1
 8005af4:	601a      	str	r2, [r3, #0]
 8005af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005af8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	f383 8811 	msr	BASEPRI, r3
}
 8005b00:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8005b02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3738      	adds	r7, #56	@ 0x38
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}
 8005b0c:	20000e00 	.word	0x20000e00
 8005b10:	20000de0 	.word	0x20000de0
 8005b14:	20000908 	.word	0x20000908
 8005b18:	20000d98 	.word	0x20000d98
 8005b1c:	20000904 	.word	0x20000904
 8005b20:	20000dec 	.word	0x20000dec

08005b24 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b084      	sub	sp, #16
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005b2e:	4b21      	ldr	r3, [pc, #132]	@ (8005bb4 <prvAddCurrentTaskToDelayedList+0x90>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b34:	4b20      	ldr	r3, [pc, #128]	@ (8005bb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	3304      	adds	r3, #4
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7fe f9e0 	bl	8003f00 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b46:	d10a      	bne.n	8005b5e <prvAddCurrentTaskToDelayedList+0x3a>
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d007      	beq.n	8005b5e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b4e:	4b1a      	ldr	r3, [pc, #104]	@ (8005bb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	3304      	adds	r3, #4
 8005b54:	4619      	mov	r1, r3
 8005b56:	4819      	ldr	r0, [pc, #100]	@ (8005bbc <prvAddCurrentTaskToDelayedList+0x98>)
 8005b58:	f7fe f975 	bl	8003e46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005b5c:	e026      	b.n	8005bac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4413      	add	r3, r2
 8005b64:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005b66:	4b14      	ldr	r3, [pc, #80]	@ (8005bb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005b6e:	68ba      	ldr	r2, [r7, #8]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d209      	bcs.n	8005b8a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b76:	4b12      	ldr	r3, [pc, #72]	@ (8005bc0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	4b0f      	ldr	r3, [pc, #60]	@ (8005bb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	3304      	adds	r3, #4
 8005b80:	4619      	mov	r1, r3
 8005b82:	4610      	mov	r0, r2
 8005b84:	f7fe f983 	bl	8003e8e <vListInsert>
}
 8005b88:	e010      	b.n	8005bac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8005bc4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	4b0a      	ldr	r3, [pc, #40]	@ (8005bb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	3304      	adds	r3, #4
 8005b94:	4619      	mov	r1, r3
 8005b96:	4610      	mov	r0, r2
 8005b98:	f7fe f979 	bl	8003e8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8005bc8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68ba      	ldr	r2, [r7, #8]
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d202      	bcs.n	8005bac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005ba6:	4a08      	ldr	r2, [pc, #32]	@ (8005bc8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	6013      	str	r3, [r2, #0]
}
 8005bac:	bf00      	nop
 8005bae:	3710      	adds	r7, #16
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}
 8005bb4:	20000ddc 	.word	0x20000ddc
 8005bb8:	20000904 	.word	0x20000904
 8005bbc:	20000dc4 	.word	0x20000dc4
 8005bc0:	20000d94 	.word	0x20000d94
 8005bc4:	20000d90 	.word	0x20000d90
 8005bc8:	20000df8 	.word	0x20000df8

08005bcc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b08a      	sub	sp, #40	@ 0x28
 8005bd0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005bd6:	f000 fb13 	bl	8006200 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005bda:	4b1d      	ldr	r3, [pc, #116]	@ (8005c50 <xTimerCreateTimerTask+0x84>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d021      	beq.n	8005c26 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005be2:	2300      	movs	r3, #0
 8005be4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005be6:	2300      	movs	r3, #0
 8005be8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005bea:	1d3a      	adds	r2, r7, #4
 8005bec:	f107 0108 	add.w	r1, r7, #8
 8005bf0:	f107 030c 	add.w	r3, r7, #12
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f7fe f8df 	bl	8003db8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005bfa:	6879      	ldr	r1, [r7, #4]
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	9202      	str	r2, [sp, #8]
 8005c02:	9301      	str	r3, [sp, #4]
 8005c04:	2302      	movs	r3, #2
 8005c06:	9300      	str	r3, [sp, #0]
 8005c08:	2300      	movs	r3, #0
 8005c0a:	460a      	mov	r2, r1
 8005c0c:	4911      	ldr	r1, [pc, #68]	@ (8005c54 <xTimerCreateTimerTask+0x88>)
 8005c0e:	4812      	ldr	r0, [pc, #72]	@ (8005c58 <xTimerCreateTimerTask+0x8c>)
 8005c10:	f7fe fe9a 	bl	8004948 <xTaskCreateStatic>
 8005c14:	4603      	mov	r3, r0
 8005c16:	4a11      	ldr	r2, [pc, #68]	@ (8005c5c <xTimerCreateTimerTask+0x90>)
 8005c18:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005c1a:	4b10      	ldr	r3, [pc, #64]	@ (8005c5c <xTimerCreateTimerTask+0x90>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d001      	beq.n	8005c26 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005c22:	2301      	movs	r3, #1
 8005c24:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d10b      	bne.n	8005c44 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c30:	f383 8811 	msr	BASEPRI, r3
 8005c34:	f3bf 8f6f 	isb	sy
 8005c38:	f3bf 8f4f 	dsb	sy
 8005c3c:	613b      	str	r3, [r7, #16]
}
 8005c3e:	bf00      	nop
 8005c40:	bf00      	nop
 8005c42:	e7fd      	b.n	8005c40 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005c44:	697b      	ldr	r3, [r7, #20]
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3718      	adds	r7, #24
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	20000e34 	.word	0x20000e34
 8005c54:	08007578 	.word	0x08007578
 8005c58:	08005d99 	.word	0x08005d99
 8005c5c:	20000e38 	.word	0x20000e38

08005c60 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b08a      	sub	sp, #40	@ 0x28
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	607a      	str	r2, [r7, #4]
 8005c6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d10b      	bne.n	8005c90 <xTimerGenericCommand+0x30>
	__asm volatile
 8005c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c7c:	f383 8811 	msr	BASEPRI, r3
 8005c80:	f3bf 8f6f 	isb	sy
 8005c84:	f3bf 8f4f 	dsb	sy
 8005c88:	623b      	str	r3, [r7, #32]
}
 8005c8a:	bf00      	nop
 8005c8c:	bf00      	nop
 8005c8e:	e7fd      	b.n	8005c8c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005c90:	4b19      	ldr	r3, [pc, #100]	@ (8005cf8 <xTimerGenericCommand+0x98>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d02a      	beq.n	8005cee <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	2b05      	cmp	r3, #5
 8005ca8:	dc18      	bgt.n	8005cdc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005caa:	f7ff fca5 	bl	80055f8 <xTaskGetSchedulerState>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b02      	cmp	r3, #2
 8005cb2:	d109      	bne.n	8005cc8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005cb4:	4b10      	ldr	r3, [pc, #64]	@ (8005cf8 <xTimerGenericCommand+0x98>)
 8005cb6:	6818      	ldr	r0, [r3, #0]
 8005cb8:	f107 0110 	add.w	r1, r7, #16
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cc0:	f7fe fa52 	bl	8004168 <xQueueGenericSend>
 8005cc4:	6278      	str	r0, [r7, #36]	@ 0x24
 8005cc6:	e012      	b.n	8005cee <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8005cf8 <xTimerGenericCommand+0x98>)
 8005cca:	6818      	ldr	r0, [r3, #0]
 8005ccc:	f107 0110 	add.w	r1, r7, #16
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f7fe fa48 	bl	8004168 <xQueueGenericSend>
 8005cd8:	6278      	str	r0, [r7, #36]	@ 0x24
 8005cda:	e008      	b.n	8005cee <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005cdc:	4b06      	ldr	r3, [pc, #24]	@ (8005cf8 <xTimerGenericCommand+0x98>)
 8005cde:	6818      	ldr	r0, [r3, #0]
 8005ce0:	f107 0110 	add.w	r1, r7, #16
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	683a      	ldr	r2, [r7, #0]
 8005ce8:	f7fe fb40 	bl	800436c <xQueueGenericSendFromISR>
 8005cec:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3728      	adds	r7, #40	@ 0x28
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}
 8005cf8:	20000e34 	.word	0x20000e34

08005cfc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b088      	sub	sp, #32
 8005d00:	af02      	add	r7, sp, #8
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d06:	4b23      	ldr	r3, [pc, #140]	@ (8005d94 <prvProcessExpiredTimer+0x98>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	68db      	ldr	r3, [r3, #12]
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	3304      	adds	r3, #4
 8005d14:	4618      	mov	r0, r3
 8005d16:	f7fe f8f3 	bl	8003f00 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d20:	f003 0304 	and.w	r3, r3, #4
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d023      	beq.n	8005d70 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	699a      	ldr	r2, [r3, #24]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	18d1      	adds	r1, r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	683a      	ldr	r2, [r7, #0]
 8005d34:	6978      	ldr	r0, [r7, #20]
 8005d36:	f000 f8d5 	bl	8005ee4 <prvInsertTimerInActiveList>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d020      	beq.n	8005d82 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005d40:	2300      	movs	r3, #0
 8005d42:	9300      	str	r3, [sp, #0]
 8005d44:	2300      	movs	r3, #0
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	2100      	movs	r1, #0
 8005d4a:	6978      	ldr	r0, [r7, #20]
 8005d4c:	f7ff ff88 	bl	8005c60 <xTimerGenericCommand>
 8005d50:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d114      	bne.n	8005d82 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005d58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d5c:	f383 8811 	msr	BASEPRI, r3
 8005d60:	f3bf 8f6f 	isb	sy
 8005d64:	f3bf 8f4f 	dsb	sy
 8005d68:	60fb      	str	r3, [r7, #12]
}
 8005d6a:	bf00      	nop
 8005d6c:	bf00      	nop
 8005d6e:	e7fd      	b.n	8005d6c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d76:	f023 0301 	bic.w	r3, r3, #1
 8005d7a:	b2da      	uxtb	r2, r3
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	6a1b      	ldr	r3, [r3, #32]
 8005d86:	6978      	ldr	r0, [r7, #20]
 8005d88:	4798      	blx	r3
}
 8005d8a:	bf00      	nop
 8005d8c:	3718      	adds	r7, #24
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}
 8005d92:	bf00      	nop
 8005d94:	20000e2c 	.word	0x20000e2c

08005d98 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b084      	sub	sp, #16
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005da0:	f107 0308 	add.w	r3, r7, #8
 8005da4:	4618      	mov	r0, r3
 8005da6:	f000 f859 	bl	8005e5c <prvGetNextExpireTime>
 8005daa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	4619      	mov	r1, r3
 8005db0:	68f8      	ldr	r0, [r7, #12]
 8005db2:	f000 f805 	bl	8005dc0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005db6:	f000 f8d7 	bl	8005f68 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005dba:	bf00      	nop
 8005dbc:	e7f0      	b.n	8005da0 <prvTimerTask+0x8>
	...

08005dc0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b084      	sub	sp, #16
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005dca:	f7ff f821 	bl	8004e10 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005dce:	f107 0308 	add.w	r3, r7, #8
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f000 f866 	bl	8005ea4 <prvSampleTimeNow>
 8005dd8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d130      	bne.n	8005e42 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d10a      	bne.n	8005dfc <prvProcessTimerOrBlockTask+0x3c>
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d806      	bhi.n	8005dfc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005dee:	f7ff f81d 	bl	8004e2c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005df2:	68f9      	ldr	r1, [r7, #12]
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f7ff ff81 	bl	8005cfc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005dfa:	e024      	b.n	8005e46 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d008      	beq.n	8005e14 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005e02:	4b13      	ldr	r3, [pc, #76]	@ (8005e50 <prvProcessTimerOrBlockTask+0x90>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d101      	bne.n	8005e10 <prvProcessTimerOrBlockTask+0x50>
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e000      	b.n	8005e12 <prvProcessTimerOrBlockTask+0x52>
 8005e10:	2300      	movs	r3, #0
 8005e12:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005e14:	4b0f      	ldr	r3, [pc, #60]	@ (8005e54 <prvProcessTimerOrBlockTask+0x94>)
 8005e16:	6818      	ldr	r0, [r3, #0]
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	683a      	ldr	r2, [r7, #0]
 8005e20:	4619      	mov	r1, r3
 8005e22:	f7fe fd5d 	bl	80048e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005e26:	f7ff f801 	bl	8004e2c <xTaskResumeAll>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d10a      	bne.n	8005e46 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005e30:	4b09      	ldr	r3, [pc, #36]	@ (8005e58 <prvProcessTimerOrBlockTask+0x98>)
 8005e32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e36:	601a      	str	r2, [r3, #0]
 8005e38:	f3bf 8f4f 	dsb	sy
 8005e3c:	f3bf 8f6f 	isb	sy
}
 8005e40:	e001      	b.n	8005e46 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005e42:	f7fe fff3 	bl	8004e2c <xTaskResumeAll>
}
 8005e46:	bf00      	nop
 8005e48:	3710      	adds	r7, #16
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	20000e30 	.word	0x20000e30
 8005e54:	20000e34 	.word	0x20000e34
 8005e58:	e000ed04 	.word	0xe000ed04

08005e5c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b085      	sub	sp, #20
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005e64:	4b0e      	ldr	r3, [pc, #56]	@ (8005ea0 <prvGetNextExpireTime+0x44>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d101      	bne.n	8005e72 <prvGetNextExpireTime+0x16>
 8005e6e:	2201      	movs	r2, #1
 8005e70:	e000      	b.n	8005e74 <prvGetNextExpireTime+0x18>
 8005e72:	2200      	movs	r2, #0
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d105      	bne.n	8005e8c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005e80:	4b07      	ldr	r3, [pc, #28]	@ (8005ea0 <prvGetNextExpireTime+0x44>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	60fb      	str	r3, [r7, #12]
 8005e8a:	e001      	b.n	8005e90 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005e90:	68fb      	ldr	r3, [r7, #12]
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3714      	adds	r7, #20
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop
 8005ea0:	20000e2c 	.word	0x20000e2c

08005ea4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005eac:	f7ff f85c 	bl	8004f68 <xTaskGetTickCount>
 8005eb0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8005ee0 <prvSampleTimeNow+0x3c>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	68fa      	ldr	r2, [r7, #12]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d205      	bcs.n	8005ec8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005ebc:	f000 f93a 	bl	8006134 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	601a      	str	r2, [r3, #0]
 8005ec6:	e002      	b.n	8005ece <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005ece:	4a04      	ldr	r2, [pc, #16]	@ (8005ee0 <prvSampleTimeNow+0x3c>)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3710      	adds	r7, #16
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	20000e3c 	.word	0x20000e3c

08005ee4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b086      	sub	sp, #24
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
 8005ef0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	68ba      	ldr	r2, [r7, #8]
 8005efa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	68fa      	ldr	r2, [r7, #12]
 8005f00:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005f02:	68ba      	ldr	r2, [r7, #8]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d812      	bhi.n	8005f30 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f0a:	687a      	ldr	r2, [r7, #4]
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	1ad2      	subs	r2, r2, r3
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d302      	bcc.n	8005f1e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	617b      	str	r3, [r7, #20]
 8005f1c:	e01b      	b.n	8005f56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005f1e:	4b10      	ldr	r3, [pc, #64]	@ (8005f60 <prvInsertTimerInActiveList+0x7c>)
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	3304      	adds	r3, #4
 8005f26:	4619      	mov	r1, r3
 8005f28:	4610      	mov	r0, r2
 8005f2a:	f7fd ffb0 	bl	8003e8e <vListInsert>
 8005f2e:	e012      	b.n	8005f56 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d206      	bcs.n	8005f46 <prvInsertTimerInActiveList+0x62>
 8005f38:	68ba      	ldr	r2, [r7, #8]
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d302      	bcc.n	8005f46 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005f40:	2301      	movs	r3, #1
 8005f42:	617b      	str	r3, [r7, #20]
 8005f44:	e007      	b.n	8005f56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005f46:	4b07      	ldr	r3, [pc, #28]	@ (8005f64 <prvInsertTimerInActiveList+0x80>)
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	3304      	adds	r3, #4
 8005f4e:	4619      	mov	r1, r3
 8005f50:	4610      	mov	r0, r2
 8005f52:	f7fd ff9c 	bl	8003e8e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005f56:	697b      	ldr	r3, [r7, #20]
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3718      	adds	r7, #24
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}
 8005f60:	20000e30 	.word	0x20000e30
 8005f64:	20000e2c 	.word	0x20000e2c

08005f68 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b08e      	sub	sp, #56	@ 0x38
 8005f6c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005f6e:	e0ce      	b.n	800610e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	da19      	bge.n	8005faa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005f76:	1d3b      	adds	r3, r7, #4
 8005f78:	3304      	adds	r3, #4
 8005f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d10b      	bne.n	8005f9a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f86:	f383 8811 	msr	BASEPRI, r3
 8005f8a:	f3bf 8f6f 	isb	sy
 8005f8e:	f3bf 8f4f 	dsb	sy
 8005f92:	61fb      	str	r3, [r7, #28]
}
 8005f94:	bf00      	nop
 8005f96:	bf00      	nop
 8005f98:	e7fd      	b.n	8005f96 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fa0:	6850      	ldr	r0, [r2, #4]
 8005fa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fa4:	6892      	ldr	r2, [r2, #8]
 8005fa6:	4611      	mov	r1, r2
 8005fa8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f2c0 80ae 	blt.w	800610e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb8:	695b      	ldr	r3, [r3, #20]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d004      	beq.n	8005fc8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fc0:	3304      	adds	r3, #4
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f7fd ff9c 	bl	8003f00 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005fc8:	463b      	mov	r3, r7
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f7ff ff6a 	bl	8005ea4 <prvSampleTimeNow>
 8005fd0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2b09      	cmp	r3, #9
 8005fd6:	f200 8097 	bhi.w	8006108 <prvProcessReceivedCommands+0x1a0>
 8005fda:	a201      	add	r2, pc, #4	@ (adr r2, 8005fe0 <prvProcessReceivedCommands+0x78>)
 8005fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fe0:	08006009 	.word	0x08006009
 8005fe4:	08006009 	.word	0x08006009
 8005fe8:	08006009 	.word	0x08006009
 8005fec:	0800607f 	.word	0x0800607f
 8005ff0:	08006093 	.word	0x08006093
 8005ff4:	080060df 	.word	0x080060df
 8005ff8:	08006009 	.word	0x08006009
 8005ffc:	08006009 	.word	0x08006009
 8006000:	0800607f 	.word	0x0800607f
 8006004:	08006093 	.word	0x08006093
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800600a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800600e:	f043 0301 	orr.w	r3, r3, #1
 8006012:	b2da      	uxtb	r2, r3
 8006014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006016:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800601a:	68ba      	ldr	r2, [r7, #8]
 800601c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800601e:	699b      	ldr	r3, [r3, #24]
 8006020:	18d1      	adds	r1, r2, r3
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006026:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006028:	f7ff ff5c 	bl	8005ee4 <prvInsertTimerInActiveList>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d06c      	beq.n	800610c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006038:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800603a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800603c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006040:	f003 0304 	and.w	r3, r3, #4
 8006044:	2b00      	cmp	r3, #0
 8006046:	d061      	beq.n	800610c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006048:	68ba      	ldr	r2, [r7, #8]
 800604a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	441a      	add	r2, r3
 8006050:	2300      	movs	r3, #0
 8006052:	9300      	str	r3, [sp, #0]
 8006054:	2300      	movs	r3, #0
 8006056:	2100      	movs	r1, #0
 8006058:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800605a:	f7ff fe01 	bl	8005c60 <xTimerGenericCommand>
 800605e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006060:	6a3b      	ldr	r3, [r7, #32]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d152      	bne.n	800610c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800606a:	f383 8811 	msr	BASEPRI, r3
 800606e:	f3bf 8f6f 	isb	sy
 8006072:	f3bf 8f4f 	dsb	sy
 8006076:	61bb      	str	r3, [r7, #24]
}
 8006078:	bf00      	nop
 800607a:	bf00      	nop
 800607c:	e7fd      	b.n	800607a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800607e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006080:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006084:	f023 0301 	bic.w	r3, r3, #1
 8006088:	b2da      	uxtb	r2, r3
 800608a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800608c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006090:	e03d      	b.n	800610e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006094:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006098:	f043 0301 	orr.w	r3, r3, #1
 800609c:	b2da      	uxtb	r2, r3
 800609e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80060a4:	68ba      	ldr	r2, [r7, #8]
 80060a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80060aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ac:	699b      	ldr	r3, [r3, #24]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d10b      	bne.n	80060ca <prvProcessReceivedCommands+0x162>
	__asm volatile
 80060b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060b6:	f383 8811 	msr	BASEPRI, r3
 80060ba:	f3bf 8f6f 	isb	sy
 80060be:	f3bf 8f4f 	dsb	sy
 80060c2:	617b      	str	r3, [r7, #20]
}
 80060c4:	bf00      	nop
 80060c6:	bf00      	nop
 80060c8:	e7fd      	b.n	80060c6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80060ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060cc:	699a      	ldr	r2, [r3, #24]
 80060ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d0:	18d1      	adds	r1, r2, r3
 80060d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060d8:	f7ff ff04 	bl	8005ee4 <prvInsertTimerInActiveList>
					break;
 80060dc:	e017      	b.n	800610e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80060de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80060e4:	f003 0302 	and.w	r3, r3, #2
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d103      	bne.n	80060f4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80060ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060ee:	f000 fbeb 	bl	80068c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80060f2:	e00c      	b.n	800610e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80060f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80060fa:	f023 0301 	bic.w	r3, r3, #1
 80060fe:	b2da      	uxtb	r2, r3
 8006100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006102:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006106:	e002      	b.n	800610e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006108:	bf00      	nop
 800610a:	e000      	b.n	800610e <prvProcessReceivedCommands+0x1a6>
					break;
 800610c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800610e:	4b08      	ldr	r3, [pc, #32]	@ (8006130 <prvProcessReceivedCommands+0x1c8>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	1d39      	adds	r1, r7, #4
 8006114:	2200      	movs	r2, #0
 8006116:	4618      	mov	r0, r3
 8006118:	f7fe f9c6 	bl	80044a8 <xQueueReceive>
 800611c:	4603      	mov	r3, r0
 800611e:	2b00      	cmp	r3, #0
 8006120:	f47f af26 	bne.w	8005f70 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006124:	bf00      	nop
 8006126:	bf00      	nop
 8006128:	3730      	adds	r7, #48	@ 0x30
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	20000e34 	.word	0x20000e34

08006134 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b088      	sub	sp, #32
 8006138:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800613a:	e049      	b.n	80061d0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800613c:	4b2e      	ldr	r3, [pc, #184]	@ (80061f8 <prvSwitchTimerLists+0xc4>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006146:	4b2c      	ldr	r3, [pc, #176]	@ (80061f8 <prvSwitchTimerLists+0xc4>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	3304      	adds	r3, #4
 8006154:	4618      	mov	r0, r3
 8006156:	f7fd fed3 	bl	8003f00 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6a1b      	ldr	r3, [r3, #32]
 800615e:	68f8      	ldr	r0, [r7, #12]
 8006160:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006168:	f003 0304 	and.w	r3, r3, #4
 800616c:	2b00      	cmp	r3, #0
 800616e:	d02f      	beq.n	80061d0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	699b      	ldr	r3, [r3, #24]
 8006174:	693a      	ldr	r2, [r7, #16]
 8006176:	4413      	add	r3, r2
 8006178:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800617a:	68ba      	ldr	r2, [r7, #8]
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	429a      	cmp	r2, r3
 8006180:	d90e      	bls.n	80061a0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	68ba      	ldr	r2, [r7, #8]
 8006186:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	68fa      	ldr	r2, [r7, #12]
 800618c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800618e:	4b1a      	ldr	r3, [pc, #104]	@ (80061f8 <prvSwitchTimerLists+0xc4>)
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	3304      	adds	r3, #4
 8006196:	4619      	mov	r1, r3
 8006198:	4610      	mov	r0, r2
 800619a:	f7fd fe78 	bl	8003e8e <vListInsert>
 800619e:	e017      	b.n	80061d0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80061a0:	2300      	movs	r3, #0
 80061a2:	9300      	str	r3, [sp, #0]
 80061a4:	2300      	movs	r3, #0
 80061a6:	693a      	ldr	r2, [r7, #16]
 80061a8:	2100      	movs	r1, #0
 80061aa:	68f8      	ldr	r0, [r7, #12]
 80061ac:	f7ff fd58 	bl	8005c60 <xTimerGenericCommand>
 80061b0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d10b      	bne.n	80061d0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80061b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061bc:	f383 8811 	msr	BASEPRI, r3
 80061c0:	f3bf 8f6f 	isb	sy
 80061c4:	f3bf 8f4f 	dsb	sy
 80061c8:	603b      	str	r3, [r7, #0]
}
 80061ca:	bf00      	nop
 80061cc:	bf00      	nop
 80061ce:	e7fd      	b.n	80061cc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80061d0:	4b09      	ldr	r3, [pc, #36]	@ (80061f8 <prvSwitchTimerLists+0xc4>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d1b0      	bne.n	800613c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80061da:	4b07      	ldr	r3, [pc, #28]	@ (80061f8 <prvSwitchTimerLists+0xc4>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80061e0:	4b06      	ldr	r3, [pc, #24]	@ (80061fc <prvSwitchTimerLists+0xc8>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a04      	ldr	r2, [pc, #16]	@ (80061f8 <prvSwitchTimerLists+0xc4>)
 80061e6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80061e8:	4a04      	ldr	r2, [pc, #16]	@ (80061fc <prvSwitchTimerLists+0xc8>)
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	6013      	str	r3, [r2, #0]
}
 80061ee:	bf00      	nop
 80061f0:	3718      	adds	r7, #24
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
 80061f6:	bf00      	nop
 80061f8:	20000e2c 	.word	0x20000e2c
 80061fc:	20000e30 	.word	0x20000e30

08006200 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b082      	sub	sp, #8
 8006204:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006206:	f000 f96f 	bl	80064e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800620a:	4b15      	ldr	r3, [pc, #84]	@ (8006260 <prvCheckForValidListAndQueue+0x60>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d120      	bne.n	8006254 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006212:	4814      	ldr	r0, [pc, #80]	@ (8006264 <prvCheckForValidListAndQueue+0x64>)
 8006214:	f7fd fdea 	bl	8003dec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006218:	4813      	ldr	r0, [pc, #76]	@ (8006268 <prvCheckForValidListAndQueue+0x68>)
 800621a:	f7fd fde7 	bl	8003dec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800621e:	4b13      	ldr	r3, [pc, #76]	@ (800626c <prvCheckForValidListAndQueue+0x6c>)
 8006220:	4a10      	ldr	r2, [pc, #64]	@ (8006264 <prvCheckForValidListAndQueue+0x64>)
 8006222:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006224:	4b12      	ldr	r3, [pc, #72]	@ (8006270 <prvCheckForValidListAndQueue+0x70>)
 8006226:	4a10      	ldr	r2, [pc, #64]	@ (8006268 <prvCheckForValidListAndQueue+0x68>)
 8006228:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800622a:	2300      	movs	r3, #0
 800622c:	9300      	str	r3, [sp, #0]
 800622e:	4b11      	ldr	r3, [pc, #68]	@ (8006274 <prvCheckForValidListAndQueue+0x74>)
 8006230:	4a11      	ldr	r2, [pc, #68]	@ (8006278 <prvCheckForValidListAndQueue+0x78>)
 8006232:	2110      	movs	r1, #16
 8006234:	200a      	movs	r0, #10
 8006236:	f7fd fef7 	bl	8004028 <xQueueGenericCreateStatic>
 800623a:	4603      	mov	r3, r0
 800623c:	4a08      	ldr	r2, [pc, #32]	@ (8006260 <prvCheckForValidListAndQueue+0x60>)
 800623e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006240:	4b07      	ldr	r3, [pc, #28]	@ (8006260 <prvCheckForValidListAndQueue+0x60>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d005      	beq.n	8006254 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006248:	4b05      	ldr	r3, [pc, #20]	@ (8006260 <prvCheckForValidListAndQueue+0x60>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	490b      	ldr	r1, [pc, #44]	@ (800627c <prvCheckForValidListAndQueue+0x7c>)
 800624e:	4618      	mov	r0, r3
 8006250:	f7fe fb1c 	bl	800488c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006254:	f000 f97a 	bl	800654c <vPortExitCritical>
}
 8006258:	bf00      	nop
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	20000e34 	.word	0x20000e34
 8006264:	20000e04 	.word	0x20000e04
 8006268:	20000e18 	.word	0x20000e18
 800626c:	20000e2c 	.word	0x20000e2c
 8006270:	20000e30 	.word	0x20000e30
 8006274:	20000ee0 	.word	0x20000ee0
 8006278:	20000e40 	.word	0x20000e40
 800627c:	08007580 	.word	0x08007580

08006280 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006280:	b480      	push	{r7}
 8006282:	b085      	sub	sp, #20
 8006284:	af00      	add	r7, sp, #0
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	3b04      	subs	r3, #4
 8006290:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006298:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	3b04      	subs	r3, #4
 800629e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	f023 0201 	bic.w	r2, r3, #1
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	3b04      	subs	r3, #4
 80062ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80062b0:	4a0c      	ldr	r2, [pc, #48]	@ (80062e4 <pxPortInitialiseStack+0x64>)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	3b14      	subs	r3, #20
 80062ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	3b04      	subs	r3, #4
 80062c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f06f 0202 	mvn.w	r2, #2
 80062ce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	3b20      	subs	r3, #32
 80062d4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80062d6:	68fb      	ldr	r3, [r7, #12]
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3714      	adds	r7, #20
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr
 80062e4:	080062e9 	.word	0x080062e9

080062e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80062e8:	b480      	push	{r7}
 80062ea:	b085      	sub	sp, #20
 80062ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80062ee:	2300      	movs	r3, #0
 80062f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80062f2:	4b13      	ldr	r3, [pc, #76]	@ (8006340 <prvTaskExitError+0x58>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80062fa:	d00b      	beq.n	8006314 <prvTaskExitError+0x2c>
	__asm volatile
 80062fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006300:	f383 8811 	msr	BASEPRI, r3
 8006304:	f3bf 8f6f 	isb	sy
 8006308:	f3bf 8f4f 	dsb	sy
 800630c:	60fb      	str	r3, [r7, #12]
}
 800630e:	bf00      	nop
 8006310:	bf00      	nop
 8006312:	e7fd      	b.n	8006310 <prvTaskExitError+0x28>
	__asm volatile
 8006314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006318:	f383 8811 	msr	BASEPRI, r3
 800631c:	f3bf 8f6f 	isb	sy
 8006320:	f3bf 8f4f 	dsb	sy
 8006324:	60bb      	str	r3, [r7, #8]
}
 8006326:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006328:	bf00      	nop
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d0fc      	beq.n	800632a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006330:	bf00      	nop
 8006332:	bf00      	nop
 8006334:	3714      	adds	r7, #20
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop
 8006340:	2000000c 	.word	0x2000000c
	...

08006350 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006350:	4b07      	ldr	r3, [pc, #28]	@ (8006370 <pxCurrentTCBConst2>)
 8006352:	6819      	ldr	r1, [r3, #0]
 8006354:	6808      	ldr	r0, [r1, #0]
 8006356:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800635a:	f380 8809 	msr	PSP, r0
 800635e:	f3bf 8f6f 	isb	sy
 8006362:	f04f 0000 	mov.w	r0, #0
 8006366:	f380 8811 	msr	BASEPRI, r0
 800636a:	4770      	bx	lr
 800636c:	f3af 8000 	nop.w

08006370 <pxCurrentTCBConst2>:
 8006370:	20000904 	.word	0x20000904
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006374:	bf00      	nop
 8006376:	bf00      	nop

08006378 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006378:	4808      	ldr	r0, [pc, #32]	@ (800639c <prvPortStartFirstTask+0x24>)
 800637a:	6800      	ldr	r0, [r0, #0]
 800637c:	6800      	ldr	r0, [r0, #0]
 800637e:	f380 8808 	msr	MSP, r0
 8006382:	f04f 0000 	mov.w	r0, #0
 8006386:	f380 8814 	msr	CONTROL, r0
 800638a:	b662      	cpsie	i
 800638c:	b661      	cpsie	f
 800638e:	f3bf 8f4f 	dsb	sy
 8006392:	f3bf 8f6f 	isb	sy
 8006396:	df00      	svc	0
 8006398:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800639a:	bf00      	nop
 800639c:	e000ed08 	.word	0xe000ed08

080063a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b086      	sub	sp, #24
 80063a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80063a6:	4b47      	ldr	r3, [pc, #284]	@ (80064c4 <xPortStartScheduler+0x124>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a47      	ldr	r2, [pc, #284]	@ (80064c8 <xPortStartScheduler+0x128>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d10b      	bne.n	80063c8 <xPortStartScheduler+0x28>
	__asm volatile
 80063b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063b4:	f383 8811 	msr	BASEPRI, r3
 80063b8:	f3bf 8f6f 	isb	sy
 80063bc:	f3bf 8f4f 	dsb	sy
 80063c0:	613b      	str	r3, [r7, #16]
}
 80063c2:	bf00      	nop
 80063c4:	bf00      	nop
 80063c6:	e7fd      	b.n	80063c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80063c8:	4b3e      	ldr	r3, [pc, #248]	@ (80064c4 <xPortStartScheduler+0x124>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a3f      	ldr	r2, [pc, #252]	@ (80064cc <xPortStartScheduler+0x12c>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d10b      	bne.n	80063ea <xPortStartScheduler+0x4a>
	__asm volatile
 80063d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063d6:	f383 8811 	msr	BASEPRI, r3
 80063da:	f3bf 8f6f 	isb	sy
 80063de:	f3bf 8f4f 	dsb	sy
 80063e2:	60fb      	str	r3, [r7, #12]
}
 80063e4:	bf00      	nop
 80063e6:	bf00      	nop
 80063e8:	e7fd      	b.n	80063e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80063ea:	4b39      	ldr	r3, [pc, #228]	@ (80064d0 <xPortStartScheduler+0x130>)
 80063ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	781b      	ldrb	r3, [r3, #0]
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	22ff      	movs	r2, #255	@ 0xff
 80063fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	781b      	ldrb	r3, [r3, #0]
 8006400:	b2db      	uxtb	r3, r3
 8006402:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006404:	78fb      	ldrb	r3, [r7, #3]
 8006406:	b2db      	uxtb	r3, r3
 8006408:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800640c:	b2da      	uxtb	r2, r3
 800640e:	4b31      	ldr	r3, [pc, #196]	@ (80064d4 <xPortStartScheduler+0x134>)
 8006410:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006412:	4b31      	ldr	r3, [pc, #196]	@ (80064d8 <xPortStartScheduler+0x138>)
 8006414:	2207      	movs	r2, #7
 8006416:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006418:	e009      	b.n	800642e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800641a:	4b2f      	ldr	r3, [pc, #188]	@ (80064d8 <xPortStartScheduler+0x138>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	3b01      	subs	r3, #1
 8006420:	4a2d      	ldr	r2, [pc, #180]	@ (80064d8 <xPortStartScheduler+0x138>)
 8006422:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006424:	78fb      	ldrb	r3, [r7, #3]
 8006426:	b2db      	uxtb	r3, r3
 8006428:	005b      	lsls	r3, r3, #1
 800642a:	b2db      	uxtb	r3, r3
 800642c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800642e:	78fb      	ldrb	r3, [r7, #3]
 8006430:	b2db      	uxtb	r3, r3
 8006432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006436:	2b80      	cmp	r3, #128	@ 0x80
 8006438:	d0ef      	beq.n	800641a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800643a:	4b27      	ldr	r3, [pc, #156]	@ (80064d8 <xPortStartScheduler+0x138>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f1c3 0307 	rsb	r3, r3, #7
 8006442:	2b04      	cmp	r3, #4
 8006444:	d00b      	beq.n	800645e <xPortStartScheduler+0xbe>
	__asm volatile
 8006446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800644a:	f383 8811 	msr	BASEPRI, r3
 800644e:	f3bf 8f6f 	isb	sy
 8006452:	f3bf 8f4f 	dsb	sy
 8006456:	60bb      	str	r3, [r7, #8]
}
 8006458:	bf00      	nop
 800645a:	bf00      	nop
 800645c:	e7fd      	b.n	800645a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800645e:	4b1e      	ldr	r3, [pc, #120]	@ (80064d8 <xPortStartScheduler+0x138>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	021b      	lsls	r3, r3, #8
 8006464:	4a1c      	ldr	r2, [pc, #112]	@ (80064d8 <xPortStartScheduler+0x138>)
 8006466:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006468:	4b1b      	ldr	r3, [pc, #108]	@ (80064d8 <xPortStartScheduler+0x138>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006470:	4a19      	ldr	r2, [pc, #100]	@ (80064d8 <xPortStartScheduler+0x138>)
 8006472:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	b2da      	uxtb	r2, r3
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800647c:	4b17      	ldr	r3, [pc, #92]	@ (80064dc <xPortStartScheduler+0x13c>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a16      	ldr	r2, [pc, #88]	@ (80064dc <xPortStartScheduler+0x13c>)
 8006482:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006486:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006488:	4b14      	ldr	r3, [pc, #80]	@ (80064dc <xPortStartScheduler+0x13c>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a13      	ldr	r2, [pc, #76]	@ (80064dc <xPortStartScheduler+0x13c>)
 800648e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006492:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006494:	f000 f8da 	bl	800664c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006498:	4b11      	ldr	r3, [pc, #68]	@ (80064e0 <xPortStartScheduler+0x140>)
 800649a:	2200      	movs	r2, #0
 800649c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800649e:	f000 f8f9 	bl	8006694 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80064a2:	4b10      	ldr	r3, [pc, #64]	@ (80064e4 <xPortStartScheduler+0x144>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a0f      	ldr	r2, [pc, #60]	@ (80064e4 <xPortStartScheduler+0x144>)
 80064a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80064ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80064ae:	f7ff ff63 	bl	8006378 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80064b2:	f7fe fe23 	bl	80050fc <vTaskSwitchContext>
	prvTaskExitError();
 80064b6:	f7ff ff17 	bl	80062e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80064ba:	2300      	movs	r3, #0
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3718      	adds	r7, #24
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	e000ed00 	.word	0xe000ed00
 80064c8:	410fc271 	.word	0x410fc271
 80064cc:	410fc270 	.word	0x410fc270
 80064d0:	e000e400 	.word	0xe000e400
 80064d4:	20000f30 	.word	0x20000f30
 80064d8:	20000f34 	.word	0x20000f34
 80064dc:	e000ed20 	.word	0xe000ed20
 80064e0:	2000000c 	.word	0x2000000c
 80064e4:	e000ef34 	.word	0xe000ef34

080064e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
	__asm volatile
 80064ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064f2:	f383 8811 	msr	BASEPRI, r3
 80064f6:	f3bf 8f6f 	isb	sy
 80064fa:	f3bf 8f4f 	dsb	sy
 80064fe:	607b      	str	r3, [r7, #4]
}
 8006500:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006502:	4b10      	ldr	r3, [pc, #64]	@ (8006544 <vPortEnterCritical+0x5c>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	3301      	adds	r3, #1
 8006508:	4a0e      	ldr	r2, [pc, #56]	@ (8006544 <vPortEnterCritical+0x5c>)
 800650a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800650c:	4b0d      	ldr	r3, [pc, #52]	@ (8006544 <vPortEnterCritical+0x5c>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2b01      	cmp	r3, #1
 8006512:	d110      	bne.n	8006536 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006514:	4b0c      	ldr	r3, [pc, #48]	@ (8006548 <vPortEnterCritical+0x60>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	b2db      	uxtb	r3, r3
 800651a:	2b00      	cmp	r3, #0
 800651c:	d00b      	beq.n	8006536 <vPortEnterCritical+0x4e>
	__asm volatile
 800651e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006522:	f383 8811 	msr	BASEPRI, r3
 8006526:	f3bf 8f6f 	isb	sy
 800652a:	f3bf 8f4f 	dsb	sy
 800652e:	603b      	str	r3, [r7, #0]
}
 8006530:	bf00      	nop
 8006532:	bf00      	nop
 8006534:	e7fd      	b.n	8006532 <vPortEnterCritical+0x4a>
	}
}
 8006536:	bf00      	nop
 8006538:	370c      	adds	r7, #12
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr
 8006542:	bf00      	nop
 8006544:	2000000c 	.word	0x2000000c
 8006548:	e000ed04 	.word	0xe000ed04

0800654c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006552:	4b12      	ldr	r3, [pc, #72]	@ (800659c <vPortExitCritical+0x50>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d10b      	bne.n	8006572 <vPortExitCritical+0x26>
	__asm volatile
 800655a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800655e:	f383 8811 	msr	BASEPRI, r3
 8006562:	f3bf 8f6f 	isb	sy
 8006566:	f3bf 8f4f 	dsb	sy
 800656a:	607b      	str	r3, [r7, #4]
}
 800656c:	bf00      	nop
 800656e:	bf00      	nop
 8006570:	e7fd      	b.n	800656e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006572:	4b0a      	ldr	r3, [pc, #40]	@ (800659c <vPortExitCritical+0x50>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	3b01      	subs	r3, #1
 8006578:	4a08      	ldr	r2, [pc, #32]	@ (800659c <vPortExitCritical+0x50>)
 800657a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800657c:	4b07      	ldr	r3, [pc, #28]	@ (800659c <vPortExitCritical+0x50>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d105      	bne.n	8006590 <vPortExitCritical+0x44>
 8006584:	2300      	movs	r3, #0
 8006586:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	f383 8811 	msr	BASEPRI, r3
}
 800658e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006590:	bf00      	nop
 8006592:	370c      	adds	r7, #12
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr
 800659c:	2000000c 	.word	0x2000000c

080065a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80065a0:	f3ef 8009 	mrs	r0, PSP
 80065a4:	f3bf 8f6f 	isb	sy
 80065a8:	4b15      	ldr	r3, [pc, #84]	@ (8006600 <pxCurrentTCBConst>)
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	f01e 0f10 	tst.w	lr, #16
 80065b0:	bf08      	it	eq
 80065b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80065b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065ba:	6010      	str	r0, [r2, #0]
 80065bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80065c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80065c4:	f380 8811 	msr	BASEPRI, r0
 80065c8:	f3bf 8f4f 	dsb	sy
 80065cc:	f3bf 8f6f 	isb	sy
 80065d0:	f7fe fd94 	bl	80050fc <vTaskSwitchContext>
 80065d4:	f04f 0000 	mov.w	r0, #0
 80065d8:	f380 8811 	msr	BASEPRI, r0
 80065dc:	bc09      	pop	{r0, r3}
 80065de:	6819      	ldr	r1, [r3, #0]
 80065e0:	6808      	ldr	r0, [r1, #0]
 80065e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065e6:	f01e 0f10 	tst.w	lr, #16
 80065ea:	bf08      	it	eq
 80065ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80065f0:	f380 8809 	msr	PSP, r0
 80065f4:	f3bf 8f6f 	isb	sy
 80065f8:	4770      	bx	lr
 80065fa:	bf00      	nop
 80065fc:	f3af 8000 	nop.w

08006600 <pxCurrentTCBConst>:
 8006600:	20000904 	.word	0x20000904
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006604:	bf00      	nop
 8006606:	bf00      	nop

08006608 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0
	__asm volatile
 800660e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006612:	f383 8811 	msr	BASEPRI, r3
 8006616:	f3bf 8f6f 	isb	sy
 800661a:	f3bf 8f4f 	dsb	sy
 800661e:	607b      	str	r3, [r7, #4]
}
 8006620:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006622:	f7fe fcb1 	bl	8004f88 <xTaskIncrementTick>
 8006626:	4603      	mov	r3, r0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d003      	beq.n	8006634 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800662c:	4b06      	ldr	r3, [pc, #24]	@ (8006648 <xPortSysTickHandler+0x40>)
 800662e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006632:	601a      	str	r2, [r3, #0]
 8006634:	2300      	movs	r3, #0
 8006636:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	f383 8811 	msr	BASEPRI, r3
}
 800663e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006640:	bf00      	nop
 8006642:	3708      	adds	r7, #8
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}
 8006648:	e000ed04 	.word	0xe000ed04

0800664c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800664c:	b480      	push	{r7}
 800664e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006650:	4b0b      	ldr	r3, [pc, #44]	@ (8006680 <vPortSetupTimerInterrupt+0x34>)
 8006652:	2200      	movs	r2, #0
 8006654:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006656:	4b0b      	ldr	r3, [pc, #44]	@ (8006684 <vPortSetupTimerInterrupt+0x38>)
 8006658:	2200      	movs	r2, #0
 800665a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800665c:	4b0a      	ldr	r3, [pc, #40]	@ (8006688 <vPortSetupTimerInterrupt+0x3c>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a0a      	ldr	r2, [pc, #40]	@ (800668c <vPortSetupTimerInterrupt+0x40>)
 8006662:	fba2 2303 	umull	r2, r3, r2, r3
 8006666:	099b      	lsrs	r3, r3, #6
 8006668:	4a09      	ldr	r2, [pc, #36]	@ (8006690 <vPortSetupTimerInterrupt+0x44>)
 800666a:	3b01      	subs	r3, #1
 800666c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800666e:	4b04      	ldr	r3, [pc, #16]	@ (8006680 <vPortSetupTimerInterrupt+0x34>)
 8006670:	2207      	movs	r2, #7
 8006672:	601a      	str	r2, [r3, #0]
}
 8006674:	bf00      	nop
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr
 800667e:	bf00      	nop
 8006680:	e000e010 	.word	0xe000e010
 8006684:	e000e018 	.word	0xe000e018
 8006688:	20000000 	.word	0x20000000
 800668c:	10624dd3 	.word	0x10624dd3
 8006690:	e000e014 	.word	0xe000e014

08006694 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006694:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80066a4 <vPortEnableVFP+0x10>
 8006698:	6801      	ldr	r1, [r0, #0]
 800669a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800669e:	6001      	str	r1, [r0, #0]
 80066a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80066a2:	bf00      	nop
 80066a4:	e000ed88 	.word	0xe000ed88

080066a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80066ae:	f3ef 8305 	mrs	r3, IPSR
 80066b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2b0f      	cmp	r3, #15
 80066b8:	d915      	bls.n	80066e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80066ba:	4a18      	ldr	r2, [pc, #96]	@ (800671c <vPortValidateInterruptPriority+0x74>)
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	4413      	add	r3, r2
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80066c4:	4b16      	ldr	r3, [pc, #88]	@ (8006720 <vPortValidateInterruptPriority+0x78>)
 80066c6:	781b      	ldrb	r3, [r3, #0]
 80066c8:	7afa      	ldrb	r2, [r7, #11]
 80066ca:	429a      	cmp	r2, r3
 80066cc:	d20b      	bcs.n	80066e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80066ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d2:	f383 8811 	msr	BASEPRI, r3
 80066d6:	f3bf 8f6f 	isb	sy
 80066da:	f3bf 8f4f 	dsb	sy
 80066de:	607b      	str	r3, [r7, #4]
}
 80066e0:	bf00      	nop
 80066e2:	bf00      	nop
 80066e4:	e7fd      	b.n	80066e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80066e6:	4b0f      	ldr	r3, [pc, #60]	@ (8006724 <vPortValidateInterruptPriority+0x7c>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80066ee:	4b0e      	ldr	r3, [pc, #56]	@ (8006728 <vPortValidateInterruptPriority+0x80>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d90b      	bls.n	800670e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80066f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066fa:	f383 8811 	msr	BASEPRI, r3
 80066fe:	f3bf 8f6f 	isb	sy
 8006702:	f3bf 8f4f 	dsb	sy
 8006706:	603b      	str	r3, [r7, #0]
}
 8006708:	bf00      	nop
 800670a:	bf00      	nop
 800670c:	e7fd      	b.n	800670a <vPortValidateInterruptPriority+0x62>
	}
 800670e:	bf00      	nop
 8006710:	3714      	adds	r7, #20
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop
 800671c:	e000e3f0 	.word	0xe000e3f0
 8006720:	20000f30 	.word	0x20000f30
 8006724:	e000ed0c 	.word	0xe000ed0c
 8006728:	20000f34 	.word	0x20000f34

0800672c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b08a      	sub	sp, #40	@ 0x28
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006734:	2300      	movs	r3, #0
 8006736:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006738:	f7fe fb6a 	bl	8004e10 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800673c:	4b5c      	ldr	r3, [pc, #368]	@ (80068b0 <pvPortMalloc+0x184>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d101      	bne.n	8006748 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006744:	f000 f924 	bl	8006990 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006748:	4b5a      	ldr	r3, [pc, #360]	@ (80068b4 <pvPortMalloc+0x188>)
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	4013      	ands	r3, r2
 8006750:	2b00      	cmp	r3, #0
 8006752:	f040 8095 	bne.w	8006880 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d01e      	beq.n	800679a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800675c:	2208      	movs	r2, #8
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	4413      	add	r3, r2
 8006762:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f003 0307 	and.w	r3, r3, #7
 800676a:	2b00      	cmp	r3, #0
 800676c:	d015      	beq.n	800679a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f023 0307 	bic.w	r3, r3, #7
 8006774:	3308      	adds	r3, #8
 8006776:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f003 0307 	and.w	r3, r3, #7
 800677e:	2b00      	cmp	r3, #0
 8006780:	d00b      	beq.n	800679a <pvPortMalloc+0x6e>
	__asm volatile
 8006782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006786:	f383 8811 	msr	BASEPRI, r3
 800678a:	f3bf 8f6f 	isb	sy
 800678e:	f3bf 8f4f 	dsb	sy
 8006792:	617b      	str	r3, [r7, #20]
}
 8006794:	bf00      	nop
 8006796:	bf00      	nop
 8006798:	e7fd      	b.n	8006796 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d06f      	beq.n	8006880 <pvPortMalloc+0x154>
 80067a0:	4b45      	ldr	r3, [pc, #276]	@ (80068b8 <pvPortMalloc+0x18c>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	687a      	ldr	r2, [r7, #4]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d86a      	bhi.n	8006880 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80067aa:	4b44      	ldr	r3, [pc, #272]	@ (80068bc <pvPortMalloc+0x190>)
 80067ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80067ae:	4b43      	ldr	r3, [pc, #268]	@ (80068bc <pvPortMalloc+0x190>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80067b4:	e004      	b.n	80067c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80067b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80067ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80067c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	687a      	ldr	r2, [r7, #4]
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d903      	bls.n	80067d2 <pvPortMalloc+0xa6>
 80067ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d1f1      	bne.n	80067b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80067d2:	4b37      	ldr	r3, [pc, #220]	@ (80068b0 <pvPortMalloc+0x184>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067d8:	429a      	cmp	r2, r3
 80067da:	d051      	beq.n	8006880 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80067dc:	6a3b      	ldr	r3, [r7, #32]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2208      	movs	r2, #8
 80067e2:	4413      	add	r3, r2
 80067e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80067e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	6a3b      	ldr	r3, [r7, #32]
 80067ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80067ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f0:	685a      	ldr	r2, [r3, #4]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	1ad2      	subs	r2, r2, r3
 80067f6:	2308      	movs	r3, #8
 80067f8:	005b      	lsls	r3, r3, #1
 80067fa:	429a      	cmp	r2, r3
 80067fc:	d920      	bls.n	8006840 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80067fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	4413      	add	r3, r2
 8006804:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	f003 0307 	and.w	r3, r3, #7
 800680c:	2b00      	cmp	r3, #0
 800680e:	d00b      	beq.n	8006828 <pvPortMalloc+0xfc>
	__asm volatile
 8006810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006814:	f383 8811 	msr	BASEPRI, r3
 8006818:	f3bf 8f6f 	isb	sy
 800681c:	f3bf 8f4f 	dsb	sy
 8006820:	613b      	str	r3, [r7, #16]
}
 8006822:	bf00      	nop
 8006824:	bf00      	nop
 8006826:	e7fd      	b.n	8006824 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800682a:	685a      	ldr	r2, [r3, #4]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	1ad2      	subs	r2, r2, r3
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800683a:	69b8      	ldr	r0, [r7, #24]
 800683c:	f000 f90a 	bl	8006a54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006840:	4b1d      	ldr	r3, [pc, #116]	@ (80068b8 <pvPortMalloc+0x18c>)
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	1ad3      	subs	r3, r2, r3
 800684a:	4a1b      	ldr	r2, [pc, #108]	@ (80068b8 <pvPortMalloc+0x18c>)
 800684c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800684e:	4b1a      	ldr	r3, [pc, #104]	@ (80068b8 <pvPortMalloc+0x18c>)
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	4b1b      	ldr	r3, [pc, #108]	@ (80068c0 <pvPortMalloc+0x194>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	429a      	cmp	r2, r3
 8006858:	d203      	bcs.n	8006862 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800685a:	4b17      	ldr	r3, [pc, #92]	@ (80068b8 <pvPortMalloc+0x18c>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a18      	ldr	r2, [pc, #96]	@ (80068c0 <pvPortMalloc+0x194>)
 8006860:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006864:	685a      	ldr	r2, [r3, #4]
 8006866:	4b13      	ldr	r3, [pc, #76]	@ (80068b4 <pvPortMalloc+0x188>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	431a      	orrs	r2, r3
 800686c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800686e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006872:	2200      	movs	r2, #0
 8006874:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006876:	4b13      	ldr	r3, [pc, #76]	@ (80068c4 <pvPortMalloc+0x198>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	3301      	adds	r3, #1
 800687c:	4a11      	ldr	r2, [pc, #68]	@ (80068c4 <pvPortMalloc+0x198>)
 800687e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006880:	f7fe fad4 	bl	8004e2c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006884:	69fb      	ldr	r3, [r7, #28]
 8006886:	f003 0307 	and.w	r3, r3, #7
 800688a:	2b00      	cmp	r3, #0
 800688c:	d00b      	beq.n	80068a6 <pvPortMalloc+0x17a>
	__asm volatile
 800688e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006892:	f383 8811 	msr	BASEPRI, r3
 8006896:	f3bf 8f6f 	isb	sy
 800689a:	f3bf 8f4f 	dsb	sy
 800689e:	60fb      	str	r3, [r7, #12]
}
 80068a0:	bf00      	nop
 80068a2:	bf00      	nop
 80068a4:	e7fd      	b.n	80068a2 <pvPortMalloc+0x176>
	return pvReturn;
 80068a6:	69fb      	ldr	r3, [r7, #28]
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3728      	adds	r7, #40	@ 0x28
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}
 80068b0:	20001af8 	.word	0x20001af8
 80068b4:	20001b0c 	.word	0x20001b0c
 80068b8:	20001afc 	.word	0x20001afc
 80068bc:	20001af0 	.word	0x20001af0
 80068c0:	20001b00 	.word	0x20001b00
 80068c4:	20001b04 	.word	0x20001b04

080068c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b086      	sub	sp, #24
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d04f      	beq.n	800697a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80068da:	2308      	movs	r3, #8
 80068dc:	425b      	negs	r3, r3
 80068de:	697a      	ldr	r2, [r7, #20]
 80068e0:	4413      	add	r3, r2
 80068e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	685a      	ldr	r2, [r3, #4]
 80068ec:	4b25      	ldr	r3, [pc, #148]	@ (8006984 <vPortFree+0xbc>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4013      	ands	r3, r2
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d10b      	bne.n	800690e <vPortFree+0x46>
	__asm volatile
 80068f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068fa:	f383 8811 	msr	BASEPRI, r3
 80068fe:	f3bf 8f6f 	isb	sy
 8006902:	f3bf 8f4f 	dsb	sy
 8006906:	60fb      	str	r3, [r7, #12]
}
 8006908:	bf00      	nop
 800690a:	bf00      	nop
 800690c:	e7fd      	b.n	800690a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d00b      	beq.n	800692e <vPortFree+0x66>
	__asm volatile
 8006916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800691a:	f383 8811 	msr	BASEPRI, r3
 800691e:	f3bf 8f6f 	isb	sy
 8006922:	f3bf 8f4f 	dsb	sy
 8006926:	60bb      	str	r3, [r7, #8]
}
 8006928:	bf00      	nop
 800692a:	bf00      	nop
 800692c:	e7fd      	b.n	800692a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	685a      	ldr	r2, [r3, #4]
 8006932:	4b14      	ldr	r3, [pc, #80]	@ (8006984 <vPortFree+0xbc>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4013      	ands	r3, r2
 8006938:	2b00      	cmp	r3, #0
 800693a:	d01e      	beq.n	800697a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d11a      	bne.n	800697a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	685a      	ldr	r2, [r3, #4]
 8006948:	4b0e      	ldr	r3, [pc, #56]	@ (8006984 <vPortFree+0xbc>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	43db      	mvns	r3, r3
 800694e:	401a      	ands	r2, r3
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006954:	f7fe fa5c 	bl	8004e10 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	685a      	ldr	r2, [r3, #4]
 800695c:	4b0a      	ldr	r3, [pc, #40]	@ (8006988 <vPortFree+0xc0>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4413      	add	r3, r2
 8006962:	4a09      	ldr	r2, [pc, #36]	@ (8006988 <vPortFree+0xc0>)
 8006964:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006966:	6938      	ldr	r0, [r7, #16]
 8006968:	f000 f874 	bl	8006a54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800696c:	4b07      	ldr	r3, [pc, #28]	@ (800698c <vPortFree+0xc4>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	3301      	adds	r3, #1
 8006972:	4a06      	ldr	r2, [pc, #24]	@ (800698c <vPortFree+0xc4>)
 8006974:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006976:	f7fe fa59 	bl	8004e2c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800697a:	bf00      	nop
 800697c:	3718      	adds	r7, #24
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}
 8006982:	bf00      	nop
 8006984:	20001b0c 	.word	0x20001b0c
 8006988:	20001afc 	.word	0x20001afc
 800698c:	20001b08 	.word	0x20001b08

08006990 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006990:	b480      	push	{r7}
 8006992:	b085      	sub	sp, #20
 8006994:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006996:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800699a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800699c:	4b27      	ldr	r3, [pc, #156]	@ (8006a3c <prvHeapInit+0xac>)
 800699e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f003 0307 	and.w	r3, r3, #7
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d00c      	beq.n	80069c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	3307      	adds	r3, #7
 80069ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f023 0307 	bic.w	r3, r3, #7
 80069b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80069b8:	68ba      	ldr	r2, [r7, #8]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	1ad3      	subs	r3, r2, r3
 80069be:	4a1f      	ldr	r2, [pc, #124]	@ (8006a3c <prvHeapInit+0xac>)
 80069c0:	4413      	add	r3, r2
 80069c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80069c8:	4a1d      	ldr	r2, [pc, #116]	@ (8006a40 <prvHeapInit+0xb0>)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80069ce:	4b1c      	ldr	r3, [pc, #112]	@ (8006a40 <prvHeapInit+0xb0>)
 80069d0:	2200      	movs	r2, #0
 80069d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	68ba      	ldr	r2, [r7, #8]
 80069d8:	4413      	add	r3, r2
 80069da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80069dc:	2208      	movs	r2, #8
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	1a9b      	subs	r3, r3, r2
 80069e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f023 0307 	bic.w	r3, r3, #7
 80069ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	4a15      	ldr	r2, [pc, #84]	@ (8006a44 <prvHeapInit+0xb4>)
 80069f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80069f2:	4b14      	ldr	r3, [pc, #80]	@ (8006a44 <prvHeapInit+0xb4>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	2200      	movs	r2, #0
 80069f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80069fa:	4b12      	ldr	r3, [pc, #72]	@ (8006a44 <prvHeapInit+0xb4>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	2200      	movs	r2, #0
 8006a00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	68fa      	ldr	r2, [r7, #12]
 8006a0a:	1ad2      	subs	r2, r2, r3
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006a10:	4b0c      	ldr	r3, [pc, #48]	@ (8006a44 <prvHeapInit+0xb4>)
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	4a0a      	ldr	r2, [pc, #40]	@ (8006a48 <prvHeapInit+0xb8>)
 8006a1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	4a09      	ldr	r2, [pc, #36]	@ (8006a4c <prvHeapInit+0xbc>)
 8006a26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006a28:	4b09      	ldr	r3, [pc, #36]	@ (8006a50 <prvHeapInit+0xc0>)
 8006a2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006a2e:	601a      	str	r2, [r3, #0]
}
 8006a30:	bf00      	nop
 8006a32:	3714      	adds	r7, #20
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr
 8006a3c:	20000f38 	.word	0x20000f38
 8006a40:	20001af0 	.word	0x20001af0
 8006a44:	20001af8 	.word	0x20001af8
 8006a48:	20001b00 	.word	0x20001b00
 8006a4c:	20001afc 	.word	0x20001afc
 8006a50:	20001b0c 	.word	0x20001b0c

08006a54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006a54:	b480      	push	{r7}
 8006a56:	b085      	sub	sp, #20
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006a5c:	4b28      	ldr	r3, [pc, #160]	@ (8006b00 <prvInsertBlockIntoFreeList+0xac>)
 8006a5e:	60fb      	str	r3, [r7, #12]
 8006a60:	e002      	b.n	8006a68 <prvInsertBlockIntoFreeList+0x14>
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	60fb      	str	r3, [r7, #12]
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d8f7      	bhi.n	8006a62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	68ba      	ldr	r2, [r7, #8]
 8006a7c:	4413      	add	r3, r2
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d108      	bne.n	8006a96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	685a      	ldr	r2, [r3, #4]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	441a      	add	r2, r3
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	68ba      	ldr	r2, [r7, #8]
 8006aa0:	441a      	add	r2, r3
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	d118      	bne.n	8006adc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	4b15      	ldr	r3, [pc, #84]	@ (8006b04 <prvInsertBlockIntoFreeList+0xb0>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d00d      	beq.n	8006ad2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	685a      	ldr	r2, [r3, #4]
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	441a      	add	r2, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	601a      	str	r2, [r3, #0]
 8006ad0:	e008      	b.n	8006ae4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8006b04 <prvInsertBlockIntoFreeList+0xb0>)
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	601a      	str	r2, [r3, #0]
 8006ada:	e003      	b.n	8006ae4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006ae4:	68fa      	ldr	r2, [r7, #12]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d002      	beq.n	8006af2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006af2:	bf00      	nop
 8006af4:	3714      	adds	r7, #20
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr
 8006afe:	bf00      	nop
 8006b00:	20001af0 	.word	0x20001af0
 8006b04:	20001af8 	.word	0x20001af8

08006b08 <std>:
 8006b08:	2300      	movs	r3, #0
 8006b0a:	b510      	push	{r4, lr}
 8006b0c:	4604      	mov	r4, r0
 8006b0e:	e9c0 3300 	strd	r3, r3, [r0]
 8006b12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b16:	6083      	str	r3, [r0, #8]
 8006b18:	8181      	strh	r1, [r0, #12]
 8006b1a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006b1c:	81c2      	strh	r2, [r0, #14]
 8006b1e:	6183      	str	r3, [r0, #24]
 8006b20:	4619      	mov	r1, r3
 8006b22:	2208      	movs	r2, #8
 8006b24:	305c      	adds	r0, #92	@ 0x5c
 8006b26:	f000 f9e7 	bl	8006ef8 <memset>
 8006b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8006b60 <std+0x58>)
 8006b2c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b64 <std+0x5c>)
 8006b30:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b32:	4b0d      	ldr	r3, [pc, #52]	@ (8006b68 <std+0x60>)
 8006b34:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b36:	4b0d      	ldr	r3, [pc, #52]	@ (8006b6c <std+0x64>)
 8006b38:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006b70 <std+0x68>)
 8006b3c:	6224      	str	r4, [r4, #32]
 8006b3e:	429c      	cmp	r4, r3
 8006b40:	d006      	beq.n	8006b50 <std+0x48>
 8006b42:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b46:	4294      	cmp	r4, r2
 8006b48:	d002      	beq.n	8006b50 <std+0x48>
 8006b4a:	33d0      	adds	r3, #208	@ 0xd0
 8006b4c:	429c      	cmp	r4, r3
 8006b4e:	d105      	bne.n	8006b5c <std+0x54>
 8006b50:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b58:	f000 ba9c 	b.w	8007094 <__retarget_lock_init_recursive>
 8006b5c:	bd10      	pop	{r4, pc}
 8006b5e:	bf00      	nop
 8006b60:	08006d49 	.word	0x08006d49
 8006b64:	08006d6b 	.word	0x08006d6b
 8006b68:	08006da3 	.word	0x08006da3
 8006b6c:	08006dc7 	.word	0x08006dc7
 8006b70:	20001b10 	.word	0x20001b10

08006b74 <stdio_exit_handler>:
 8006b74:	4a02      	ldr	r2, [pc, #8]	@ (8006b80 <stdio_exit_handler+0xc>)
 8006b76:	4903      	ldr	r1, [pc, #12]	@ (8006b84 <stdio_exit_handler+0x10>)
 8006b78:	4803      	ldr	r0, [pc, #12]	@ (8006b88 <stdio_exit_handler+0x14>)
 8006b7a:	f000 b869 	b.w	8006c50 <_fwalk_sglue>
 8006b7e:	bf00      	nop
 8006b80:	20000010 	.word	0x20000010
 8006b84:	080073b1 	.word	0x080073b1
 8006b88:	20000020 	.word	0x20000020

08006b8c <cleanup_stdio>:
 8006b8c:	6841      	ldr	r1, [r0, #4]
 8006b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8006bc0 <cleanup_stdio+0x34>)
 8006b90:	4299      	cmp	r1, r3
 8006b92:	b510      	push	{r4, lr}
 8006b94:	4604      	mov	r4, r0
 8006b96:	d001      	beq.n	8006b9c <cleanup_stdio+0x10>
 8006b98:	f000 fc0a 	bl	80073b0 <_fflush_r>
 8006b9c:	68a1      	ldr	r1, [r4, #8]
 8006b9e:	4b09      	ldr	r3, [pc, #36]	@ (8006bc4 <cleanup_stdio+0x38>)
 8006ba0:	4299      	cmp	r1, r3
 8006ba2:	d002      	beq.n	8006baa <cleanup_stdio+0x1e>
 8006ba4:	4620      	mov	r0, r4
 8006ba6:	f000 fc03 	bl	80073b0 <_fflush_r>
 8006baa:	68e1      	ldr	r1, [r4, #12]
 8006bac:	4b06      	ldr	r3, [pc, #24]	@ (8006bc8 <cleanup_stdio+0x3c>)
 8006bae:	4299      	cmp	r1, r3
 8006bb0:	d004      	beq.n	8006bbc <cleanup_stdio+0x30>
 8006bb2:	4620      	mov	r0, r4
 8006bb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bb8:	f000 bbfa 	b.w	80073b0 <_fflush_r>
 8006bbc:	bd10      	pop	{r4, pc}
 8006bbe:	bf00      	nop
 8006bc0:	20001b10 	.word	0x20001b10
 8006bc4:	20001b78 	.word	0x20001b78
 8006bc8:	20001be0 	.word	0x20001be0

08006bcc <global_stdio_init.part.0>:
 8006bcc:	b510      	push	{r4, lr}
 8006bce:	4b0b      	ldr	r3, [pc, #44]	@ (8006bfc <global_stdio_init.part.0+0x30>)
 8006bd0:	4c0b      	ldr	r4, [pc, #44]	@ (8006c00 <global_stdio_init.part.0+0x34>)
 8006bd2:	4a0c      	ldr	r2, [pc, #48]	@ (8006c04 <global_stdio_init.part.0+0x38>)
 8006bd4:	601a      	str	r2, [r3, #0]
 8006bd6:	4620      	mov	r0, r4
 8006bd8:	2200      	movs	r2, #0
 8006bda:	2104      	movs	r1, #4
 8006bdc:	f7ff ff94 	bl	8006b08 <std>
 8006be0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006be4:	2201      	movs	r2, #1
 8006be6:	2109      	movs	r1, #9
 8006be8:	f7ff ff8e 	bl	8006b08 <std>
 8006bec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006bf0:	2202      	movs	r2, #2
 8006bf2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bf6:	2112      	movs	r1, #18
 8006bf8:	f7ff bf86 	b.w	8006b08 <std>
 8006bfc:	20001c48 	.word	0x20001c48
 8006c00:	20001b10 	.word	0x20001b10
 8006c04:	08006b75 	.word	0x08006b75

08006c08 <__sfp_lock_acquire>:
 8006c08:	4801      	ldr	r0, [pc, #4]	@ (8006c10 <__sfp_lock_acquire+0x8>)
 8006c0a:	f000 ba44 	b.w	8007096 <__retarget_lock_acquire_recursive>
 8006c0e:	bf00      	nop
 8006c10:	20001c51 	.word	0x20001c51

08006c14 <__sfp_lock_release>:
 8006c14:	4801      	ldr	r0, [pc, #4]	@ (8006c1c <__sfp_lock_release+0x8>)
 8006c16:	f000 ba3f 	b.w	8007098 <__retarget_lock_release_recursive>
 8006c1a:	bf00      	nop
 8006c1c:	20001c51 	.word	0x20001c51

08006c20 <__sinit>:
 8006c20:	b510      	push	{r4, lr}
 8006c22:	4604      	mov	r4, r0
 8006c24:	f7ff fff0 	bl	8006c08 <__sfp_lock_acquire>
 8006c28:	6a23      	ldr	r3, [r4, #32]
 8006c2a:	b11b      	cbz	r3, 8006c34 <__sinit+0x14>
 8006c2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c30:	f7ff bff0 	b.w	8006c14 <__sfp_lock_release>
 8006c34:	4b04      	ldr	r3, [pc, #16]	@ (8006c48 <__sinit+0x28>)
 8006c36:	6223      	str	r3, [r4, #32]
 8006c38:	4b04      	ldr	r3, [pc, #16]	@ (8006c4c <__sinit+0x2c>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1f5      	bne.n	8006c2c <__sinit+0xc>
 8006c40:	f7ff ffc4 	bl	8006bcc <global_stdio_init.part.0>
 8006c44:	e7f2      	b.n	8006c2c <__sinit+0xc>
 8006c46:	bf00      	nop
 8006c48:	08006b8d 	.word	0x08006b8d
 8006c4c:	20001c48 	.word	0x20001c48

08006c50 <_fwalk_sglue>:
 8006c50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c54:	4607      	mov	r7, r0
 8006c56:	4688      	mov	r8, r1
 8006c58:	4614      	mov	r4, r2
 8006c5a:	2600      	movs	r6, #0
 8006c5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c60:	f1b9 0901 	subs.w	r9, r9, #1
 8006c64:	d505      	bpl.n	8006c72 <_fwalk_sglue+0x22>
 8006c66:	6824      	ldr	r4, [r4, #0]
 8006c68:	2c00      	cmp	r4, #0
 8006c6a:	d1f7      	bne.n	8006c5c <_fwalk_sglue+0xc>
 8006c6c:	4630      	mov	r0, r6
 8006c6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c72:	89ab      	ldrh	r3, [r5, #12]
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d907      	bls.n	8006c88 <_fwalk_sglue+0x38>
 8006c78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c7c:	3301      	adds	r3, #1
 8006c7e:	d003      	beq.n	8006c88 <_fwalk_sglue+0x38>
 8006c80:	4629      	mov	r1, r5
 8006c82:	4638      	mov	r0, r7
 8006c84:	47c0      	blx	r8
 8006c86:	4306      	orrs	r6, r0
 8006c88:	3568      	adds	r5, #104	@ 0x68
 8006c8a:	e7e9      	b.n	8006c60 <_fwalk_sglue+0x10>

08006c8c <_puts_r>:
 8006c8c:	6a03      	ldr	r3, [r0, #32]
 8006c8e:	b570      	push	{r4, r5, r6, lr}
 8006c90:	6884      	ldr	r4, [r0, #8]
 8006c92:	4605      	mov	r5, r0
 8006c94:	460e      	mov	r6, r1
 8006c96:	b90b      	cbnz	r3, 8006c9c <_puts_r+0x10>
 8006c98:	f7ff ffc2 	bl	8006c20 <__sinit>
 8006c9c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c9e:	07db      	lsls	r3, r3, #31
 8006ca0:	d405      	bmi.n	8006cae <_puts_r+0x22>
 8006ca2:	89a3      	ldrh	r3, [r4, #12]
 8006ca4:	0598      	lsls	r0, r3, #22
 8006ca6:	d402      	bmi.n	8006cae <_puts_r+0x22>
 8006ca8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006caa:	f000 f9f4 	bl	8007096 <__retarget_lock_acquire_recursive>
 8006cae:	89a3      	ldrh	r3, [r4, #12]
 8006cb0:	0719      	lsls	r1, r3, #28
 8006cb2:	d502      	bpl.n	8006cba <_puts_r+0x2e>
 8006cb4:	6923      	ldr	r3, [r4, #16]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d135      	bne.n	8006d26 <_puts_r+0x9a>
 8006cba:	4621      	mov	r1, r4
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	f000 f8c5 	bl	8006e4c <__swsetup_r>
 8006cc2:	b380      	cbz	r0, 8006d26 <_puts_r+0x9a>
 8006cc4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8006cc8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006cca:	07da      	lsls	r2, r3, #31
 8006ccc:	d405      	bmi.n	8006cda <_puts_r+0x4e>
 8006cce:	89a3      	ldrh	r3, [r4, #12]
 8006cd0:	059b      	lsls	r3, r3, #22
 8006cd2:	d402      	bmi.n	8006cda <_puts_r+0x4e>
 8006cd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cd6:	f000 f9df 	bl	8007098 <__retarget_lock_release_recursive>
 8006cda:	4628      	mov	r0, r5
 8006cdc:	bd70      	pop	{r4, r5, r6, pc}
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	da04      	bge.n	8006cec <_puts_r+0x60>
 8006ce2:	69a2      	ldr	r2, [r4, #24]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	dc17      	bgt.n	8006d18 <_puts_r+0x8c>
 8006ce8:	290a      	cmp	r1, #10
 8006cea:	d015      	beq.n	8006d18 <_puts_r+0x8c>
 8006cec:	6823      	ldr	r3, [r4, #0]
 8006cee:	1c5a      	adds	r2, r3, #1
 8006cf0:	6022      	str	r2, [r4, #0]
 8006cf2:	7019      	strb	r1, [r3, #0]
 8006cf4:	68a3      	ldr	r3, [r4, #8]
 8006cf6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006cfa:	3b01      	subs	r3, #1
 8006cfc:	60a3      	str	r3, [r4, #8]
 8006cfe:	2900      	cmp	r1, #0
 8006d00:	d1ed      	bne.n	8006cde <_puts_r+0x52>
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	da11      	bge.n	8006d2a <_puts_r+0x9e>
 8006d06:	4622      	mov	r2, r4
 8006d08:	210a      	movs	r1, #10
 8006d0a:	4628      	mov	r0, r5
 8006d0c:	f000 f85f 	bl	8006dce <__swbuf_r>
 8006d10:	3001      	adds	r0, #1
 8006d12:	d0d7      	beq.n	8006cc4 <_puts_r+0x38>
 8006d14:	250a      	movs	r5, #10
 8006d16:	e7d7      	b.n	8006cc8 <_puts_r+0x3c>
 8006d18:	4622      	mov	r2, r4
 8006d1a:	4628      	mov	r0, r5
 8006d1c:	f000 f857 	bl	8006dce <__swbuf_r>
 8006d20:	3001      	adds	r0, #1
 8006d22:	d1e7      	bne.n	8006cf4 <_puts_r+0x68>
 8006d24:	e7ce      	b.n	8006cc4 <_puts_r+0x38>
 8006d26:	3e01      	subs	r6, #1
 8006d28:	e7e4      	b.n	8006cf4 <_puts_r+0x68>
 8006d2a:	6823      	ldr	r3, [r4, #0]
 8006d2c:	1c5a      	adds	r2, r3, #1
 8006d2e:	6022      	str	r2, [r4, #0]
 8006d30:	220a      	movs	r2, #10
 8006d32:	701a      	strb	r2, [r3, #0]
 8006d34:	e7ee      	b.n	8006d14 <_puts_r+0x88>
	...

08006d38 <puts>:
 8006d38:	4b02      	ldr	r3, [pc, #8]	@ (8006d44 <puts+0xc>)
 8006d3a:	4601      	mov	r1, r0
 8006d3c:	6818      	ldr	r0, [r3, #0]
 8006d3e:	f7ff bfa5 	b.w	8006c8c <_puts_r>
 8006d42:	bf00      	nop
 8006d44:	2000001c 	.word	0x2000001c

08006d48 <__sread>:
 8006d48:	b510      	push	{r4, lr}
 8006d4a:	460c      	mov	r4, r1
 8006d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d50:	f000 f952 	bl	8006ff8 <_read_r>
 8006d54:	2800      	cmp	r0, #0
 8006d56:	bfab      	itete	ge
 8006d58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006d5a:	89a3      	ldrhlt	r3, [r4, #12]
 8006d5c:	181b      	addge	r3, r3, r0
 8006d5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006d62:	bfac      	ite	ge
 8006d64:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006d66:	81a3      	strhlt	r3, [r4, #12]
 8006d68:	bd10      	pop	{r4, pc}

08006d6a <__swrite>:
 8006d6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d6e:	461f      	mov	r7, r3
 8006d70:	898b      	ldrh	r3, [r1, #12]
 8006d72:	05db      	lsls	r3, r3, #23
 8006d74:	4605      	mov	r5, r0
 8006d76:	460c      	mov	r4, r1
 8006d78:	4616      	mov	r6, r2
 8006d7a:	d505      	bpl.n	8006d88 <__swrite+0x1e>
 8006d7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d80:	2302      	movs	r3, #2
 8006d82:	2200      	movs	r2, #0
 8006d84:	f000 f926 	bl	8006fd4 <_lseek_r>
 8006d88:	89a3      	ldrh	r3, [r4, #12]
 8006d8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d92:	81a3      	strh	r3, [r4, #12]
 8006d94:	4632      	mov	r2, r6
 8006d96:	463b      	mov	r3, r7
 8006d98:	4628      	mov	r0, r5
 8006d9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d9e:	f000 b93d 	b.w	800701c <_write_r>

08006da2 <__sseek>:
 8006da2:	b510      	push	{r4, lr}
 8006da4:	460c      	mov	r4, r1
 8006da6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006daa:	f000 f913 	bl	8006fd4 <_lseek_r>
 8006dae:	1c43      	adds	r3, r0, #1
 8006db0:	89a3      	ldrh	r3, [r4, #12]
 8006db2:	bf15      	itete	ne
 8006db4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006db6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006dba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006dbe:	81a3      	strheq	r3, [r4, #12]
 8006dc0:	bf18      	it	ne
 8006dc2:	81a3      	strhne	r3, [r4, #12]
 8006dc4:	bd10      	pop	{r4, pc}

08006dc6 <__sclose>:
 8006dc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dca:	f000 b89d 	b.w	8006f08 <_close_r>

08006dce <__swbuf_r>:
 8006dce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dd0:	460e      	mov	r6, r1
 8006dd2:	4614      	mov	r4, r2
 8006dd4:	4605      	mov	r5, r0
 8006dd6:	b118      	cbz	r0, 8006de0 <__swbuf_r+0x12>
 8006dd8:	6a03      	ldr	r3, [r0, #32]
 8006dda:	b90b      	cbnz	r3, 8006de0 <__swbuf_r+0x12>
 8006ddc:	f7ff ff20 	bl	8006c20 <__sinit>
 8006de0:	69a3      	ldr	r3, [r4, #24]
 8006de2:	60a3      	str	r3, [r4, #8]
 8006de4:	89a3      	ldrh	r3, [r4, #12]
 8006de6:	071a      	lsls	r2, r3, #28
 8006de8:	d501      	bpl.n	8006dee <__swbuf_r+0x20>
 8006dea:	6923      	ldr	r3, [r4, #16]
 8006dec:	b943      	cbnz	r3, 8006e00 <__swbuf_r+0x32>
 8006dee:	4621      	mov	r1, r4
 8006df0:	4628      	mov	r0, r5
 8006df2:	f000 f82b 	bl	8006e4c <__swsetup_r>
 8006df6:	b118      	cbz	r0, 8006e00 <__swbuf_r+0x32>
 8006df8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006dfc:	4638      	mov	r0, r7
 8006dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e00:	6823      	ldr	r3, [r4, #0]
 8006e02:	6922      	ldr	r2, [r4, #16]
 8006e04:	1a98      	subs	r0, r3, r2
 8006e06:	6963      	ldr	r3, [r4, #20]
 8006e08:	b2f6      	uxtb	r6, r6
 8006e0a:	4283      	cmp	r3, r0
 8006e0c:	4637      	mov	r7, r6
 8006e0e:	dc05      	bgt.n	8006e1c <__swbuf_r+0x4e>
 8006e10:	4621      	mov	r1, r4
 8006e12:	4628      	mov	r0, r5
 8006e14:	f000 facc 	bl	80073b0 <_fflush_r>
 8006e18:	2800      	cmp	r0, #0
 8006e1a:	d1ed      	bne.n	8006df8 <__swbuf_r+0x2a>
 8006e1c:	68a3      	ldr	r3, [r4, #8]
 8006e1e:	3b01      	subs	r3, #1
 8006e20:	60a3      	str	r3, [r4, #8]
 8006e22:	6823      	ldr	r3, [r4, #0]
 8006e24:	1c5a      	adds	r2, r3, #1
 8006e26:	6022      	str	r2, [r4, #0]
 8006e28:	701e      	strb	r6, [r3, #0]
 8006e2a:	6962      	ldr	r2, [r4, #20]
 8006e2c:	1c43      	adds	r3, r0, #1
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	d004      	beq.n	8006e3c <__swbuf_r+0x6e>
 8006e32:	89a3      	ldrh	r3, [r4, #12]
 8006e34:	07db      	lsls	r3, r3, #31
 8006e36:	d5e1      	bpl.n	8006dfc <__swbuf_r+0x2e>
 8006e38:	2e0a      	cmp	r6, #10
 8006e3a:	d1df      	bne.n	8006dfc <__swbuf_r+0x2e>
 8006e3c:	4621      	mov	r1, r4
 8006e3e:	4628      	mov	r0, r5
 8006e40:	f000 fab6 	bl	80073b0 <_fflush_r>
 8006e44:	2800      	cmp	r0, #0
 8006e46:	d0d9      	beq.n	8006dfc <__swbuf_r+0x2e>
 8006e48:	e7d6      	b.n	8006df8 <__swbuf_r+0x2a>
	...

08006e4c <__swsetup_r>:
 8006e4c:	b538      	push	{r3, r4, r5, lr}
 8006e4e:	4b29      	ldr	r3, [pc, #164]	@ (8006ef4 <__swsetup_r+0xa8>)
 8006e50:	4605      	mov	r5, r0
 8006e52:	6818      	ldr	r0, [r3, #0]
 8006e54:	460c      	mov	r4, r1
 8006e56:	b118      	cbz	r0, 8006e60 <__swsetup_r+0x14>
 8006e58:	6a03      	ldr	r3, [r0, #32]
 8006e5a:	b90b      	cbnz	r3, 8006e60 <__swsetup_r+0x14>
 8006e5c:	f7ff fee0 	bl	8006c20 <__sinit>
 8006e60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e64:	0719      	lsls	r1, r3, #28
 8006e66:	d422      	bmi.n	8006eae <__swsetup_r+0x62>
 8006e68:	06da      	lsls	r2, r3, #27
 8006e6a:	d407      	bmi.n	8006e7c <__swsetup_r+0x30>
 8006e6c:	2209      	movs	r2, #9
 8006e6e:	602a      	str	r2, [r5, #0]
 8006e70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e74:	81a3      	strh	r3, [r4, #12]
 8006e76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e7a:	e033      	b.n	8006ee4 <__swsetup_r+0x98>
 8006e7c:	0758      	lsls	r0, r3, #29
 8006e7e:	d512      	bpl.n	8006ea6 <__swsetup_r+0x5a>
 8006e80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e82:	b141      	cbz	r1, 8006e96 <__swsetup_r+0x4a>
 8006e84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e88:	4299      	cmp	r1, r3
 8006e8a:	d002      	beq.n	8006e92 <__swsetup_r+0x46>
 8006e8c:	4628      	mov	r0, r5
 8006e8e:	f000 f913 	bl	80070b8 <_free_r>
 8006e92:	2300      	movs	r3, #0
 8006e94:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e96:	89a3      	ldrh	r3, [r4, #12]
 8006e98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006e9c:	81a3      	strh	r3, [r4, #12]
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	6063      	str	r3, [r4, #4]
 8006ea2:	6923      	ldr	r3, [r4, #16]
 8006ea4:	6023      	str	r3, [r4, #0]
 8006ea6:	89a3      	ldrh	r3, [r4, #12]
 8006ea8:	f043 0308 	orr.w	r3, r3, #8
 8006eac:	81a3      	strh	r3, [r4, #12]
 8006eae:	6923      	ldr	r3, [r4, #16]
 8006eb0:	b94b      	cbnz	r3, 8006ec6 <__swsetup_r+0x7a>
 8006eb2:	89a3      	ldrh	r3, [r4, #12]
 8006eb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006eb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ebc:	d003      	beq.n	8006ec6 <__swsetup_r+0x7a>
 8006ebe:	4621      	mov	r1, r4
 8006ec0:	4628      	mov	r0, r5
 8006ec2:	f000 fac3 	bl	800744c <__smakebuf_r>
 8006ec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eca:	f013 0201 	ands.w	r2, r3, #1
 8006ece:	d00a      	beq.n	8006ee6 <__swsetup_r+0x9a>
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	60a2      	str	r2, [r4, #8]
 8006ed4:	6962      	ldr	r2, [r4, #20]
 8006ed6:	4252      	negs	r2, r2
 8006ed8:	61a2      	str	r2, [r4, #24]
 8006eda:	6922      	ldr	r2, [r4, #16]
 8006edc:	b942      	cbnz	r2, 8006ef0 <__swsetup_r+0xa4>
 8006ede:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006ee2:	d1c5      	bne.n	8006e70 <__swsetup_r+0x24>
 8006ee4:	bd38      	pop	{r3, r4, r5, pc}
 8006ee6:	0799      	lsls	r1, r3, #30
 8006ee8:	bf58      	it	pl
 8006eea:	6962      	ldrpl	r2, [r4, #20]
 8006eec:	60a2      	str	r2, [r4, #8]
 8006eee:	e7f4      	b.n	8006eda <__swsetup_r+0x8e>
 8006ef0:	2000      	movs	r0, #0
 8006ef2:	e7f7      	b.n	8006ee4 <__swsetup_r+0x98>
 8006ef4:	2000001c 	.word	0x2000001c

08006ef8 <memset>:
 8006ef8:	4402      	add	r2, r0
 8006efa:	4603      	mov	r3, r0
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d100      	bne.n	8006f02 <memset+0xa>
 8006f00:	4770      	bx	lr
 8006f02:	f803 1b01 	strb.w	r1, [r3], #1
 8006f06:	e7f9      	b.n	8006efc <memset+0x4>

08006f08 <_close_r>:
 8006f08:	b538      	push	{r3, r4, r5, lr}
 8006f0a:	4d06      	ldr	r5, [pc, #24]	@ (8006f24 <_close_r+0x1c>)
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	4604      	mov	r4, r0
 8006f10:	4608      	mov	r0, r1
 8006f12:	602b      	str	r3, [r5, #0]
 8006f14:	f7f9 fda2 	bl	8000a5c <_close>
 8006f18:	1c43      	adds	r3, r0, #1
 8006f1a:	d102      	bne.n	8006f22 <_close_r+0x1a>
 8006f1c:	682b      	ldr	r3, [r5, #0]
 8006f1e:	b103      	cbz	r3, 8006f22 <_close_r+0x1a>
 8006f20:	6023      	str	r3, [r4, #0]
 8006f22:	bd38      	pop	{r3, r4, r5, pc}
 8006f24:	20001c4c 	.word	0x20001c4c

08006f28 <_reclaim_reent>:
 8006f28:	4b29      	ldr	r3, [pc, #164]	@ (8006fd0 <_reclaim_reent+0xa8>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4283      	cmp	r3, r0
 8006f2e:	b570      	push	{r4, r5, r6, lr}
 8006f30:	4604      	mov	r4, r0
 8006f32:	d04b      	beq.n	8006fcc <_reclaim_reent+0xa4>
 8006f34:	69c3      	ldr	r3, [r0, #28]
 8006f36:	b1ab      	cbz	r3, 8006f64 <_reclaim_reent+0x3c>
 8006f38:	68db      	ldr	r3, [r3, #12]
 8006f3a:	b16b      	cbz	r3, 8006f58 <_reclaim_reent+0x30>
 8006f3c:	2500      	movs	r5, #0
 8006f3e:	69e3      	ldr	r3, [r4, #28]
 8006f40:	68db      	ldr	r3, [r3, #12]
 8006f42:	5959      	ldr	r1, [r3, r5]
 8006f44:	2900      	cmp	r1, #0
 8006f46:	d13b      	bne.n	8006fc0 <_reclaim_reent+0x98>
 8006f48:	3504      	adds	r5, #4
 8006f4a:	2d80      	cmp	r5, #128	@ 0x80
 8006f4c:	d1f7      	bne.n	8006f3e <_reclaim_reent+0x16>
 8006f4e:	69e3      	ldr	r3, [r4, #28]
 8006f50:	4620      	mov	r0, r4
 8006f52:	68d9      	ldr	r1, [r3, #12]
 8006f54:	f000 f8b0 	bl	80070b8 <_free_r>
 8006f58:	69e3      	ldr	r3, [r4, #28]
 8006f5a:	6819      	ldr	r1, [r3, #0]
 8006f5c:	b111      	cbz	r1, 8006f64 <_reclaim_reent+0x3c>
 8006f5e:	4620      	mov	r0, r4
 8006f60:	f000 f8aa 	bl	80070b8 <_free_r>
 8006f64:	6961      	ldr	r1, [r4, #20]
 8006f66:	b111      	cbz	r1, 8006f6e <_reclaim_reent+0x46>
 8006f68:	4620      	mov	r0, r4
 8006f6a:	f000 f8a5 	bl	80070b8 <_free_r>
 8006f6e:	69e1      	ldr	r1, [r4, #28]
 8006f70:	b111      	cbz	r1, 8006f78 <_reclaim_reent+0x50>
 8006f72:	4620      	mov	r0, r4
 8006f74:	f000 f8a0 	bl	80070b8 <_free_r>
 8006f78:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006f7a:	b111      	cbz	r1, 8006f82 <_reclaim_reent+0x5a>
 8006f7c:	4620      	mov	r0, r4
 8006f7e:	f000 f89b 	bl	80070b8 <_free_r>
 8006f82:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f84:	b111      	cbz	r1, 8006f8c <_reclaim_reent+0x64>
 8006f86:	4620      	mov	r0, r4
 8006f88:	f000 f896 	bl	80070b8 <_free_r>
 8006f8c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006f8e:	b111      	cbz	r1, 8006f96 <_reclaim_reent+0x6e>
 8006f90:	4620      	mov	r0, r4
 8006f92:	f000 f891 	bl	80070b8 <_free_r>
 8006f96:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006f98:	b111      	cbz	r1, 8006fa0 <_reclaim_reent+0x78>
 8006f9a:	4620      	mov	r0, r4
 8006f9c:	f000 f88c 	bl	80070b8 <_free_r>
 8006fa0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006fa2:	b111      	cbz	r1, 8006faa <_reclaim_reent+0x82>
 8006fa4:	4620      	mov	r0, r4
 8006fa6:	f000 f887 	bl	80070b8 <_free_r>
 8006faa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006fac:	b111      	cbz	r1, 8006fb4 <_reclaim_reent+0x8c>
 8006fae:	4620      	mov	r0, r4
 8006fb0:	f000 f882 	bl	80070b8 <_free_r>
 8006fb4:	6a23      	ldr	r3, [r4, #32]
 8006fb6:	b14b      	cbz	r3, 8006fcc <_reclaim_reent+0xa4>
 8006fb8:	4620      	mov	r0, r4
 8006fba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006fbe:	4718      	bx	r3
 8006fc0:	680e      	ldr	r6, [r1, #0]
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	f000 f878 	bl	80070b8 <_free_r>
 8006fc8:	4631      	mov	r1, r6
 8006fca:	e7bb      	b.n	8006f44 <_reclaim_reent+0x1c>
 8006fcc:	bd70      	pop	{r4, r5, r6, pc}
 8006fce:	bf00      	nop
 8006fd0:	2000001c 	.word	0x2000001c

08006fd4 <_lseek_r>:
 8006fd4:	b538      	push	{r3, r4, r5, lr}
 8006fd6:	4d07      	ldr	r5, [pc, #28]	@ (8006ff4 <_lseek_r+0x20>)
 8006fd8:	4604      	mov	r4, r0
 8006fda:	4608      	mov	r0, r1
 8006fdc:	4611      	mov	r1, r2
 8006fde:	2200      	movs	r2, #0
 8006fe0:	602a      	str	r2, [r5, #0]
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	f7f9 fd61 	bl	8000aaa <_lseek>
 8006fe8:	1c43      	adds	r3, r0, #1
 8006fea:	d102      	bne.n	8006ff2 <_lseek_r+0x1e>
 8006fec:	682b      	ldr	r3, [r5, #0]
 8006fee:	b103      	cbz	r3, 8006ff2 <_lseek_r+0x1e>
 8006ff0:	6023      	str	r3, [r4, #0]
 8006ff2:	bd38      	pop	{r3, r4, r5, pc}
 8006ff4:	20001c4c 	.word	0x20001c4c

08006ff8 <_read_r>:
 8006ff8:	b538      	push	{r3, r4, r5, lr}
 8006ffa:	4d07      	ldr	r5, [pc, #28]	@ (8007018 <_read_r+0x20>)
 8006ffc:	4604      	mov	r4, r0
 8006ffe:	4608      	mov	r0, r1
 8007000:	4611      	mov	r1, r2
 8007002:	2200      	movs	r2, #0
 8007004:	602a      	str	r2, [r5, #0]
 8007006:	461a      	mov	r2, r3
 8007008:	f7f9 fcf4 	bl	80009f4 <_read>
 800700c:	1c43      	adds	r3, r0, #1
 800700e:	d102      	bne.n	8007016 <_read_r+0x1e>
 8007010:	682b      	ldr	r3, [r5, #0]
 8007012:	b103      	cbz	r3, 8007016 <_read_r+0x1e>
 8007014:	6023      	str	r3, [r4, #0]
 8007016:	bd38      	pop	{r3, r4, r5, pc}
 8007018:	20001c4c 	.word	0x20001c4c

0800701c <_write_r>:
 800701c:	b538      	push	{r3, r4, r5, lr}
 800701e:	4d07      	ldr	r5, [pc, #28]	@ (800703c <_write_r+0x20>)
 8007020:	4604      	mov	r4, r0
 8007022:	4608      	mov	r0, r1
 8007024:	4611      	mov	r1, r2
 8007026:	2200      	movs	r2, #0
 8007028:	602a      	str	r2, [r5, #0]
 800702a:	461a      	mov	r2, r3
 800702c:	f7f9 fd00 	bl	8000a30 <_write>
 8007030:	1c43      	adds	r3, r0, #1
 8007032:	d102      	bne.n	800703a <_write_r+0x1e>
 8007034:	682b      	ldr	r3, [r5, #0]
 8007036:	b103      	cbz	r3, 800703a <_write_r+0x1e>
 8007038:	6023      	str	r3, [r4, #0]
 800703a:	bd38      	pop	{r3, r4, r5, pc}
 800703c:	20001c4c 	.word	0x20001c4c

08007040 <__errno>:
 8007040:	4b01      	ldr	r3, [pc, #4]	@ (8007048 <__errno+0x8>)
 8007042:	6818      	ldr	r0, [r3, #0]
 8007044:	4770      	bx	lr
 8007046:	bf00      	nop
 8007048:	2000001c 	.word	0x2000001c

0800704c <__libc_init_array>:
 800704c:	b570      	push	{r4, r5, r6, lr}
 800704e:	4d0d      	ldr	r5, [pc, #52]	@ (8007084 <__libc_init_array+0x38>)
 8007050:	4c0d      	ldr	r4, [pc, #52]	@ (8007088 <__libc_init_array+0x3c>)
 8007052:	1b64      	subs	r4, r4, r5
 8007054:	10a4      	asrs	r4, r4, #2
 8007056:	2600      	movs	r6, #0
 8007058:	42a6      	cmp	r6, r4
 800705a:	d109      	bne.n	8007070 <__libc_init_array+0x24>
 800705c:	4d0b      	ldr	r5, [pc, #44]	@ (800708c <__libc_init_array+0x40>)
 800705e:	4c0c      	ldr	r4, [pc, #48]	@ (8007090 <__libc_init_array+0x44>)
 8007060:	f000 fa62 	bl	8007528 <_init>
 8007064:	1b64      	subs	r4, r4, r5
 8007066:	10a4      	asrs	r4, r4, #2
 8007068:	2600      	movs	r6, #0
 800706a:	42a6      	cmp	r6, r4
 800706c:	d105      	bne.n	800707a <__libc_init_array+0x2e>
 800706e:	bd70      	pop	{r4, r5, r6, pc}
 8007070:	f855 3b04 	ldr.w	r3, [r5], #4
 8007074:	4798      	blx	r3
 8007076:	3601      	adds	r6, #1
 8007078:	e7ee      	b.n	8007058 <__libc_init_array+0xc>
 800707a:	f855 3b04 	ldr.w	r3, [r5], #4
 800707e:	4798      	blx	r3
 8007080:	3601      	adds	r6, #1
 8007082:	e7f2      	b.n	800706a <__libc_init_array+0x1e>
 8007084:	08007644 	.word	0x08007644
 8007088:	08007644 	.word	0x08007644
 800708c:	08007644 	.word	0x08007644
 8007090:	08007648 	.word	0x08007648

08007094 <__retarget_lock_init_recursive>:
 8007094:	4770      	bx	lr

08007096 <__retarget_lock_acquire_recursive>:
 8007096:	4770      	bx	lr

08007098 <__retarget_lock_release_recursive>:
 8007098:	4770      	bx	lr

0800709a <memcpy>:
 800709a:	440a      	add	r2, r1
 800709c:	4291      	cmp	r1, r2
 800709e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80070a2:	d100      	bne.n	80070a6 <memcpy+0xc>
 80070a4:	4770      	bx	lr
 80070a6:	b510      	push	{r4, lr}
 80070a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070b0:	4291      	cmp	r1, r2
 80070b2:	d1f9      	bne.n	80070a8 <memcpy+0xe>
 80070b4:	bd10      	pop	{r4, pc}
	...

080070b8 <_free_r>:
 80070b8:	b538      	push	{r3, r4, r5, lr}
 80070ba:	4605      	mov	r5, r0
 80070bc:	2900      	cmp	r1, #0
 80070be:	d041      	beq.n	8007144 <_free_r+0x8c>
 80070c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070c4:	1f0c      	subs	r4, r1, #4
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	bfb8      	it	lt
 80070ca:	18e4      	addlt	r4, r4, r3
 80070cc:	f000 f8e0 	bl	8007290 <__malloc_lock>
 80070d0:	4a1d      	ldr	r2, [pc, #116]	@ (8007148 <_free_r+0x90>)
 80070d2:	6813      	ldr	r3, [r2, #0]
 80070d4:	b933      	cbnz	r3, 80070e4 <_free_r+0x2c>
 80070d6:	6063      	str	r3, [r4, #4]
 80070d8:	6014      	str	r4, [r2, #0]
 80070da:	4628      	mov	r0, r5
 80070dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070e0:	f000 b8dc 	b.w	800729c <__malloc_unlock>
 80070e4:	42a3      	cmp	r3, r4
 80070e6:	d908      	bls.n	80070fa <_free_r+0x42>
 80070e8:	6820      	ldr	r0, [r4, #0]
 80070ea:	1821      	adds	r1, r4, r0
 80070ec:	428b      	cmp	r3, r1
 80070ee:	bf01      	itttt	eq
 80070f0:	6819      	ldreq	r1, [r3, #0]
 80070f2:	685b      	ldreq	r3, [r3, #4]
 80070f4:	1809      	addeq	r1, r1, r0
 80070f6:	6021      	streq	r1, [r4, #0]
 80070f8:	e7ed      	b.n	80070d6 <_free_r+0x1e>
 80070fa:	461a      	mov	r2, r3
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	b10b      	cbz	r3, 8007104 <_free_r+0x4c>
 8007100:	42a3      	cmp	r3, r4
 8007102:	d9fa      	bls.n	80070fa <_free_r+0x42>
 8007104:	6811      	ldr	r1, [r2, #0]
 8007106:	1850      	adds	r0, r2, r1
 8007108:	42a0      	cmp	r0, r4
 800710a:	d10b      	bne.n	8007124 <_free_r+0x6c>
 800710c:	6820      	ldr	r0, [r4, #0]
 800710e:	4401      	add	r1, r0
 8007110:	1850      	adds	r0, r2, r1
 8007112:	4283      	cmp	r3, r0
 8007114:	6011      	str	r1, [r2, #0]
 8007116:	d1e0      	bne.n	80070da <_free_r+0x22>
 8007118:	6818      	ldr	r0, [r3, #0]
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	6053      	str	r3, [r2, #4]
 800711e:	4408      	add	r0, r1
 8007120:	6010      	str	r0, [r2, #0]
 8007122:	e7da      	b.n	80070da <_free_r+0x22>
 8007124:	d902      	bls.n	800712c <_free_r+0x74>
 8007126:	230c      	movs	r3, #12
 8007128:	602b      	str	r3, [r5, #0]
 800712a:	e7d6      	b.n	80070da <_free_r+0x22>
 800712c:	6820      	ldr	r0, [r4, #0]
 800712e:	1821      	adds	r1, r4, r0
 8007130:	428b      	cmp	r3, r1
 8007132:	bf04      	itt	eq
 8007134:	6819      	ldreq	r1, [r3, #0]
 8007136:	685b      	ldreq	r3, [r3, #4]
 8007138:	6063      	str	r3, [r4, #4]
 800713a:	bf04      	itt	eq
 800713c:	1809      	addeq	r1, r1, r0
 800713e:	6021      	streq	r1, [r4, #0]
 8007140:	6054      	str	r4, [r2, #4]
 8007142:	e7ca      	b.n	80070da <_free_r+0x22>
 8007144:	bd38      	pop	{r3, r4, r5, pc}
 8007146:	bf00      	nop
 8007148:	20001c58 	.word	0x20001c58

0800714c <sbrk_aligned>:
 800714c:	b570      	push	{r4, r5, r6, lr}
 800714e:	4e0f      	ldr	r6, [pc, #60]	@ (800718c <sbrk_aligned+0x40>)
 8007150:	460c      	mov	r4, r1
 8007152:	6831      	ldr	r1, [r6, #0]
 8007154:	4605      	mov	r5, r0
 8007156:	b911      	cbnz	r1, 800715e <sbrk_aligned+0x12>
 8007158:	f000 f9d6 	bl	8007508 <_sbrk_r>
 800715c:	6030      	str	r0, [r6, #0]
 800715e:	4621      	mov	r1, r4
 8007160:	4628      	mov	r0, r5
 8007162:	f000 f9d1 	bl	8007508 <_sbrk_r>
 8007166:	1c43      	adds	r3, r0, #1
 8007168:	d103      	bne.n	8007172 <sbrk_aligned+0x26>
 800716a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800716e:	4620      	mov	r0, r4
 8007170:	bd70      	pop	{r4, r5, r6, pc}
 8007172:	1cc4      	adds	r4, r0, #3
 8007174:	f024 0403 	bic.w	r4, r4, #3
 8007178:	42a0      	cmp	r0, r4
 800717a:	d0f8      	beq.n	800716e <sbrk_aligned+0x22>
 800717c:	1a21      	subs	r1, r4, r0
 800717e:	4628      	mov	r0, r5
 8007180:	f000 f9c2 	bl	8007508 <_sbrk_r>
 8007184:	3001      	adds	r0, #1
 8007186:	d1f2      	bne.n	800716e <sbrk_aligned+0x22>
 8007188:	e7ef      	b.n	800716a <sbrk_aligned+0x1e>
 800718a:	bf00      	nop
 800718c:	20001c54 	.word	0x20001c54

08007190 <_malloc_r>:
 8007190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007194:	1ccd      	adds	r5, r1, #3
 8007196:	f025 0503 	bic.w	r5, r5, #3
 800719a:	3508      	adds	r5, #8
 800719c:	2d0c      	cmp	r5, #12
 800719e:	bf38      	it	cc
 80071a0:	250c      	movcc	r5, #12
 80071a2:	2d00      	cmp	r5, #0
 80071a4:	4606      	mov	r6, r0
 80071a6:	db01      	blt.n	80071ac <_malloc_r+0x1c>
 80071a8:	42a9      	cmp	r1, r5
 80071aa:	d904      	bls.n	80071b6 <_malloc_r+0x26>
 80071ac:	230c      	movs	r3, #12
 80071ae:	6033      	str	r3, [r6, #0]
 80071b0:	2000      	movs	r0, #0
 80071b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800728c <_malloc_r+0xfc>
 80071ba:	f000 f869 	bl	8007290 <__malloc_lock>
 80071be:	f8d8 3000 	ldr.w	r3, [r8]
 80071c2:	461c      	mov	r4, r3
 80071c4:	bb44      	cbnz	r4, 8007218 <_malloc_r+0x88>
 80071c6:	4629      	mov	r1, r5
 80071c8:	4630      	mov	r0, r6
 80071ca:	f7ff ffbf 	bl	800714c <sbrk_aligned>
 80071ce:	1c43      	adds	r3, r0, #1
 80071d0:	4604      	mov	r4, r0
 80071d2:	d158      	bne.n	8007286 <_malloc_r+0xf6>
 80071d4:	f8d8 4000 	ldr.w	r4, [r8]
 80071d8:	4627      	mov	r7, r4
 80071da:	2f00      	cmp	r7, #0
 80071dc:	d143      	bne.n	8007266 <_malloc_r+0xd6>
 80071de:	2c00      	cmp	r4, #0
 80071e0:	d04b      	beq.n	800727a <_malloc_r+0xea>
 80071e2:	6823      	ldr	r3, [r4, #0]
 80071e4:	4639      	mov	r1, r7
 80071e6:	4630      	mov	r0, r6
 80071e8:	eb04 0903 	add.w	r9, r4, r3
 80071ec:	f000 f98c 	bl	8007508 <_sbrk_r>
 80071f0:	4581      	cmp	r9, r0
 80071f2:	d142      	bne.n	800727a <_malloc_r+0xea>
 80071f4:	6821      	ldr	r1, [r4, #0]
 80071f6:	1a6d      	subs	r5, r5, r1
 80071f8:	4629      	mov	r1, r5
 80071fa:	4630      	mov	r0, r6
 80071fc:	f7ff ffa6 	bl	800714c <sbrk_aligned>
 8007200:	3001      	adds	r0, #1
 8007202:	d03a      	beq.n	800727a <_malloc_r+0xea>
 8007204:	6823      	ldr	r3, [r4, #0]
 8007206:	442b      	add	r3, r5
 8007208:	6023      	str	r3, [r4, #0]
 800720a:	f8d8 3000 	ldr.w	r3, [r8]
 800720e:	685a      	ldr	r2, [r3, #4]
 8007210:	bb62      	cbnz	r2, 800726c <_malloc_r+0xdc>
 8007212:	f8c8 7000 	str.w	r7, [r8]
 8007216:	e00f      	b.n	8007238 <_malloc_r+0xa8>
 8007218:	6822      	ldr	r2, [r4, #0]
 800721a:	1b52      	subs	r2, r2, r5
 800721c:	d420      	bmi.n	8007260 <_malloc_r+0xd0>
 800721e:	2a0b      	cmp	r2, #11
 8007220:	d917      	bls.n	8007252 <_malloc_r+0xc2>
 8007222:	1961      	adds	r1, r4, r5
 8007224:	42a3      	cmp	r3, r4
 8007226:	6025      	str	r5, [r4, #0]
 8007228:	bf18      	it	ne
 800722a:	6059      	strne	r1, [r3, #4]
 800722c:	6863      	ldr	r3, [r4, #4]
 800722e:	bf08      	it	eq
 8007230:	f8c8 1000 	streq.w	r1, [r8]
 8007234:	5162      	str	r2, [r4, r5]
 8007236:	604b      	str	r3, [r1, #4]
 8007238:	4630      	mov	r0, r6
 800723a:	f000 f82f 	bl	800729c <__malloc_unlock>
 800723e:	f104 000b 	add.w	r0, r4, #11
 8007242:	1d23      	adds	r3, r4, #4
 8007244:	f020 0007 	bic.w	r0, r0, #7
 8007248:	1ac2      	subs	r2, r0, r3
 800724a:	bf1c      	itt	ne
 800724c:	1a1b      	subne	r3, r3, r0
 800724e:	50a3      	strne	r3, [r4, r2]
 8007250:	e7af      	b.n	80071b2 <_malloc_r+0x22>
 8007252:	6862      	ldr	r2, [r4, #4]
 8007254:	42a3      	cmp	r3, r4
 8007256:	bf0c      	ite	eq
 8007258:	f8c8 2000 	streq.w	r2, [r8]
 800725c:	605a      	strne	r2, [r3, #4]
 800725e:	e7eb      	b.n	8007238 <_malloc_r+0xa8>
 8007260:	4623      	mov	r3, r4
 8007262:	6864      	ldr	r4, [r4, #4]
 8007264:	e7ae      	b.n	80071c4 <_malloc_r+0x34>
 8007266:	463c      	mov	r4, r7
 8007268:	687f      	ldr	r7, [r7, #4]
 800726a:	e7b6      	b.n	80071da <_malloc_r+0x4a>
 800726c:	461a      	mov	r2, r3
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	42a3      	cmp	r3, r4
 8007272:	d1fb      	bne.n	800726c <_malloc_r+0xdc>
 8007274:	2300      	movs	r3, #0
 8007276:	6053      	str	r3, [r2, #4]
 8007278:	e7de      	b.n	8007238 <_malloc_r+0xa8>
 800727a:	230c      	movs	r3, #12
 800727c:	6033      	str	r3, [r6, #0]
 800727e:	4630      	mov	r0, r6
 8007280:	f000 f80c 	bl	800729c <__malloc_unlock>
 8007284:	e794      	b.n	80071b0 <_malloc_r+0x20>
 8007286:	6005      	str	r5, [r0, #0]
 8007288:	e7d6      	b.n	8007238 <_malloc_r+0xa8>
 800728a:	bf00      	nop
 800728c:	20001c58 	.word	0x20001c58

08007290 <__malloc_lock>:
 8007290:	4801      	ldr	r0, [pc, #4]	@ (8007298 <__malloc_lock+0x8>)
 8007292:	f7ff bf00 	b.w	8007096 <__retarget_lock_acquire_recursive>
 8007296:	bf00      	nop
 8007298:	20001c50 	.word	0x20001c50

0800729c <__malloc_unlock>:
 800729c:	4801      	ldr	r0, [pc, #4]	@ (80072a4 <__malloc_unlock+0x8>)
 800729e:	f7ff befb 	b.w	8007098 <__retarget_lock_release_recursive>
 80072a2:	bf00      	nop
 80072a4:	20001c50 	.word	0x20001c50

080072a8 <__sflush_r>:
 80072a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80072ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072b0:	0716      	lsls	r6, r2, #28
 80072b2:	4605      	mov	r5, r0
 80072b4:	460c      	mov	r4, r1
 80072b6:	d454      	bmi.n	8007362 <__sflush_r+0xba>
 80072b8:	684b      	ldr	r3, [r1, #4]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	dc02      	bgt.n	80072c4 <__sflush_r+0x1c>
 80072be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	dd48      	ble.n	8007356 <__sflush_r+0xae>
 80072c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80072c6:	2e00      	cmp	r6, #0
 80072c8:	d045      	beq.n	8007356 <__sflush_r+0xae>
 80072ca:	2300      	movs	r3, #0
 80072cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80072d0:	682f      	ldr	r7, [r5, #0]
 80072d2:	6a21      	ldr	r1, [r4, #32]
 80072d4:	602b      	str	r3, [r5, #0]
 80072d6:	d030      	beq.n	800733a <__sflush_r+0x92>
 80072d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80072da:	89a3      	ldrh	r3, [r4, #12]
 80072dc:	0759      	lsls	r1, r3, #29
 80072de:	d505      	bpl.n	80072ec <__sflush_r+0x44>
 80072e0:	6863      	ldr	r3, [r4, #4]
 80072e2:	1ad2      	subs	r2, r2, r3
 80072e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80072e6:	b10b      	cbz	r3, 80072ec <__sflush_r+0x44>
 80072e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80072ea:	1ad2      	subs	r2, r2, r3
 80072ec:	2300      	movs	r3, #0
 80072ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80072f0:	6a21      	ldr	r1, [r4, #32]
 80072f2:	4628      	mov	r0, r5
 80072f4:	47b0      	blx	r6
 80072f6:	1c43      	adds	r3, r0, #1
 80072f8:	89a3      	ldrh	r3, [r4, #12]
 80072fa:	d106      	bne.n	800730a <__sflush_r+0x62>
 80072fc:	6829      	ldr	r1, [r5, #0]
 80072fe:	291d      	cmp	r1, #29
 8007300:	d82b      	bhi.n	800735a <__sflush_r+0xb2>
 8007302:	4a2a      	ldr	r2, [pc, #168]	@ (80073ac <__sflush_r+0x104>)
 8007304:	410a      	asrs	r2, r1
 8007306:	07d6      	lsls	r6, r2, #31
 8007308:	d427      	bmi.n	800735a <__sflush_r+0xb2>
 800730a:	2200      	movs	r2, #0
 800730c:	6062      	str	r2, [r4, #4]
 800730e:	04d9      	lsls	r1, r3, #19
 8007310:	6922      	ldr	r2, [r4, #16]
 8007312:	6022      	str	r2, [r4, #0]
 8007314:	d504      	bpl.n	8007320 <__sflush_r+0x78>
 8007316:	1c42      	adds	r2, r0, #1
 8007318:	d101      	bne.n	800731e <__sflush_r+0x76>
 800731a:	682b      	ldr	r3, [r5, #0]
 800731c:	b903      	cbnz	r3, 8007320 <__sflush_r+0x78>
 800731e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007320:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007322:	602f      	str	r7, [r5, #0]
 8007324:	b1b9      	cbz	r1, 8007356 <__sflush_r+0xae>
 8007326:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800732a:	4299      	cmp	r1, r3
 800732c:	d002      	beq.n	8007334 <__sflush_r+0x8c>
 800732e:	4628      	mov	r0, r5
 8007330:	f7ff fec2 	bl	80070b8 <_free_r>
 8007334:	2300      	movs	r3, #0
 8007336:	6363      	str	r3, [r4, #52]	@ 0x34
 8007338:	e00d      	b.n	8007356 <__sflush_r+0xae>
 800733a:	2301      	movs	r3, #1
 800733c:	4628      	mov	r0, r5
 800733e:	47b0      	blx	r6
 8007340:	4602      	mov	r2, r0
 8007342:	1c50      	adds	r0, r2, #1
 8007344:	d1c9      	bne.n	80072da <__sflush_r+0x32>
 8007346:	682b      	ldr	r3, [r5, #0]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d0c6      	beq.n	80072da <__sflush_r+0x32>
 800734c:	2b1d      	cmp	r3, #29
 800734e:	d001      	beq.n	8007354 <__sflush_r+0xac>
 8007350:	2b16      	cmp	r3, #22
 8007352:	d11e      	bne.n	8007392 <__sflush_r+0xea>
 8007354:	602f      	str	r7, [r5, #0]
 8007356:	2000      	movs	r0, #0
 8007358:	e022      	b.n	80073a0 <__sflush_r+0xf8>
 800735a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800735e:	b21b      	sxth	r3, r3
 8007360:	e01b      	b.n	800739a <__sflush_r+0xf2>
 8007362:	690f      	ldr	r7, [r1, #16]
 8007364:	2f00      	cmp	r7, #0
 8007366:	d0f6      	beq.n	8007356 <__sflush_r+0xae>
 8007368:	0793      	lsls	r3, r2, #30
 800736a:	680e      	ldr	r6, [r1, #0]
 800736c:	bf08      	it	eq
 800736e:	694b      	ldreq	r3, [r1, #20]
 8007370:	600f      	str	r7, [r1, #0]
 8007372:	bf18      	it	ne
 8007374:	2300      	movne	r3, #0
 8007376:	eba6 0807 	sub.w	r8, r6, r7
 800737a:	608b      	str	r3, [r1, #8]
 800737c:	f1b8 0f00 	cmp.w	r8, #0
 8007380:	dde9      	ble.n	8007356 <__sflush_r+0xae>
 8007382:	6a21      	ldr	r1, [r4, #32]
 8007384:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007386:	4643      	mov	r3, r8
 8007388:	463a      	mov	r2, r7
 800738a:	4628      	mov	r0, r5
 800738c:	47b0      	blx	r6
 800738e:	2800      	cmp	r0, #0
 8007390:	dc08      	bgt.n	80073a4 <__sflush_r+0xfc>
 8007392:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007396:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800739a:	81a3      	strh	r3, [r4, #12]
 800739c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073a4:	4407      	add	r7, r0
 80073a6:	eba8 0800 	sub.w	r8, r8, r0
 80073aa:	e7e7      	b.n	800737c <__sflush_r+0xd4>
 80073ac:	dfbffffe 	.word	0xdfbffffe

080073b0 <_fflush_r>:
 80073b0:	b538      	push	{r3, r4, r5, lr}
 80073b2:	690b      	ldr	r3, [r1, #16]
 80073b4:	4605      	mov	r5, r0
 80073b6:	460c      	mov	r4, r1
 80073b8:	b913      	cbnz	r3, 80073c0 <_fflush_r+0x10>
 80073ba:	2500      	movs	r5, #0
 80073bc:	4628      	mov	r0, r5
 80073be:	bd38      	pop	{r3, r4, r5, pc}
 80073c0:	b118      	cbz	r0, 80073ca <_fflush_r+0x1a>
 80073c2:	6a03      	ldr	r3, [r0, #32]
 80073c4:	b90b      	cbnz	r3, 80073ca <_fflush_r+0x1a>
 80073c6:	f7ff fc2b 	bl	8006c20 <__sinit>
 80073ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d0f3      	beq.n	80073ba <_fflush_r+0xa>
 80073d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80073d4:	07d0      	lsls	r0, r2, #31
 80073d6:	d404      	bmi.n	80073e2 <_fflush_r+0x32>
 80073d8:	0599      	lsls	r1, r3, #22
 80073da:	d402      	bmi.n	80073e2 <_fflush_r+0x32>
 80073dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073de:	f7ff fe5a 	bl	8007096 <__retarget_lock_acquire_recursive>
 80073e2:	4628      	mov	r0, r5
 80073e4:	4621      	mov	r1, r4
 80073e6:	f7ff ff5f 	bl	80072a8 <__sflush_r>
 80073ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80073ec:	07da      	lsls	r2, r3, #31
 80073ee:	4605      	mov	r5, r0
 80073f0:	d4e4      	bmi.n	80073bc <_fflush_r+0xc>
 80073f2:	89a3      	ldrh	r3, [r4, #12]
 80073f4:	059b      	lsls	r3, r3, #22
 80073f6:	d4e1      	bmi.n	80073bc <_fflush_r+0xc>
 80073f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073fa:	f7ff fe4d 	bl	8007098 <__retarget_lock_release_recursive>
 80073fe:	e7dd      	b.n	80073bc <_fflush_r+0xc>

08007400 <__swhatbuf_r>:
 8007400:	b570      	push	{r4, r5, r6, lr}
 8007402:	460c      	mov	r4, r1
 8007404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007408:	2900      	cmp	r1, #0
 800740a:	b096      	sub	sp, #88	@ 0x58
 800740c:	4615      	mov	r5, r2
 800740e:	461e      	mov	r6, r3
 8007410:	da0d      	bge.n	800742e <__swhatbuf_r+0x2e>
 8007412:	89a3      	ldrh	r3, [r4, #12]
 8007414:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007418:	f04f 0100 	mov.w	r1, #0
 800741c:	bf14      	ite	ne
 800741e:	2340      	movne	r3, #64	@ 0x40
 8007420:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007424:	2000      	movs	r0, #0
 8007426:	6031      	str	r1, [r6, #0]
 8007428:	602b      	str	r3, [r5, #0]
 800742a:	b016      	add	sp, #88	@ 0x58
 800742c:	bd70      	pop	{r4, r5, r6, pc}
 800742e:	466a      	mov	r2, sp
 8007430:	f000 f848 	bl	80074c4 <_fstat_r>
 8007434:	2800      	cmp	r0, #0
 8007436:	dbec      	blt.n	8007412 <__swhatbuf_r+0x12>
 8007438:	9901      	ldr	r1, [sp, #4]
 800743a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800743e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007442:	4259      	negs	r1, r3
 8007444:	4159      	adcs	r1, r3
 8007446:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800744a:	e7eb      	b.n	8007424 <__swhatbuf_r+0x24>

0800744c <__smakebuf_r>:
 800744c:	898b      	ldrh	r3, [r1, #12]
 800744e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007450:	079d      	lsls	r5, r3, #30
 8007452:	4606      	mov	r6, r0
 8007454:	460c      	mov	r4, r1
 8007456:	d507      	bpl.n	8007468 <__smakebuf_r+0x1c>
 8007458:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800745c:	6023      	str	r3, [r4, #0]
 800745e:	6123      	str	r3, [r4, #16]
 8007460:	2301      	movs	r3, #1
 8007462:	6163      	str	r3, [r4, #20]
 8007464:	b003      	add	sp, #12
 8007466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007468:	ab01      	add	r3, sp, #4
 800746a:	466a      	mov	r2, sp
 800746c:	f7ff ffc8 	bl	8007400 <__swhatbuf_r>
 8007470:	9f00      	ldr	r7, [sp, #0]
 8007472:	4605      	mov	r5, r0
 8007474:	4639      	mov	r1, r7
 8007476:	4630      	mov	r0, r6
 8007478:	f7ff fe8a 	bl	8007190 <_malloc_r>
 800747c:	b948      	cbnz	r0, 8007492 <__smakebuf_r+0x46>
 800747e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007482:	059a      	lsls	r2, r3, #22
 8007484:	d4ee      	bmi.n	8007464 <__smakebuf_r+0x18>
 8007486:	f023 0303 	bic.w	r3, r3, #3
 800748a:	f043 0302 	orr.w	r3, r3, #2
 800748e:	81a3      	strh	r3, [r4, #12]
 8007490:	e7e2      	b.n	8007458 <__smakebuf_r+0xc>
 8007492:	89a3      	ldrh	r3, [r4, #12]
 8007494:	6020      	str	r0, [r4, #0]
 8007496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800749a:	81a3      	strh	r3, [r4, #12]
 800749c:	9b01      	ldr	r3, [sp, #4]
 800749e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80074a2:	b15b      	cbz	r3, 80074bc <__smakebuf_r+0x70>
 80074a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074a8:	4630      	mov	r0, r6
 80074aa:	f000 f81d 	bl	80074e8 <_isatty_r>
 80074ae:	b128      	cbz	r0, 80074bc <__smakebuf_r+0x70>
 80074b0:	89a3      	ldrh	r3, [r4, #12]
 80074b2:	f023 0303 	bic.w	r3, r3, #3
 80074b6:	f043 0301 	orr.w	r3, r3, #1
 80074ba:	81a3      	strh	r3, [r4, #12]
 80074bc:	89a3      	ldrh	r3, [r4, #12]
 80074be:	431d      	orrs	r5, r3
 80074c0:	81a5      	strh	r5, [r4, #12]
 80074c2:	e7cf      	b.n	8007464 <__smakebuf_r+0x18>

080074c4 <_fstat_r>:
 80074c4:	b538      	push	{r3, r4, r5, lr}
 80074c6:	4d07      	ldr	r5, [pc, #28]	@ (80074e4 <_fstat_r+0x20>)
 80074c8:	2300      	movs	r3, #0
 80074ca:	4604      	mov	r4, r0
 80074cc:	4608      	mov	r0, r1
 80074ce:	4611      	mov	r1, r2
 80074d0:	602b      	str	r3, [r5, #0]
 80074d2:	f7f9 facf 	bl	8000a74 <_fstat>
 80074d6:	1c43      	adds	r3, r0, #1
 80074d8:	d102      	bne.n	80074e0 <_fstat_r+0x1c>
 80074da:	682b      	ldr	r3, [r5, #0]
 80074dc:	b103      	cbz	r3, 80074e0 <_fstat_r+0x1c>
 80074de:	6023      	str	r3, [r4, #0]
 80074e0:	bd38      	pop	{r3, r4, r5, pc}
 80074e2:	bf00      	nop
 80074e4:	20001c4c 	.word	0x20001c4c

080074e8 <_isatty_r>:
 80074e8:	b538      	push	{r3, r4, r5, lr}
 80074ea:	4d06      	ldr	r5, [pc, #24]	@ (8007504 <_isatty_r+0x1c>)
 80074ec:	2300      	movs	r3, #0
 80074ee:	4604      	mov	r4, r0
 80074f0:	4608      	mov	r0, r1
 80074f2:	602b      	str	r3, [r5, #0]
 80074f4:	f7f9 face 	bl	8000a94 <_isatty>
 80074f8:	1c43      	adds	r3, r0, #1
 80074fa:	d102      	bne.n	8007502 <_isatty_r+0x1a>
 80074fc:	682b      	ldr	r3, [r5, #0]
 80074fe:	b103      	cbz	r3, 8007502 <_isatty_r+0x1a>
 8007500:	6023      	str	r3, [r4, #0]
 8007502:	bd38      	pop	{r3, r4, r5, pc}
 8007504:	20001c4c 	.word	0x20001c4c

08007508 <_sbrk_r>:
 8007508:	b538      	push	{r3, r4, r5, lr}
 800750a:	4d06      	ldr	r5, [pc, #24]	@ (8007524 <_sbrk_r+0x1c>)
 800750c:	2300      	movs	r3, #0
 800750e:	4604      	mov	r4, r0
 8007510:	4608      	mov	r0, r1
 8007512:	602b      	str	r3, [r5, #0]
 8007514:	f7f9 fad6 	bl	8000ac4 <_sbrk>
 8007518:	1c43      	adds	r3, r0, #1
 800751a:	d102      	bne.n	8007522 <_sbrk_r+0x1a>
 800751c:	682b      	ldr	r3, [r5, #0]
 800751e:	b103      	cbz	r3, 8007522 <_sbrk_r+0x1a>
 8007520:	6023      	str	r3, [r4, #0]
 8007522:	bd38      	pop	{r3, r4, r5, pc}
 8007524:	20001c4c 	.word	0x20001c4c

08007528 <_init>:
 8007528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800752a:	bf00      	nop
 800752c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800752e:	bc08      	pop	{r3}
 8007530:	469e      	mov	lr, r3
 8007532:	4770      	bx	lr

08007534 <_fini>:
 8007534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007536:	bf00      	nop
 8007538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800753a:	bc08      	pop	{r3}
 800753c:	469e      	mov	lr, r3
 800753e:	4770      	bx	lr
