

================================================================
== Synthesis Summary Report of 'clu'
================================================================
+ General Information: 
    * Date:           Thu Dec 15 12:14:23 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        clu
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-------------+-----+
    |                       Modules                       |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |             |     |
    |                       & Loops                       |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |     LUT     | URAM|
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-------------+-----+
    |+ clu                                                |  Timing|  -0.80|        -|          -|         -|        -|     -|        no|  1 (~0%)|  2 (~0%)|  7465 (7%)|  13038 (24%)|    -|
    | o VITIS_LOOP_416_1                                  |       -|   7.30|        -|          -|         -|        -|     -|        no|        -|        -|          -|            -|    -|
    |  + recvFrame_logic_1                                |       -|   0.00|        -|          -|         -|        -|     -|        no|        -|  1 (~0%)|  1707 (1%)|    3511 (6%)|    -|
    |   + recvFrame_logic_1_Pipeline_1                    |       -|   4.48|       94|    940.000|         -|       94|     -|        no|        -|        -|    9 (~0%)|     37 (~0%)|    -|
    |    o Loop 1                                         |       -|   7.30|       92|    920.000|         1|        1|    92|       yes|        -|        -|          -|            -|    -|
    |   + recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2     |       -|   0.00|        -|          -|         -|        -|     -|        no|        -|        -|  243 (~0%)|    433 (~0%)|    -|
    |    o VITIS_LOOP_261_2                               |      II|   7.30|        -|          -|        12|        2|     -|       yes|        -|        -|          -|            -|    -|
    |   + recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1     |       -|   0.00|       42|    420.000|         -|       42|     -|        no|        -|        -|  159 (~0%)|    327 (~0%)|    -|
    |    o VITIS_LOOP_247_1                               |      II|   7.30|       40|    400.000|        11|        2|    16|       yes|        -|        -|          -|            -|    -|
    |   + write_ddr_1                                     |       -|   0.00|      247|  2.470e+03|         -|      247|     -|        no|        -|  1 (~0%)|  833 (~0%)|    1354 (2%)|    -|
    |    + write_ddr_1_Pipeline_1                         |       -|   0.00|       95|    950.000|         -|       95|     -|        no|        -|        -|   20 (~0%)|     58 (~0%)|    -|
    |     o Loop 1                                        |       -|   7.30|       93|    930.000|         3|        1|    92|       yes|        -|        -|          -|            -|    -|
    |    + write_ddr_1_Pipeline_2                         |       -|   0.00|        6|     60.000|         -|        6|     -|        no|        -|        -|   14 (~0%)|     71 (~0%)|    -|
    |     o Loop 1                                        |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|        -|          -|            -|    -|
    |    o Loop 1                                         |       -|   7.30|       84|    840.000|         3|        -|    28|        no|        -|        -|          -|            -|    -|
    | o VITIS_LOOP_240_1                                  |       -|   7.30|     3112|  3.112e+04|       389|        -|     8|        no|        -|        -|          -|            -|    -|
    |  + uart_data_read_1                                 |       -|   0.00|      387|  3.870e+03|         -|      387|     -|        no|  1 (~0%)|  1 (~0%)|  1255 (1%)|    2517 (4%)|    -|
    |   + ddr_write_1                                     |       -|   0.00|      359|  3.590e+03|         -|      359|     -|        no|        -|  1 (~0%)|  845 (~0%)|    1417 (2%)|    -|
    |    + ddr_write_1_Pipeline_1                         |       -|   0.00|      207|  2.070e+03|         -|      207|     -|        no|        -|        -|   21 (~0%)|     71 (~0%)|    -|
    |     o Loop 1                                        |       -|   7.30|      205|  2.050e+03|         3|        1|   204|       yes|        -|        -|          -|            -|    -|
    |    + ddr_write_1_Pipeline_2                         |       -|   0.00|        6|     60.000|         -|        6|     -|        no|        -|        -|   14 (~0%)|     71 (~0%)|    -|
    |     o Loop 1                                        |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|        -|          -|            -|    -|
    |    o Loop 1                                         |       -|   7.30|       84|    840.000|         3|        -|    28|        no|        -|        -|          -|            -|    -|
    | o VITIS_LOOP_256_1                                  |       -|   7.30|        -|          -|         -|        -|     -|        no|        -|        -|          -|            -|    -|
    |  + single_lin_process_1                             |  Timing|  -0.80|        -|          -|         -|        -|     -|        no|        -|        -|  1252 (1%)|    1986 (3%)|    -|
    |   + single_lin_process_1_Pipeline_VITIS_LOOP_176_1  |       -|   0.00|        -|          -|         -|        -|     -|        no|        -|        -|  133 (~0%)|     99 (~0%)|    -|
    |    o VITIS_LOOP_176_1                               |       -|   7.30|        -|          -|        10|        1|     -|       yes|        -|        -|          -|            -|    -|
    |   + write_lin_ddr_1                                 |       -|   0.00|      235|  2.350e+03|         -|      235|     -|        no|        -|        -|  757 (~0%)|    1046 (1%)|    -|
    |    o Loop 1                                         |       -|   7.30|       84|    840.000|         3|        -|    28|        no|        -|        -|          -|            -|    -|
    |    o Loop 2                                         |       -|   7.30|       84|    840.000|         3|        -|    28|        no|        -|        -|          -|            -|    -|
    |    o Loop 3                                         |       -|   7.30|        8|     80.000|         2|        -|     4|        no|        -|        -|          -|            -|    -|
    |   o Loop 1                                          |       -|   7.30|       28|    280.000|         1|        -|    28|        no|        -|        -|          -|            -|    -|
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface      | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_clu_addr | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_ps_ddr   | 8 -> 8     | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-----------+------------+---------------+--------+----------+
| Interface | Data Width | Address Width | Offset | Register |
+-----------+------------+---------------+--------+----------+
| s_axi_EN  | 32         | 8             | 16     | 0        |
+-----------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| Interface | Register             | Offset | Width | Access | Description                       | Bit Fields                                                           |
+-----------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| s_axi_EN  | CTRL                 | 0x00   | 32    | RW     | Control signals                   | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_EN  | GIER                 | 0x04   | 32    | RW     | Global Interrupt Enable Register  | 0=Enable                                                             |
| s_axi_EN  | IP_IER               | 0x08   | 32    | RW     | IP Interrupt Enable Register      | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_EN  | IP_ISR               | 0x0c   | 32    | RW     | IP Interrupt Status Register      | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_EN  | can_ptr              | 0x10   | 32    | W      | Data signal of can_ptr            |                                                                      |
| s_axi_EN  | uart_ptr             | 0x18   | 32    | W      | Data signal of uart_ptr           |                                                                      |
| s_axi_EN  | lin_ptr              | 0x20   | 32    | W      | Data signal of lin_ptr            |                                                                      |
| s_axi_EN  | can_10_received      | 0x28   | 32    | R      | Data signal of can_10_received    |                                                                      |
| s_axi_EN  | can_10_received_ctrl | 0x2c   | 32    | R      | Control signal of can_10_received | 0=can_10_received_ap_vld                                             |
| s_axi_EN  | can_11_received      | 0x38   | 32    | R      | Data signal of can_11_received    |                                                                      |
| s_axi_EN  | can_11_received_ctrl | 0x3c   | 32    | R      | Control signal of can_11_received | 0=can_11_received_ap_vld                                             |
| s_axi_EN  | received_can         | 0x48   | 32    | R      | Data signal of received_can       |                                                                      |
| s_axi_EN  | received_can_ctrl    | 0x4c   | 32    | R      | Control signal of received_can    | 0=received_can_ap_vld                                                |
| s_axi_EN  | can_0_received       | 0x58   | 32    | R      | Data signal of can_0_received     |                                                                      |
| s_axi_EN  | can_0_received_ctrl  | 0x5c   | 32    | R      | Control signal of can_0_received  | 0=can_0_received_ap_vld                                              |
| s_axi_EN  | can_1_received       | 0x60   | 32    | R      | Data signal of can_1_received     |                                                                      |
| s_axi_EN  | can_1_received_ctrl  | 0x64   | 32    | R      | Control signal of can_1_received  | 0=can_1_received_ap_vld                                              |
| s_axi_EN  | can_2_received       | 0x68   | 32    | R      | Data signal of can_2_received     |                                                                      |
| s_axi_EN  | can_2_received_ctrl  | 0x6c   | 32    | R      | Control signal of can_2_received  | 0=can_2_received_ap_vld                                              |
| s_axi_EN  | can_3_received       | 0x70   | 32    | R      | Data signal of can_3_received     |                                                                      |
| s_axi_EN  | can_3_received_ctrl  | 0x74   | 32    | R      | Control signal of can_3_received  | 0=can_3_received_ap_vld                                              |
| s_axi_EN  | can_4_received       | 0x78   | 32    | R      | Data signal of can_4_received     |                                                                      |
| s_axi_EN  | can_4_received_ctrl  | 0x7c   | 32    | R      | Control signal of can_4_received  | 0=can_4_received_ap_vld                                              |
| s_axi_EN  | can_5_received       | 0x80   | 32    | R      | Data signal of can_5_received     |                                                                      |
| s_axi_EN  | can_5_received_ctrl  | 0x84   | 32    | R      | Control signal of can_5_received  | 0=can_5_received_ap_vld                                              |
| s_axi_EN  | can_6_received       | 0x88   | 32    | R      | Data signal of can_6_received     |                                                                      |
| s_axi_EN  | can_6_received_ctrl  | 0x8c   | 32    | R      | Control signal of can_6_received  | 0=can_6_received_ap_vld                                              |
| s_axi_EN  | can_7_received       | 0x90   | 32    | R      | Data signal of can_7_received     |                                                                      |
| s_axi_EN  | can_7_received_ctrl  | 0x94   | 32    | R      | Control signal of can_7_received  | 0=can_7_received_ap_vld                                              |
| s_axi_EN  | can_8_received       | 0x98   | 32    | R      | Data signal of can_8_received     |                                                                      |
| s_axi_EN  | can_8_received_ctrl  | 0x9c   | 32    | R      | Control signal of can_8_received  | 0=can_8_received_ap_vld                                              |
| s_axi_EN  | can_9_received       | 0xa0   | 32    | R      | Data signal of can_9_received     |                                                                      |
| s_axi_EN  | can_9_received_ctrl  | 0xa4   | 32    | R      | Control signal of can_9_received  | 0=can_9_received_ap_vld                                              |
| s_axi_EN  | droped               | 0xa8   | 32    | W      | Data signal of droped             |                                                                      |
| s_axi_EN  | received_uart        | 0x30   | 32    | R      | Data signal of received_uart      |                                                                      |
| s_axi_EN  | received_uart_ctrl   | 0x34   | 32    | R      | Control signal of received_uart   | 0=received_uart_ap_vld                                               |
| s_axi_EN  | received_lin         | 0x40   | 32    | R      | Data signal of received_lin       |                                                                      |
| s_axi_EN  | received_lin_ctrl    | 0x44   | 32    | R      | Control signal of received_lin    | 0=received_lin_ap_vld                                                |
| s_axi_EN  | can_en               | 0x50   | 32    | W      | Data signal of can_en             |                                                                      |
| s_axi_EN  | uart_en              | 0xb0   | 32    | W      | Data signal of uart_en            |                                                                      |
| s_axi_EN  | lin_en               | 0xb8   | 32    | W      | Data signal of lin_en             |                                                                      |
| s_axi_EN  | can_ddr              | 0xc0   | 32    | W      | Data signal of can_ddr            |                                                                      |
| s_axi_EN  | uart_ddr             | 0xc8   | 32    | W      | Data signal of uart_ddr           |                                                                      |
| s_axi_EN  | lin_ddr              | 0xd0   | 32    | W      | Data signal of lin_ddr            |                                                                      |
+-----------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| timestamp | ap_none | 64       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+---------------+
| Argument        | Direction | Datatype      |
+-----------------+-----------+---------------+
| can_ptr         | inout     | pointer       |
| uart_ptr        | inout     | pointer       |
| lin_ptr         | inout     | pointer       |
| can_0_received  | out       | pointer       |
| can_1_received  | out       | pointer       |
| can_2_received  | out       | pointer       |
| can_3_received  | out       | pointer       |
| can_4_received  | out       | pointer       |
| can_5_received  | out       | pointer       |
| can_6_received  | out       | pointer       |
| can_7_received  | out       | pointer       |
| can_8_received  | out       | pointer       |
| can_9_received  | out       | pointer       |
| can_10_received | out       | pointer       |
| can_11_received | out       | pointer       |
| droped          | unused    | pointer       |
| received_can    | out       | pointer       |
| received_uart   | out       | pointer       |
| received_lin    | out       | pointer       |
| can_en          | in        | int*          |
| uart_en         | in        | char*         |
| lin_en          | in        | int*          |
| can_ddr         | inout     | pointer       |
| uart_ddr        | inout     | pointer       |
| lin_ddr         | inout     | pointer       |
| timestamp       | in        | long long int |
+-----------------+-----------+---------------+

* SW-to-HW Mapping
+-----------------+----------------+-----------+----------+------------------------------------------------+
| Argument        | HW Interface   | HW Type   | HW Usage | HW Info                                        |
+-----------------+----------------+-----------+----------+------------------------------------------------+
| can_ptr         | m_axi_clu_addr | interface |          |                                                |
| can_ptr         | s_axi_EN       | register  | offset   | name=can_ptr offset=0x10 range=32              |
| uart_ptr        | m_axi_clu_addr | interface |          |                                                |
| uart_ptr        | s_axi_EN       | register  | offset   | name=uart_ptr offset=0x18 range=32             |
| lin_ptr         | m_axi_clu_addr | interface |          |                                                |
| lin_ptr         | s_axi_EN       | register  | offset   | name=lin_ptr offset=0x20 range=32              |
| can_0_received  | s_axi_EN       | register  |          | name=can_0_received offset=0x58 range=32       |
| can_0_received  | s_axi_EN       | register  |          | name=can_0_received_ctrl offset=0x5c range=32  |
| can_1_received  | s_axi_EN       | register  |          | name=can_1_received offset=0x60 range=32       |
| can_1_received  | s_axi_EN       | register  |          | name=can_1_received_ctrl offset=0x64 range=32  |
| can_2_received  | s_axi_EN       | register  |          | name=can_2_received offset=0x68 range=32       |
| can_2_received  | s_axi_EN       | register  |          | name=can_2_received_ctrl offset=0x6c range=32  |
| can_3_received  | s_axi_EN       | register  |          | name=can_3_received offset=0x70 range=32       |
| can_3_received  | s_axi_EN       | register  |          | name=can_3_received_ctrl offset=0x74 range=32  |
| can_4_received  | s_axi_EN       | register  |          | name=can_4_received offset=0x78 range=32       |
| can_4_received  | s_axi_EN       | register  |          | name=can_4_received_ctrl offset=0x7c range=32  |
| can_5_received  | s_axi_EN       | register  |          | name=can_5_received offset=0x80 range=32       |
| can_5_received  | s_axi_EN       | register  |          | name=can_5_received_ctrl offset=0x84 range=32  |
| can_6_received  | s_axi_EN       | register  |          | name=can_6_received offset=0x88 range=32       |
| can_6_received  | s_axi_EN       | register  |          | name=can_6_received_ctrl offset=0x8c range=32  |
| can_7_received  | s_axi_EN       | register  |          | name=can_7_received offset=0x90 range=32       |
| can_7_received  | s_axi_EN       | register  |          | name=can_7_received_ctrl offset=0x94 range=32  |
| can_8_received  | s_axi_EN       | register  |          | name=can_8_received offset=0x98 range=32       |
| can_8_received  | s_axi_EN       | register  |          | name=can_8_received_ctrl offset=0x9c range=32  |
| can_9_received  | s_axi_EN       | register  |          | name=can_9_received offset=0xa0 range=32       |
| can_9_received  | s_axi_EN       | register  |          | name=can_9_received_ctrl offset=0xa4 range=32  |
| can_10_received | s_axi_EN       | register  |          | name=can_10_received offset=0x28 range=32      |
| can_10_received | s_axi_EN       | register  |          | name=can_10_received_ctrl offset=0x2c range=32 |
| can_11_received | s_axi_EN       | register  |          | name=can_11_received offset=0x38 range=32      |
| can_11_received | s_axi_EN       | register  |          | name=can_11_received_ctrl offset=0x3c range=32 |
| droped          | s_axi_EN       | register  |          | name=droped offset=0xa8 range=32               |
| received_can    | s_axi_EN       | register  |          | name=received_can offset=0x48 range=32         |
| received_can    | s_axi_EN       | register  |          | name=received_can_ctrl offset=0x4c range=32    |
| received_uart   | s_axi_EN       | register  |          | name=received_uart offset=0x30 range=32        |
| received_uart   | s_axi_EN       | register  |          | name=received_uart_ctrl offset=0x34 range=32   |
| received_lin    | s_axi_EN       | register  |          | name=received_lin offset=0x40 range=32         |
| received_lin    | s_axi_EN       | register  |          | name=received_lin_ctrl offset=0x44 range=32    |
| can_en          | s_axi_EN       | register  |          | name=can_en offset=0x50 range=32               |
| uart_en         | s_axi_EN       | register  |          | name=uart_en offset=0xb0 range=32              |
| lin_en          | s_axi_EN       | register  |          | name=lin_en offset=0xb8 range=32               |
| can_ddr         | m_axi_ps_ddr   | interface |          |                                                |
| can_ddr         | s_axi_EN       | register  | offset   | name=can_ddr offset=0xc0 range=32              |
| uart_ddr        | m_axi_ps_ddr   | interface |          |                                                |
| uart_ddr        | s_axi_EN       | register  | offset   | name=uart_ddr offset=0xc8 range=32             |
| lin_ddr         | m_axi_ps_ddr   | interface |          |                                                |
| lin_ddr         | s_axi_EN       | register  | offset   | name=lin_ddr offset=0xd0 range=32              |
| timestamp       | timestamp      | port      |          |                                                |
+-----------------+----------------+-----------+----------+------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+-----------+--------+-------+--------------+
| HW Interface | Loop      | Direction | Length | Width | Location     |
+--------------+-----------+-----------+--------+-------+--------------+
| m_axi_ps_ddr | anonymous | read      | 28     | 8     | can.c:103:2  |
| m_axi_ps_ddr | anonymous | write     | 92     | 8     | can.c:126:3  |
| m_axi_ps_ddr | anonymous | write     | 4      | 8     | clu.c:17:2   |
| m_axi_ps_ddr | anonymous | read      | 28     | 8     | uart.c:132:2 |
| m_axi_ps_ddr | anonymous | write     | 204    | 8     | uart.c:154:3 |
| m_axi_ps_ddr | anonymous | read      | 28     | 8     | dlin.c:98:2  |
| m_axi_ps_ddr | anonymous | write     | 28     | 8     | dlin.c:120:3 |
+--------------+-----------+-----------+--------+-------+--------------+

* Inferred Bursts and Widening Missed
+----------------+------------+-----------+------------------------------------------------------------------------------------------------------+------------+---------------+
| HW Interface   | Variable   | Loop      | Problem                                                                                              | Resolution | Location      |
+----------------+------------+-----------+------------------------------------------------------------------------------------------------------+------------+---------------+
| m_axi_ps_ddr   | ddr_header |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | uart.c:149:21 |
| m_axi_clu_addr | uartbase   |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | uart.c:200:25 |
| m_axi_clu_addr | uartbase   |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | uart.c:176:16 |
| m_axi_ps_ddr   | ddr_header |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:115:21 |
| m_axi_clu_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:81:24  |
| m_axi_clu_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:87:29  |
| m_axi_clu_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:81:24  |
| m_axi_clu_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:81:24  |
| m_axi_clu_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:81:24  |
| m_axi_clu_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:87:29  |
| m_axi_clu_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:87:29  |
| m_axi_clu_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:81:24  |
| m_axi_clu_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:81:24  |
| m_axi_clu_addr | can_ptr    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:373:16  |
| m_axi_clu_addr | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:192:15  |
| m_axi_clu_addr | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:215:14  |
| m_axi_clu_addr | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:249:14  |
| m_axi_clu_addr | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:262:14  |
| m_axi_clu_addr | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:344:12  |
| m_axi_clu_addr | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:346:26  |
| m_axi_ps_ddr   | ddr_header |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:120:21  |
| m_axi_ps_ddr   | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | clu.c:17:2    |
| m_axi_ps_ddr   | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | uart.c:154:3  |
| m_axi_ps_ddr   | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | uart.c:132:2  |
| m_axi_ps_ddr   | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | clu.c:17:2    |
| m_axi_ps_ddr   | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | dlin.c:120:3  |
| m_axi_ps_ddr   | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | dlin.c:98:2   |
| m_axi_ps_ddr   | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | clu.c:17:2    |
| m_axi_ps_ddr   | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | can.c:126:3   |
| m_axi_ps_ddr   | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | can.c:103:2   |
+----------------+------------+-----------+------------------------------------------------------------------------------------------------------+------------+---------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                               | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + clu                                              | 2   |        |             |     |        |         |
|   uart_i_2_fu_475_p2                               | -   |        | uart_i_2    | add | fabric | 0       |
|   lin_nr_2_fu_507_p2                               | -   |        | lin_nr_2    | add | fabric | 0       |
|   linbase_mod_fu_546_p2                            | -   |        | linbase_mod | add | fabric | 0       |
|   add_ln416_fu_571_p2                              | -   |        | add_ln416   | add | fabric | 0       |
|   canaddr_mod_fu_610_p2                            | -   |        | canaddr_mod | add | fabric | 0       |
|   add_ln373_fu_625_p2                              | -   |        | add_ln373   | add | fabric | 0       |
|  + uart_data_read_1                                | 1   |        |             |     |        |         |
|    mul_3ns_9ns_11_1_1_U28                          | -   |        | mul_ln188   | mul | auto   | 0       |
|    add_ln192_fu_457_p2                             | -   |        | add_ln192   | add | fabric | 0       |
|    add_ln193_fu_468_p2                             | -   |        | add_ln193   | add | fabric | 0       |
|    add_ln194_fu_479_p2                             | -   |        | add_ln194   | add | fabric | 0       |
|    add_ln195_fu_490_p2                             | -   |        | add_ln195   | add | fabric | 0       |
|    add_ln196_fu_501_p2                             | -   |        | add_ln196   | add | fabric | 0       |
|    add_ln197_fu_512_p2                             | -   |        | add_ln197   | add | fabric | 0       |
|    add_ln206_fu_523_p2                             | -   |        | add_ln206   | add | fabric | 0       |
|    add_ln207_1_fu_534_p2                           | -   |        | add_ln207_1 | add | fabric | 0       |
|    add_ln176_fu_581_p2                             | -   |        | add_ln176   | add | fabric | 0       |
|    add_ln203_fu_633_p2                             | -   |        | add_ln203   | add | fabric | 0       |
|    add_ln200_fu_726_p2                             | -   |        | add_ln200   | add | fabric | 0       |
|    add_ln204_fu_741_p2                             | -   |        | add_ln204   | add | fabric | 0       |
|    add_ln205_fu_765_p2                             | -   |        | add_ln205   | add | fabric | 0       |
|    add_ln207_fu_783_p2                             | -   |        | add_ln207   | add | fabric | 0       |
|    sub_ln209_fu_790_p2                             | -   |        | sub_ln209   | sub | fabric | 0       |
|    received_uart                                   | -   |        | add_ln211   | add | fabric | 0       |
|   + ddr_write_1                                    | 1   |        |             |     |        |         |
|     empty_83_fu_406_p2                             | -   |        | empty_83    | add | fabric | 0       |
|     grp_fu_447_p0                                  | -   |        | add_ln145   | add | fabric | 0       |
|     mul_32s_9ns_32_1_1_U14                         | 1   |        | mul_ln154   | mul | auto   | 0       |
|     mul_3ns_9ns_11_1_1_U15                         | -   |        | empty_85    | mul | auto   | 0       |
|     add_ln17_fu_519_p2                             | -   |        | add_ln17    | add | fabric | 0       |
|     add_ln148_fu_572_p2                            | -   |        | add_ln148   | add | fabric | 0       |
|     add_ln149_1_fu_584_p2                          | -   |        | add_ln149_1 | add | fabric | 0       |
|     add_ln149_fu_483_p2                            | -   |        | add_ln149   | add | fabric | 0       |
|    + ddr_write_1_Pipeline_1                        | 0   |        |             |     |        |         |
|      empty_80_fu_107_p2                            | -   |        | empty_80    | add | fabric | 0       |
|      empty_81_fu_117_p2                            | -   |        | empty_81    | add | fabric | 0       |
|    + ddr_write_1_Pipeline_2                        | 0   |        |             |     |        |         |
|      empty_77_fu_118_p2                            | -   |        | empty_77    | add | fabric | 0       |
|  + single_lin_process_1                            | 0   |        |             |     |        |         |
|    empty_73_fu_481_p2                              | -   |        | empty_73    | add | fabric | 0       |
|    add_ln81_fu_497_p2                              | -   |        | add_ln81    | add | fabric | 0       |
|    add_ln81_1_fu_530_p2                            | -   |        | add_ln81_1  | add | fabric | 0       |
|    grp_fu_444_p2                                   | -   |        | add_ln87    | add | fabric | 0       |
|    grp_fu_444_p2                                   | -   |        | add_ln87_1  | add | fabric | 0       |
|    add_ln176_fu_655_p2                             | -   |        | add_ln176   | add | fabric | 0       |
|    add_ln193_fu_730_p2                             | -   |        | add_ln193   | add | fabric | 0       |
|    received_lin                                    | -   |        | add_ln200   | add | fabric | 0       |
|   + single_lin_process_1_Pipeline_VITIS_LOOP_176_1 | 0   |        |             |     |        |         |
|     add_ln176_1_fu_117_p2                          | -   |        | add_ln176_1 | add | fabric | 0       |
|   + write_lin_ddr_1                                | 0   |        |             |     |        |         |
|     empty_53_fu_360_p2                             | -   |        | empty_53    | add | fabric | 0       |
|     grp_fu_403_p0                                  | -   |        | add_ln111   | add | fabric | 0       |
|     sub_ln120_fu_459_p2                            | -   |        | sub_ln120   | sub | fabric | 0       |
|     empty_56_fu_507_p2                             | -   |        | empty_56    | add | fabric | 0       |
|     add_ln17_fu_523_p2                             | -   |        | add_ln17    | add | fabric | 0       |
|     empty_60_fu_578_p2                             | -   |        | empty_60    | add | fabric | 0       |
|     add_ln114_fu_611_p2                            | -   |        | add_ln114   | add | fabric | 0       |
|     add_ln115_1_fu_623_p2                          | -   |        | add_ln115_1 | add | fabric | 0       |
|     add_ln115_fu_487_p2                            | -   |        | add_ln115   | add | fabric | 0       |
|  + recvFrame_logic_1                               | 1   |        |             |     |        |         |
|    add_ln192_2_fu_702_p2                           | -   |        | add_ln192_2 | add | fabric | 0       |
|    add_ln192_fu_708_p2                             | -   |        | add_ln192   | add | fabric | 0       |
|    add_ln192_1_fu_736_p2                           | -   |        | add_ln192_1 | add | fabric | 0       |
|    add_ln215_fu_762_p2                             | -   |        | add_ln215   | add | fabric | 0       |
|    add_ln215_1_fu_789_p2                           | -   |        | add_ln215_1 | add | fabric | 0       |
|    id_can_fu_894_p2                                | -   |        | id_can      | add | fabric | 0       |
|    add_ln238_fu_1326_p2                            | -   |        | add_ln238   | add | fabric | 0       |
|    add156_fu_1337_p2                               | -   |        | add156      | add | fabric | 0       |
|    add_ln247_fu_1348_p2                            | -   |        | add_ln247   | add | fabric | 0       |
|    add_ln247_1_fu_1416_p2                          | -   |        | add_ln247_1 | add | fabric | 0       |
|    can_2_received                                  | -   |        | add_ln283   | add | fabric | 0       |
|    received_can                                    | -   |        | add_ln341   | add | fabric | 0       |
|    add_ln344_fu_1398_p2                            | -   |        | add_ln344   | add | fabric | 0       |
|   + recvFrame_logic_1_Pipeline_1                   | 0   |        |             |     |        |         |
|     empty_75_fu_56_p2                              | -   |        | empty_75    | add | fabric | 0       |
|   + recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2    | 0   |        |             |     |        |         |
|     add_ln263_fu_190_p2                            | -   |        | add_ln263   | add | fabric | 0       |
|     sub_ln263_fu_203_p2                            | -   |        | sub_ln263   | sub | fabric | 0       |
|     sub_ln263_1_fu_218_p2                          | -   |        | sub_ln263_1 | sub | fabric | 0       |
|     add_ln262_fu_249_p2                            | -   |        | add_ln262   | add | fabric | 0       |
|     add_ln264_fu_325_p2                            | -   |        | add_ln264   | add | fabric | 0       |
|     add_ln265_fu_336_p2                            | -   |        | add_ln265   | add | fabric | 0       |
|     add_ln266_fu_358_p2                            | -   |        | add_ln266   | add | fabric | 0       |
|     add_ln267_fu_368_p2                            | -   |        | add_ln267   | add | fabric | 0       |
|     add_ln268_fu_347_p2                            | -   |        | add_ln268   | add | fabric | 0       |
|     Len_3_fu_264_p2                                | -   |        | Len_3       | add | fabric | 0       |
|   + recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1    | 0   |        |             |     |        |         |
|     DwIndex_2_fu_192_p2                            | -   |        | DwIndex_2   | add | fabric | 0       |
|     add_ln251_fu_288_p2                            | -   |        | add_ln251   | add | fabric | 0       |
|     add_ln252_fu_299_p2                            | -   |        | add_ln252   | add | fabric | 0       |
|     add_ln253_fu_321_p2                            | -   |        | add_ln253   | add | fabric | 0       |
|     add_ln254_fu_331_p2                            | -   |        | add_ln254   | add | fabric | 0       |
|     add_ln255_fu_310_p2                            | -   |        | add_ln255   | add | fabric | 0       |
|   + write_ddr_1                                    | 1   |        |             |     |        |         |
|     empty_67_fu_323_p2                             | -   |        | empty_67    | add | fabric | 0       |
|     grp_fu_364_p0                                  | -   |        | add_ln116   | add | fabric | 0       |
|     mul_32s_8ns_32_1_1_U82                         | 1   |        | mul_ln126   | mul | auto   | 0       |
|     add_ln17_fu_420_p2                             | -   |        | add_ln17    | add | fabric | 0       |
|     add_ln119_fu_473_p2                            | -   |        | add_ln119   | add | fabric | 0       |
|     add_ln120_2_fu_485_p2                          | -   |        | add_ln120_2 | add | fabric | 0       |
|     add_ln120_fu_393_p2                            | -   |        | add_ln120   | add | fabric | 0       |
|    + write_ddr_1_Pipeline_1                        | 0   |        |             |     |        |         |
|      empty_65_fu_97_p2                             | -   |        | empty_65    | add | fabric | 0       |
|    + write_ddr_1_Pipeline_2                        | 0   |        |             |     |        |         |
|      empty_63_fu_118_p2                            | -   |        | empty_63    | add | fabric | 0       |
+----------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------+------+------+--------+-------------------------+---------+------+---------+
| Name                          | BRAM | URAM | Pragma | Variable                | Storage | Impl | Latency |
+-------------------------------+------+------+--------+-------------------------+---------+------+---------+
| + clu                         | 1    | 0    |        |                         |         |      |         |
|  + uart_data_read_1           | 1    | 0    |        |                         |         |      |         |
|    PL_Ctrl_fifo_index_U       | -    | -    |        | PL_Ctrl_fifo_index      | ram_1p  | auto | 1       |
|    PL_Ctrl_first_time_U       | -    | -    |        | PL_Ctrl_first_time      | ram_1p  | auto | 1       |
|    PL_Ctrl_first_timestamp_U  | -    | -    |        | PL_Ctrl_first_timestamp | ram_1p  | auto | 1       |
|    uart_fifo_U                | 1    | -    |        | uart_fifo               | ram_t2p | auto | 1       |
|    PL_Header_pkt_len_bytes_U  | -    | -    |        | PL_Header_pkt_len_bytes | ram_1p  | auto | 1       |
|   + ddr_write_1               | 0    | 0    |        |                         |         |      |         |
|     ringbuffer_header_bytes_U | -    | -    |        | ringbuffer_header_bytes | ram_s2p | auto | 1       |
|  + single_lin_process_1       | 0    | 0    |        |                         |         |      |         |
|    lin_frame_U                | -    | -    |        | lin_frame               | ram_t2p | auto | 1       |
|    PLIN_Ctrl_run_state_U      | -    | -    |        | PLIN_Ctrl_run_state     | ram_1p  | auto | 1       |
|   + write_lin_ddr_1           | 0    | 0    |        |                         |         |      |         |
|     ringbuffer_header_bytes_U | -    | -    |        | ringbuffer_header_bytes | ram_s2p | auto | 1       |
|  + recvFrame_logic_1          | 0    | 0    |        |                         |         |      |         |
|    can_frame_U                | -    | -    |        | can_frame               | ram_t2p | auto | 1       |
|   + write_ddr_1               | 0    | 0    |        |                         |         |      |         |
|     ringbuffer_header_bytes_U | -    | -    |        | ringbuffer_header_bytes | ram_s2p | auto | 1       |
+-------------------------------+------+------+--------+-------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+-------------------------+----------------------------+-------------------------------------------------------------------------------------------------------------+
| Type      | Options                 | Location                   | Messages                                                                                                    |
+-----------+-------------------------+----------------------------+-------------------------------------------------------------------------------------------------------------+
| interface | port=timestamp register | clu.c:42 in clu, timestamp | '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' |
+-----------+-------------------------+----------------------------+-------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+---------------------------------------------------------------+----------------------------------+
| Type      | Options                                                       | Location                         |
+-----------+---------------------------------------------------------------+----------------------------------+
| reset     | variable = counter_can_0                                      | can.c:161 in recvframe_logic     |
| reset     | variable = counter_can_1                                      | can.c:163 in recvframe_logic     |
| reset     | variable = counter_can_2                                      | can.c:165 in recvframe_logic     |
| reset     | variable = counter_can_3                                      | can.c:167 in recvframe_logic     |
| reset     | variable = counter_can_4                                      | can.c:169 in recvframe_logic     |
| reset     | variable = counter_can_5                                      | can.c:171 in recvframe_logic     |
| reset     | variable = counter_can_6                                      | can.c:173 in recvframe_logic     |
| reset     | variable = counter_can_7                                      | can.c:175 in recvframe_logic     |
| reset     | variable = counter_can_8                                      | can.c:177 in recvframe_logic     |
| reset     | variable = counter_can_9                                      | can.c:179 in recvframe_logic     |
| reset     | variable = counter_can_10                                     | can.c:181 in recvframe_logic     |
| reset     | variable = counter_can_11                                     | can.c:183 in recvframe_logic     |
| reset     | variable = counter_droped                                     | can.c:185 in recvframe_logic     |
| interface | mode=s_axilite bundle=EN port=return                          | clu.c:43 in clu, return          |
| interface | mode=s_axilite bundle=EN port=can_ptr                         | clu.c:46 in clu, can_ptr         |
| interface | mode=m_axi bundle=clu_addr depth=1 port=can_ptr offset=slave  | clu.c:47 in clu, can_ptr         |
| interface | mode=s_axilite bundle=EN port=can_ddr                         | clu.c:48 in clu, can_ddr         |
| interface | mode=m_axi bundle=ps_ddr depth=10 port=can_ddr offset=slave   | clu.c:49 in clu, can_ddr         |
| interface | mode=s_axilite bundle=EN port=can_en                          | clu.c:50 in clu, can_en          |
| interface | mode=s_axilite bundle=EN port=received_can                    | clu.c:51 in clu, received_can    |
| interface | s_axilite register port=can_0_received offset=0x58 bundle=EN  | clu.c:53 in clu, can_0_received  |
| interface | s_axilite register port=can_1_received offset=0x60 bundle=EN  | clu.c:54 in clu, can_1_received  |
| interface | s_axilite register port=can_2_received offset=0x68 bundle=EN  | clu.c:55 in clu, can_2_received  |
| interface | s_axilite register port=can_3_received offset=0x70 bundle=EN  | clu.c:56 in clu, can_3_received  |
| interface | s_axilite register port=can_4_received offset=0x78 bundle=EN  | clu.c:57 in clu, can_4_received  |
| interface | s_axilite register port=can_5_received offset=0x80 bundle=EN  | clu.c:58 in clu, can_5_received  |
| interface | s_axilite register port=can_6_received offset=0x88 bundle=EN  | clu.c:59 in clu, can_6_received  |
| interface | s_axilite register port=can_7_received offset=0x90 bundle=EN  | clu.c:60 in clu, can_7_received  |
| interface | s_axilite register port=can_8_received offset=0x98 bundle=EN  | clu.c:61 in clu, can_8_received  |
| interface | s_axilite register port=can_9_received offset=0xa0 bundle=EN  | clu.c:62 in clu, can_9_received  |
| interface | s_axilite register port=can_10_received offset=0x98 bundle=EN | clu.c:63 in clu, can_10_received |
| interface | s_axilite register port=can_11_received offset=0xa0 bundle=EN | clu.c:64 in clu, can_11_received |
| interface | s_axilite register port=droped offset=0xa8 bundle=EN          | clu.c:65 in clu, droped          |
| interface | mode=s_axilite bundle=EN port=uart_ptr                        | clu.c:68 in clu, uart_ptr        |
| interface | mode=m_axi bundle=clu_addr depth=1 port=uart_ptr offset=slave | clu.c:69 in clu, uart_ptr        |
| interface | mode=s_axilite bundle=EN port=uart_ddr                        | clu.c:70 in clu, uart_ddr        |
| interface | mode=m_axi bundle=ps_ddr depth=10 port=uart_ddr offset=slave  | clu.c:71 in clu, uart_ddr        |
| interface | mode=s_axilite bundle=EN port=uart_en                         | clu.c:72 in clu, uart_en         |
| interface | mode=s_axilite bundle=EN port=received_uart                   | clu.c:73 in clu, received_uart   |
| interface | mode=s_axilite bundle=EN port=lin_ptr                         | clu.c:76 in clu, lin_ptr         |
| interface | mode=m_axi bundle=clu_addr depth=1 port=lin_ptr offset=slave  | clu.c:77 in clu, lin_ptr         |
| interface | mode=s_axilite bundle=EN port=lin_ddr                         | clu.c:78 in clu, lin_ddr         |
| interface | mode=m_axi bundle=ps_ddr depth=10 port=lin_ddr offset=slave   | clu.c:79 in clu, lin_ddr         |
| interface | mode=s_axilite bundle=EN port=lin_en                          | clu.c:80 in clu, lin_en          |
| interface | mode=s_axilite bundle=EN port=received_lin                    | clu.c:81 in clu, received_lin    |
+-----------+---------------------------------------------------------------+----------------------------------+


