Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 13 19:52:11 2024
| Host         : DESKTOP-6ISOVH6 running 64-bit major release  (build 9200)
| Command      : report_drc -file intel8086_drc_routed.rpt -pb intel8086_drc_routed.pb -rpx intel8086_drc_routed.rpx
| Design       : intel8086
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+----------+------------------+-----------------------------------------------------+------------+
| Rule     | Severity         | Description                                         | Violations |
+----------+------------------+-----------------------------------------------------+------------+
| LUTLP-1  | Critical Warning | Combinatorial Loop Alert                            | 1          |
| CFGBVS-1 | Warning          | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
+----------+------------------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTLP-1#1 Critical Warning
Combinatorial Loop Alert  
9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is uut_if/memory_reg_0_255_0_0_i_10_n_0. Please evaluate your design. The cells in the loop are: uut_if/memory_reg_0_255_0_0_i_10, uut_if/memory_reg_0_255_0_0_i_11,
uut_if/memory_reg_0_255_0_0_i_13, uut_if/memory_reg_0_255_0_0_i_14,
uut_if/memory_reg_0_255_0_0_i_16, uut_if/memory_reg_0_255_0_0_i_17,
uut_if/memory_reg_0_255_0_0_i_19, uut_if/memory_reg_0_255_0_0_i_20
uut_if/memory_reg_0_255_0_0_i_21.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>


