// Seed: 1949722437
module module_0;
  assign module_2.type_14 = 0;
  integer id_5;
  always_comb
    if (id_1) id_2 = 1;
    else begin : LABEL_0
      id_4 = 1 - id_2;
      id_3 = -1 == 1;
    end
endmodule
module module_1 ();
  id_1(
      id_2
  );
  module_0 modCall_1 ();
  wire id_3;
  wire id_4, id_5;
  tri  id_6;
  wire id_7;
  wire id_8;
  assign id_6 = 1;
endmodule
module module_2 (
    output wire id_0,
    output wire id_1,
    input supply1 id_2,
    input uwire id_3,
    output supply1 id_4,
    output tri1 id_5,
    output supply0 id_6,
    id_24,
    id_25,
    output wire id_7,
    input wor id_8,
    id_26,
    output wire id_9,
    input tri id_10,
    output supply1 id_11,
    input wand id_12,
    output supply0 id_13,
    input wand id_14,
    input tri1 id_15,
    input uwire id_16,
    output wire id_17,
    output uwire id_18,
    output wand id_19,
    output wor id_20,
    input uwire id_21,
    id_27,
    input tri id_22
);
  wire id_28, id_29;
  module_0 modCall_1 ();
  id_30(
      -1, id_3
  );
  wand id_31 = id_15;
  assign id_11 = -1;
  id_32(
      -1'b0
  );
  wor id_33, id_34, id_35, id_36;
  id_37(
      .id_0(id_21 | (id_35))
  );
  supply0 id_38 = -1, id_39;
  assign id_19 = id_32;
  wire id_40, id_41;
  wire id_42;
endmodule
