// Seed: 3032259362
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    output supply0 id_2,
    input tri1 id_3,
    output wire id_4,
    output uwire id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wand id_8,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    input wire id_12
);
  wire id_14 = id_14;
  nor (id_4, id_12, id_3, id_14, id_6, id_9, id_11, id_10, id_8, id_7, id_1);
  module_0(
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
