

================================================================
== Synthesis Summary Report of 'SgdLR'
================================================================
+ General Information: 
    * Date:           Sun Jun 23 07:18:42 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        spam
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |          Modules          |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |          & Loops          |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ SgdLR                    |  Timing|  -2.66|  4969201|  3.137e+07|         -|  4969202|     -|        no|  2 (~0%)|  12 (5%)|  2321 (2%)|  3214 (6%)|    -|
    | o EPOCH_TRAINING_INST     |       -|   3.65|  4969200|  3.137e+07|     12423|        -|   400|        no|        -|        -|          -|          -|    -|
    |  + SgdLR_Pipeline_DOT     |  Timing|  -1.19|    10253|  5.126e+04|         -|    10253|     -|        no|        -|        -|  205 (~0%)|  190 (~0%)|    -|
    |   o DOT                   |      II|   3.65|    10251|  5.126e+04|        22|       10|  1024|       yes|        -|        -|          -|          -|    -|
    |  + SgdLR_Pipeline_GRAD    |  Timing|  -1.17|     1036|  5.180e+03|         -|     1036|     -|        no|        -|        -|  190 (~0%)|  118 (~0%)|    -|
    |   o GRAD                  |       -|   3.65|     1034|  5.170e+03|        12|        1|  1024|       yes|        -|        -|          -|          -|    -|
    |  + SgdLR_Pipeline_UPDATE  |  Timing|  -1.19|     1045|  5.225e+03|         -|     1045|     -|        no|        -|        -|  254 (~0%)|   94 (~0%)|    -|
    |   o UPDATE                |       -|   3.65|     1043|  5.215e+03|        21|        1|  1024|       yes|        -|        -|          -|          -|    -|
    +---------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+-----------+----------+
| Port             | Direction | Bitwidth |
+------------------+-----------+----------+
| data_address0    | out       | 17       |
| data_q0          | in        | 32       |
| label_r_address0 | out       | 7        |
| label_r_q0       | in        | 8        |
| theta_address0   | out       | 10       |
| theta_address1   | out       | 10       |
| theta_d0         | out       | 32       |
| theta_q0         | in        | 32       |
| theta_q1         | in        | 32       |
+------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| data     | in        | float*         |
| label    | in        | unsigned char* |
| theta    | inout     | float*         |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| data     | data_address0    | port    | offset   |
| data     | data_ce0         | port    |          |
| data     | data_q0          | port    |          |
| label    | label_r_address0 | port    | offset   |
| label    | label_r_ce0      | port    |          |
| label    | label_r_q0       | port    |          |
| theta    | theta_address0   | port    | offset   |
| theta    | theta_ce0        | port    |          |
| theta    | theta_we0        | port    |          |
| theta    | theta_d0         | port    |          |
| theta    | theta_q0         | port    |          |
| theta    | theta_address1   | port    | offset   |
| theta    | theta_ce1        | port    |          |
| theta    | theta_q1         | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------+-----+--------+--------------+------+---------+---------+
| Name                                      | DSP | Pragma | Variable     | Op   | Impl    | Latency |
+-------------------------------------------+-----+--------+--------------+------+---------+---------+
| + SgdLR                                   | 12  |        |              |      |         |         |
|   add_ln60_fu_162_p2                      |     |        | add_ln60     | add  | fabric  | 0       |
|   fexp_32ns_32ns_32_31_full_dsp_1_U19     | 7   |        | tmp          | fexp | fulldsp | 30      |
|   faddfsub_32ns_32ns_32_10_full_dsp_1_U16 | 2   |        | add_i5       | fadd | fulldsp | 9       |
|   fdiv_32ns_32ns_32_30_no_dsp_1_U17       |     |        | prob         | fdiv | fabric  | 29      |
|   faddfsub_32ns_32ns_32_10_full_dsp_1_U16 | 2   |        | scale_assign | fadd | fulldsp | 9       |
|   add_ln63_fu_198_p2                      |     |        | add_ln63     | add  | fabric  | 0       |
|  + SgdLR_Pipeline_DOT                     | 0   |        |              |      |         |         |
|    add_ln19_fu_118_p2                     |     |        | add_ln19     | add  | fabric  | 0       |
|    add_ln20_fu_133_p2                     |     |        | add_ln20     | add  | fabric  | 0       |
|  + SgdLR_Pipeline_GRAD                    | 0   |        |              |      |         |         |
|    add_ln35_fu_102_p2                     |     |        | add_ln35     | add  | fabric  | 0       |
|    add_ln36_fu_112_p2                     |     |        | add_ln36     | add  | fabric  | 0       |
|  + SgdLR_Pipeline_UPDATE                  | 0   |        |              |      |         |         |
|    add_ln45_fu_92_p2                      |     |        | add_ln45     | add  | fabric  | 0       |
+-------------------------------------------+-----+--------+--------------+------+---------+---------+


================================================================
== Storage Report
================================================================
+--------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name         | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|              |              |      |      |      |        |          |      |         | Banks            |
+--------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + SgdLR      |              |      | 2    | 0    |        |          |      |         |                  |
|   gradient_U | ram_1p array |      | 2    |      |        | gradient | auto | 1       | 32, 1024, 1      |
+--------------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

