git clone --depth 1 --no-tags https://github.com/yufuskoc/basys3_calculator.git f:/verilog_sva_gh_scraper/data/full_repos/526577006
git clone --depth 1 --no-tags https://github.com/sumanmahato027/SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/526540523
git clone --depth 1 --no-tags https://github.com/MoamenSameh/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/526636285
git clone --depth 1 --no-tags https://github.com/30shubhvish/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/525364851
git clone --depth 1 --no-tags https://github.com/lzy1280617312/uhd.git f:/verilog_sva_gh_scraper/data/full_repos/525268903
git clone --depth 1 --no-tags https://github.com/ethanjamesauto/vectorfpga.git f:/verilog_sva_gh_scraper/data/full_repos/525186275
git clone --depth 1 --no-tags https://github.com/Mounika129/Asynchronous-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/525326069
git clone --depth 1 --no-tags https://github.com/emanazakria/Universal-Asynchronous-Receiver-Transmitter-UART-.git f:/verilog_sva_gh_scraper/data/full_repos/525102916
git clone --depth 1 --no-tags https://github.com/OIhroDIL/cnt-led.git f:/verilog_sva_gh_scraper/data/full_repos/526943920
git clone --depth 1 --no-tags https://github.com/utkarshkumar7/Pooling-Filter-Combinational-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/527353778
git clone --depth 1 --no-tags https://github.com/naveen473/SPI-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/527515544
git clone --depth 1 --no-tags https://github.com/kthomas488/d_flipflop_tb.git f:/verilog_sva_gh_scraper/data/full_repos/529550123
git clone --depth 1 --no-tags https://github.com/OIhroDIL/KEY-MATRIX.git f:/verilog_sva_gh_scraper/data/full_repos/528809980
git clone --depth 1 --no-tags https://github.com/eymay/boron_cipher.git f:/verilog_sva_gh_scraper/data/full_repos/528831163
git clone --depth 1 --no-tags https://github.com/sad-electronics/tinytapeout-clock-divider-asic.git f:/verilog_sva_gh_scraper/data/full_repos/530358049
git clone --depth 1 --no-tags https://github.com/mikenet213/mikenet213-tt2-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/530059868
git clone --depth 1 --no-tags https://github.com/siriusm46/tinytapeout_bcd_decimal.git f:/verilog_sva_gh_scraper/data/full_repos/530022868
git clone --depth 1 --no-tags https://github.com/OpenPOWERFoundation/toy-sram-mpw7.git f:/verilog_sva_gh_scraper/data/full_repos/530250155
git clone --depth 1 --no-tags https://github.com/Hemanthsirivella/FPGA-based-Microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/528354763
git clone --depth 1 --no-tags https://github.com/andrew-tn/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/528682946
git clone --depth 1 --no-tags https://github.com/Lcooldong/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/528422033
git clone --depth 1 --no-tags https://github.com/DanieleKaroline/elevator.git f:/verilog_sva_gh_scraper/data/full_repos/530868411
git clone --depth 1 --no-tags https://github.com/Academic-Ayda-z/Computer-Architecture-lab.git f:/verilog_sva_gh_scraper/data/full_repos/530787392
git clone --depth 1 --no-tags https://github.com/pramitpal/tinytapeout_pramit.git f:/verilog_sva_gh_scraper/data/full_repos/529667465
git clone --depth 1 --no-tags https://github.com/PKhing/HW_SYN_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/529594160
git clone --depth 1 --no-tags https://github.com/omarzalah/Regester-file.git f:/verilog_sva_gh_scraper/data/full_repos/530650322
git clone --depth 1 --no-tags https://github.com/SakethGajawada/iiitb_riscv32im.git f:/verilog_sva_gh_scraper/data/full_repos/531261757
git clone --depth 1 --no-tags https://github.com/Lixxxymaster/MIPS_kernel.git f:/verilog_sva_gh_scraper/data/full_repos/531082438
git clone --depth 1 --no-tags https://github.com/genArg/caravel_walkthrough-.git f:/verilog_sva_gh_scraper/data/full_repos/529874601
git clone --depth 1 --no-tags https://github.com/nikitasharma7/Combinational_Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/524569048
git clone --depth 1 --no-tags https://github.com/Shivam1164/32_bit_RISCV_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/524555000
git clone --depth 1 --no-tags https://github.com/alutnopk/coa-lab-autumn-22.git f:/verilog_sva_gh_scraper/data/full_repos/525102551
git clone --depth 1 --no-tags https://github.com/99june18/SDS_GIT_PRACTICE.git f:/verilog_sva_gh_scraper/data/full_repos/525267839
git clone --depth 1 --no-tags https://github.com/abhijithabhiakl/clk_test.git f:/verilog_sva_gh_scraper/data/full_repos/525083889
git clone --depth 1 --no-tags https://github.com/jaisanubhav/pipeline_processor.git f:/verilog_sva_gh_scraper/data/full_repos/526712802
git clone --depth 1 --no-tags https://github.com/rahulgaud/Comparision-of-Dadda-Multiplier-with-Wallace-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/526619152
git clone --depth 1 --no-tags https://github.com/amo890806/Coordinate_Rotation_Digital_Computer.git f:/verilog_sva_gh_scraper/data/full_repos/526646245
git clone --depth 1 --no-tags https://github.com/hermitgunner/wallace_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/526634832
git clone --depth 1 --no-tags https://github.com/MaryamMagdy570/Washing_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/526696631
git clone --depth 1 --no-tags https://github.com/rahultanwar10/AsynchronousFIFO.git f:/verilog_sva_gh_scraper/data/full_repos/526673049
git clone --depth 1 --no-tags https://github.com/VishalNov18/Router-1-3-design-in-verilog-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/528952181
git clone --depth 1 --no-tags https://github.com/AmrMaged-H/Low-Power-Multi-Clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/528811108
git clone --depth 1 --no-tags https://github.com/javed-alam01/Serial-SPI.git f:/verilog_sva_gh_scraper/data/full_repos/528120544
git clone --depth 1 --no-tags https://github.com/Bharadwaj297/Design-of-an-8-bit-MC-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/528274349
git clone --depth 1 --no-tags https://github.com/minecraftdixit/sequence-detector.git f:/verilog_sva_gh_scraper/data/full_repos/528146449
git clone --depth 1 --no-tags https://github.com/luchLasarya/Inc_encoder_DE10-lite.git f:/verilog_sva_gh_scraper/data/full_repos/527159042
git clone --depth 1 --no-tags https://github.com/pradumnk/6-Stage-Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/525390596
git clone --depth 1 --no-tags https://github.com/robinyangyanfeng/General_Components_for_Digital_Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/525595679
git clone --depth 1 --no-tags https://github.com/thkim2031/efabless_mpw.git f:/verilog_sva_gh_scraper/data/full_repos/526589127
git clone --depth 1 --no-tags https://github.com/init-01/SNU-Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/527564813
git clone --depth 1 --no-tags https://github.com/zhuyueqq/-Xilinx-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/526203553
git clone --depth 1 --no-tags https://github.com/seshasainadh/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/526235241
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System-.git f:/verilog_sva_gh_scraper/data/full_repos/526226694
git clone --depth 1 --no-tags https://github.com/YinChian/VSCode-Wave-Show.git f:/verilog_sva_gh_scraper/data/full_repos/531256431
git clone --depth 1 --no-tags https://github.com/ritikmakhija/369Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/531284997
git clone --depth 1 --no-tags https://github.com/guioco/caravel_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/529977112
git clone --depth 1 --no-tags https://github.com/smunaut/tinytapeout-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/529951578
git clone --depth 1 --no-tags https://github.com/ianhan/tinytapeout_pulsar.git f:/verilog_sva_gh_scraper/data/full_repos/529943198
git clone --depth 1 --no-tags https://github.com/WeiXXXXVVVV/LZ77-ENCODER.git f:/verilog_sva_gh_scraper/data/full_repos/529898330
git clone --depth 1 --no-tags https://github.com/Sirawit7205/tinytapeout-2G57-2G58.git f:/verilog_sva_gh_scraper/data/full_repos/530354466
git clone --depth 1 --no-tags https://github.com/bessembhiri/Digital_Electronics_halfadder.git f:/verilog_sva_gh_scraper/data/full_repos/530626219
git clone --depth 1 --no-tags https://github.com/andars/tiny-tapeout-module-2.git f:/verilog_sva_gh_scraper/data/full_repos/530897156
git clone --depth 1 --no-tags https://github.com/djsaye/fpga_tank_trouble.git f:/verilog_sva_gh_scraper/data/full_repos/530927436
git clone --depth 1 --no-tags https://github.com/youmna2023/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/530425478
git clone --depth 1 --no-tags https://github.com/Azeem-M/Processor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/530907554
git clone --depth 1 --no-tags https://github.com/OmniaMohamed12/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/530819652
git clone --depth 1 --no-tags https://github.com/narmitsmartstriker/VHDL-Verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/525488380
git clone --depth 1 --no-tags https://github.com/MadejSzymon/de0nano_uart_adc_sound.git f:/verilog_sva_gh_scraper/data/full_repos/526762665
git clone --depth 1 --no-tags https://github.com/IslamAdam/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/526654591
git clone --depth 1 --no-tags https://github.com/Tauqir-Ahmad/Dadda-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/526561507
git clone --depth 1 --no-tags https://github.com/SDZZGNDRC/Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/526617386
git clone --depth 1 --no-tags https://github.com/sumanmahato027/asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/526495097
git clone --depth 1 --no-tags https://github.com/usd-cs/comp300-fa22-p0-2-boardtest.git f:/verilog_sva_gh_scraper/data/full_repos/526423743
git clone --depth 1 --no-tags https://github.com/Knight0fCarol/SEUfuckFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/525796095
git clone --depth 1 --no-tags https://github.com/Infinity-24/UART-Universal-Asynchronous-Receiver-Transmitter-.git f:/verilog_sva_gh_scraper/data/full_repos/526040613
git clone --depth 1 --no-tags https://github.com/OIhroDIL/seg_test2.git f:/verilog_sva_gh_scraper/data/full_repos/527404696
git clone --depth 1 --no-tags https://github.com/fleb72/FPGA-Ultrasonic-sensor.git f:/verilog_sva_gh_scraper/data/full_repos/527286745
git clone --depth 1 --no-tags https://github.com/AllenDBoston/PMU_caravel_mpw7.git f:/verilog_sva_gh_scraper/data/full_repos/528469042
git clone --depth 1 --no-tags https://github.com/DingZ0115/2022_Spring_ComputerOrganization.git f:/verilog_sva_gh_scraper/data/full_repos/528357148
git clone --depth 1 --no-tags https://github.com/Harshkadole/Unconventional-density-based-traffic-light-controller.git f:/verilog_sva_gh_scraper/data/full_repos/528817683
git clone --depth 1 --no-tags https://github.com/ZeroX29a/pynq_clock_Divider_with_sw.git f:/verilog_sva_gh_scraper/data/full_repos/529294225
git clone --depth 1 --no-tags https://github.com/KAMOME-code/RSA-encryption-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/529469310
git clone --depth 1 --no-tags https://github.com/Ayesh-Rajakaruna/Image-downsampling-processor-design.git f:/verilog_sva_gh_scraper/data/full_repos/528647740
git clone --depth 1 --no-tags https://github.com/chiplet/tinytapeout-snake.git f:/verilog_sva_gh_scraper/data/full_repos/529890037
git clone --depth 1 --no-tags https://github.com/bigwhoman/Mini-core.git f:/verilog_sva_gh_scraper/data/full_repos/529892645
git clone --depth 1 --no-tags https://github.com/WeiXXXXVVVV/LZ77-ELA.git f:/verilog_sva_gh_scraper/data/full_repos/529902694
git clone --depth 1 --no-tags https://github.com/kambadur/tinytapeout_2bitcounter.git f:/verilog_sva_gh_scraper/data/full_repos/529937241
git clone --depth 1 --no-tags https://github.com/tkuester/wokwi-directghost.git f:/verilog_sva_gh_scraper/data/full_repos/529606846
git clone --depth 1 --no-tags https://github.com/nicoleddm/Projeto-Jogo.git f:/verilog_sva_gh_scraper/data/full_repos/529440776
git clone --depth 1 --no-tags https://github.com/yangyang1120/ISLAB_summer2022.git f:/verilog_sva_gh_scraper/data/full_repos/530065854
git clone --depth 1 --no-tags https://github.com/phish432/Carry-Lookahead-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/524552377
git clone --depth 1 --no-tags https://github.com/Rahulyadav121201/Finite-State-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/524876045
git clone --depth 1 --no-tags https://github.com/Sondos-Shabana/Pipelined-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/524569765
git clone --depth 1 --no-tags https://github.com/SushmaUsurupati/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/524999708
git clone --depth 1 --no-tags https://github.com/manijith/Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/525112918
git clone --depth 1 --no-tags https://github.com/Jagadeesh100100/Dadda-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/525058655
git clone --depth 1 --no-tags https://github.com/Ziad-cyber/AES.git f:/verilog_sva_gh_scraper/data/full_repos/525266119
git clone --depth 1 --no-tags https://github.com/knirajiitb/Dadda-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/525682123
git clone --depth 1 --no-tags https://github.com/Mahi36/32-bit-Brent-Kung-Logarithmic-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/525381572
git clone --depth 1 --no-tags https://github.com/lpn-plant/lpntpm-lpc-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/525349297
