<hdlgenerator name="HDL project" processor="dlx" lib="../lib">
    <option id="hdl.gcf" value="go_options.cfg"/>
    <option id="hdl.lang" value="vhdl"/>
    <option id="hdl.outdir" value="dlx_vhdl_noreglog"/>
    <option id="cpp.define" value="HDL_DISABLE_REGLOG VHDL" inherit="1"/>
</hdlgenerator>
