#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 19 00:33:04 2024
# Process ID: 20192
# Current directory: C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29260 C:\Users\mohit\Desktop\DIGITAL SYSTEM\FNN\project_bram\project_bram\project_bram.xpr
# Log file: C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/vivado.log
# Journal file: C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/npkas/DigiSys Lab/project_bram' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store', nor could it be found using path 'C:/Users/npkas/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1034.035 ; gain = 334.543
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [VRFC 10-2458] undeclared symbol writeA, assumed default net type wire [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:39]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:40]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/mohit/Desktop/DIGITAL -notrace
couldn't read file "C:/Users/mohit/Desktop/DIGITAL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 19 00:33:33 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bram_tb_behav -key {Behavioral:sim_1:Functional:bram_tb} -tclbatch {bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1127.371 ; gain = 43.941
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [VRFC 10-2458] undeclared symbol writeA, assumed default net type wire [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v:27]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:39]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:40]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1859.449 ; gain = 0.000
open_project {C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/LAYERS_COMPLETE_neerja/LAYERS_COMPLETE/LAYERS_COMPLETE.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
current_project project_bram
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [VRFC 10-2458] undeclared symbol writeA, assumed default net type wire [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v:27]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:39]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:40]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:39]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:40]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:48]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bram_tb_behav -key {Behavioral:sim_1:Functional:bram_tb} -tclbatch {bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1859.449 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mohit\Desktop\DIGITAL SYSTEM\FNN\project_bram\project_bram\project_bram.srcs\sim_1\new\bram_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mohit\Desktop\DIGITAL SYSTEM\FNN\project_bram\project_bram\project_bram.srcs\sources_1\new\receiver.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mohit\Desktop\DIGITAL SYSTEM\FNN\project_bram\project_bram\project_bram.srcs\sources_1\new\bram_.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mohit\Desktop\DIGITAL SYSTEM\FNN\project_bram\project_bram\project_bram.srcs\sim_1\new\bram_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mohit\Desktop\DIGITAL SYSTEM\FNN\project_bram\project_bram\project_bram.srcs\sources_1\new\receiver.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mohit\Desktop\DIGITAL SYSTEM\FNN\project_bram\project_bram\project_bram.srcs\sources_1\new\bram_.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:39]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:40]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:48]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bram_tb_behav -key {Behavioral:sim_1:Functional:bram_tb} -tclbatch {bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:39]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:40]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bram_tb_behav -key {Behavioral:sim_1:Functional:bram_tb} -tclbatch {bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.449 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:39]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:40]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1859.449 ; gain = 0.000
current_project LAYERS_COMPLETE
close_project
open_project C:/Users/mohit/Desktop/Acads/what_the_hell/LAYERS_COMPLETE_neerja/LAYERS_COMPLETE/LAYERS_COMPLETE.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/mohit/Desktop/Acads/what_the_hell/LAYERS_COMPLETE_neerja/LAYERS_COMPLETE'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/Acads/what_the_hell/LAYERS_COMPLETE_neerja/LAYERS_COMPLETE/LAYERS_COMPLETE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/Acads/what_the_hell/LAYERS_COMPLETE_neerja/LAYERS_COMPLETE/LAYERS_COMPLETE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_FULL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/Acads/what_the_hell/LAYERS_COMPLETE_neerja/LAYERS_COMPLETE/LAYERS_COMPLETE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_FULL_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/Acads/what_the_hell/LAYERS_COMPLETE_neerja/LAYERS_COMPLETE/LAYERS_COMPLETE.sim/sim_1/behav/xsim'
"xelab -wto 09a009d363fe475f958c625901a1a349 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_FULL_behav xil_defaultlib.TB_FULL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 09a009d363fe475f958c625901a1a349 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_FULL_behav xil_defaultlib.TB_FULL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/Acads/what_the_hell/LAYERS_COMPLETE_neerja/LAYERS_COMPLETE/LAYERS_COMPLETE.srcs/sources_1/new/LAYER1.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/Acads/what_the_hell/LAYERS_COMPLETE_neerja/LAYERS_COMPLETE/LAYERS_COMPLETE.srcs/sources_1/new/LAYER1.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'addra' [C:/Users/mohit/Desktop/Acads/what_the_hell/LAYERS_COMPLETE_neerja/LAYERS_COMPLETE/LAYERS_COMPLETE.srcs/sources_1/new/LAYER2.v:34]
WARNING: [VRFC 10-5021] port 'B_data' is not connected on this instance [C:/Users/mohit/Desktop/Acads/what_the_hell/LAYERS_COMPLETE_neerja/LAYERS_COMPLETE/LAYERS_COMPLETE.srcs/sim_1/new/TB_FULL.v:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohit/Desktop/Acads/what_the_hell/LAYERS_COMPLETE_neerja/LAYERS_COMPLETE/LAYERS_COMPLETE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_FULL_behav -key {Behavioral:sim_1:Functional:TB_FULL} -tclbatch {TB_FULL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TB_FULL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
Block Memory Generator module TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_FULL.LC.L2.bram_L2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 271000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 273000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 275000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 277000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 279000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 281000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 283000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 285000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 287000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 289000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 291000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 293000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 295000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 297000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 299000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 301000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 303000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 305000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 307000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 309000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 311000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 313000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 315000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 317000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 319000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 321000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 323000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 325000, Instance: TB_FULL.LC.L1.BRAM_LAYER1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5, B read address: 5
$finish called at time : 4672 ns : File "C:/Users/mohit/Desktop/Acads/what_the_hell/LAYERS_COMPLETE_neerja/LAYERS_COMPLETE/LAYERS_COMPLETE.srcs/sim_1/new/TB_FULL.v" Line 771
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_FULL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1859.449 ; gain = 0.000
current_project project_bram
current_sim simulation_4
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
current_project LAYERS_COMPLETE
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project project_bram
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:61]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bram_tb_behav -key {Behavioral:sim_1:Functional:bram_tb} -tclbatch {bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2005.691 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:61]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:61]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:61]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2005.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:61]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:70]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bram_tb_behav -key {Behavioral:sim_1:Functional:bram_tb} -tclbatch {bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2005.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:61]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:61]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:70]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'outC' is not permitted [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:72]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bram_tb_behav -key {Behavioral:sim_1:Functional:bram_tb} -tclbatch {bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bram_tb_behav -key {Behavioral:sim_1:Functional:bram_tb} -tclbatch {bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for A Read
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 33 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 34 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 35 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 36 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 37 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 38 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 39 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3a is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3c is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3e is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 3f is outside range for B Read
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:64]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:65]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:64]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:65]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bram_tb_behav -key {Behavioral:sim_1:Functional:bram_tb} -tclbatch {bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.sim/sim_1/behav/xsim'
"xelab -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 612bb2134539468b971c0e9714ade610 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:64]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addrb' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:65]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addra' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_2
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.RELU
Compiling module xil_defaultlib.bram__default
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.l2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 1000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 3000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 7000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 11000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 19000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 21000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 23000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 25000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 27000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 29000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 31000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 33000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 35000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 37000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 39000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 43000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 45000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 47000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 49000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 51000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 53000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 55000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 57000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 59000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 61000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 63000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 65000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 67000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 69000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 71000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 73000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 75000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 77000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 79000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 81000, Instance: bram_tb.uut.l1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B read address: 0
$finish called at time : 4708 ns : File "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" Line 755
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.879 ; gain = 0.000
relaunch_sim
