

================================================================
== Vitis HLS Report for 'TrotterUnitFinal'
================================================================
* Date:           Thu Aug 26 17:23:58 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        QuantumMonteCarloU50
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|       15|  3.333 ns|  49.995 ns|    1|   15|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 16 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%logRandNumber_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %logRandNumber"   --->   Operation 17 'read' 'logRandNumber_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dHTunnel_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dHTunnel"   --->   Operation 18 'read' 'dHTunnel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Beta"   --->   Operation 19 'read' 'Beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%downSpin_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %downSpin"   --->   Operation 20 'read' 'downSpin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%upSpin_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %upSpin"   --->   Operation 21 'read' 'upSpin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dH_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dH"   --->   Operation 22 'read' 'dH_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%iSpin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iSpin"   --->   Operation 23 'read' 'iSpin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%iPack_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %iPack"   --->   Operation 24 'read' 'iPack_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%stage_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %stage"   --->   Operation 25 'read' 'stage_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%t_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %t_offset"   --->   Operation 26 'read' 't_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%t_offset_cast = zext i2 %t_offset_read"   --->   Operation 27 'zext' 't_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.64ns)   --->   "%icmp_ln111 = icmp_ult  i13 %stage_read, i13 %t_offset_cast" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:111]   --->   Operation 28 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node inside)   --->   "%xor_ln111 = xor i1 %icmp_ln111, i1 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:111]   --->   Operation 29 'xor' 'xor_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 1024, i2 %t_offset_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:111]   --->   Operation 30 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.64ns)   --->   "%icmp_ln111_1 = icmp_ugt  i13 %or_ln, i13 %stage_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:111]   --->   Operation 31 'icmp' 'icmp_ln111_1' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.12ns) (out node of the LUT)   --->   "%inside = and i1 %xor_ln111, i1 %icmp_ln111_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:111]   --->   Operation 32 'and' 'inside' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %inside, void %._crit_edge, void %branch1_ifconv" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:112]   --->   Operation 33 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.12ns)   --->   "%xor_ln1049 = xor i1 %upSpin_read, i1 %downSpin_read"   --->   Operation 34 'xor' 'xor_ln1049' <Predicate = (inside)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [12/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 35 'fdiv' 'div' <Predicate = (inside)> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 36 [7/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:123]   --->   Operation 36 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [7/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:125]   --->   Operation 37 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [11/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 38 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 39 [6/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:123]   --->   Operation 39 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [6/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:125]   --->   Operation 40 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [10/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 41 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 42 [5/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:123]   --->   Operation 42 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [5/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:125]   --->   Operation 43 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [9/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 44 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 45 [4/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:123]   --->   Operation 45 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [4/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:125]   --->   Operation 46 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [8/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 47 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 48 [3/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:123]   --->   Operation 48 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [3/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:125]   --->   Operation 49 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [7/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 50 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 51 [2/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:123]   --->   Operation 51 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [2/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:125]   --->   Operation 52 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [6/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 53 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 54 [1/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:123]   --->   Operation 54 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:125]   --->   Operation 55 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [5/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 56 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln1049)   --->   "%xor_ln1049_1 = xor i1 %xor_ln1049, i1 1"   --->   Operation 57 'xor' 'xor_ln1049_1' <Predicate = (!xor_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln1049)   --->   "%and_ln122 = and i1 %upSpin_read, i1 %xor_ln1049_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:122]   --->   Operation 58 'and' 'and_ln122' <Predicate = (!xor_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln1049)   --->   "%select_ln122 = select i1 %and_ln122, i32 %sub, i32 %add4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:122]   --->   Operation 59 'select' 'select_ln122' <Predicate = (!xor_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1049 = select i1 %xor_ln1049, i32 %dH_read, i32 %select_ln122"   --->   Operation 60 'select' 'select_ln1049' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 61 [4/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 61 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 62 [4/4] (2.32ns)   --->   "%dHTmp = fmul i32 %select_ln1049, i32 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:117]   --->   Operation 62 'fmul' 'dHTmp' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [3/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 63 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 64 [3/4] (2.32ns)   --->   "%dHTmp = fmul i32 %select_ln1049, i32 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:117]   --->   Operation 64 'fmul' 'dHTmp' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 65 [2/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 65 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln819 = trunc i8 %iPack_read"   --->   Operation 66 'trunc' 'trunc_ln819' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %iPack_read, i32 4, i32 7"   --->   Operation 67 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln819_1 = zext i4 %lshr_ln"   --->   Operation 68 'zext' 'zext_ln819_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%trotters_addr = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_1"   --->   Operation 69 'getelementptr' 'trotters_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%trotters1_addr = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_1"   --->   Operation 70 'getelementptr' 'trotters1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%trotters2_addr = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_1"   --->   Operation 71 'getelementptr' 'trotters2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%trotters3_addr = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_1"   --->   Operation 72 'getelementptr' 'trotters3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%trotters4_addr = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_1"   --->   Operation 73 'getelementptr' 'trotters4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%trotters5_addr = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_1"   --->   Operation 74 'getelementptr' 'trotters5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%trotters6_addr = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_1"   --->   Operation 75 'getelementptr' 'trotters6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%trotters7_addr = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_1"   --->   Operation 76 'getelementptr' 'trotters7_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%trotters8_addr = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_1"   --->   Operation 77 'getelementptr' 'trotters8_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%trotters9_addr = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_1"   --->   Operation 78 'getelementptr' 'trotters9_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%trotters10_addr = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_1"   --->   Operation 79 'getelementptr' 'trotters10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%trotters11_addr = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_1"   --->   Operation 80 'getelementptr' 'trotters11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%trotters12_addr = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_1"   --->   Operation 81 'getelementptr' 'trotters12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%trotters13_addr = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_1"   --->   Operation 82 'getelementptr' 'trotters13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%trotters14_addr = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_1"   --->   Operation 83 'getelementptr' 'trotters14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%trotters15_addr = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_1"   --->   Operation 84 'getelementptr' 'trotters15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [2/2] (0.68ns)   --->   "%trotters_load = load i4 %trotters_addr"   --->   Operation 85 'load' 'trotters_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 86 [2/2] (0.68ns)   --->   "%trotters1_load = load i4 %trotters1_addr"   --->   Operation 86 'load' 'trotters1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 87 [2/2] (0.68ns)   --->   "%trotters2_load = load i4 %trotters2_addr"   --->   Operation 87 'load' 'trotters2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 88 [2/2] (0.68ns)   --->   "%trotters3_load = load i4 %trotters3_addr"   --->   Operation 88 'load' 'trotters3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 89 [2/2] (0.68ns)   --->   "%trotters4_load = load i4 %trotters4_addr"   --->   Operation 89 'load' 'trotters4_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 90 [2/2] (0.68ns)   --->   "%trotters5_load = load i4 %trotters5_addr"   --->   Operation 90 'load' 'trotters5_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 91 [2/2] (0.68ns)   --->   "%trotters6_load = load i4 %trotters6_addr"   --->   Operation 91 'load' 'trotters6_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 92 [2/2] (0.68ns)   --->   "%trotters7_load = load i4 %trotters7_addr"   --->   Operation 92 'load' 'trotters7_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 93 [2/2] (0.68ns)   --->   "%trotters8_load = load i4 %trotters8_addr"   --->   Operation 93 'load' 'trotters8_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 94 [2/2] (0.68ns)   --->   "%trotters9_load = load i4 %trotters9_addr"   --->   Operation 94 'load' 'trotters9_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 95 [2/2] (0.68ns)   --->   "%trotters10_load = load i4 %trotters10_addr"   --->   Operation 95 'load' 'trotters10_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 96 [2/2] (0.68ns)   --->   "%trotters11_load = load i4 %trotters11_addr"   --->   Operation 96 'load' 'trotters11_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 97 [2/2] (0.68ns)   --->   "%trotters12_load = load i4 %trotters12_addr"   --->   Operation 97 'load' 'trotters12_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 98 [2/2] (0.68ns)   --->   "%trotters13_load = load i4 %trotters13_addr"   --->   Operation 98 'load' 'trotters13_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 99 [2/2] (0.68ns)   --->   "%trotters14_load = load i4 %trotters14_addr"   --->   Operation 99 'load' 'trotters14_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 100 [2/2] (0.68ns)   --->   "%trotters15_load = load i4 %trotters15_addr"   --->   Operation 100 'load' 'trotters15_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 101 [2/4] (2.32ns)   --->   "%dHTmp = fmul i32 %select_ln1049, i32 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:117]   --->   Operation 101 'fmul' 'dHTmp' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 102 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln819 = zext i4 %trunc_ln819"   --->   Operation 103 'zext' 'zext_ln819' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/2] (0.68ns)   --->   "%trotters_load = load i4 %trotters_addr"   --->   Operation 104 'load' 'trotters_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 105 [1/2] (0.68ns)   --->   "%trotters1_load = load i4 %trotters1_addr"   --->   Operation 105 'load' 'trotters1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 106 [1/2] (0.68ns)   --->   "%trotters2_load = load i4 %trotters2_addr"   --->   Operation 106 'load' 'trotters2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 107 [1/2] (0.68ns)   --->   "%trotters3_load = load i4 %trotters3_addr"   --->   Operation 107 'load' 'trotters3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 108 [1/2] (0.68ns)   --->   "%trotters4_load = load i4 %trotters4_addr"   --->   Operation 108 'load' 'trotters4_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 109 [1/2] (0.68ns)   --->   "%trotters5_load = load i4 %trotters5_addr"   --->   Operation 109 'load' 'trotters5_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 110 [1/2] (0.68ns)   --->   "%trotters6_load = load i4 %trotters6_addr"   --->   Operation 110 'load' 'trotters6_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 111 [1/2] (0.68ns)   --->   "%trotters7_load = load i4 %trotters7_addr"   --->   Operation 111 'load' 'trotters7_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 112 [1/2] (0.68ns)   --->   "%trotters8_load = load i4 %trotters8_addr"   --->   Operation 112 'load' 'trotters8_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 113 [1/2] (0.68ns)   --->   "%trotters9_load = load i4 %trotters9_addr"   --->   Operation 113 'load' 'trotters9_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 114 [1/2] (0.68ns)   --->   "%trotters10_load = load i4 %trotters10_addr"   --->   Operation 114 'load' 'trotters10_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 115 [1/2] (0.68ns)   --->   "%trotters11_load = load i4 %trotters11_addr"   --->   Operation 115 'load' 'trotters11_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 116 [1/2] (0.68ns)   --->   "%trotters12_load = load i4 %trotters12_addr"   --->   Operation 116 'load' 'trotters12_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 117 [1/2] (0.68ns)   --->   "%trotters13_load = load i4 %trotters13_addr"   --->   Operation 117 'load' 'trotters13_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 118 [1/2] (0.68ns)   --->   "%trotters14_load = load i4 %trotters14_addr"   --->   Operation 118 'load' 'trotters14_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 119 [1/2] (0.68ns)   --->   "%trotters15_load = load i4 %trotters15_addr"   --->   Operation 119 'load' 'trotters15_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 120 [1/1] (0.49ns)   --->   "%p_Val2_s = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load, i16 %trotters1_load, i16 %trotters2_load, i16 %trotters3_load, i16 %trotters4_load, i16 %trotters5_load, i16 %trotters6_load, i16 %trotters7_load, i16 %trotters8_load, i16 %trotters9_load, i16 %trotters10_load, i16 %trotters11_load, i16 %trotters12_load, i16 %trotters13_load, i16 %trotters14_load, i16 %trotters15_load, i64 %zext_ln819"   --->   Operation 120 'mux' 'p_Val2_s' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln819_1 = trunc i32 %iSpin_read"   --->   Operation 121 'trunc' 'trunc_ln819_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %p_Val2_s, i16 %trunc_ln819_1"   --->   Operation 122 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/4] (2.32ns)   --->   "%dHTmp = fmul i32 %select_ln1049, i32 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:117]   --->   Operation 123 'fmul' 'dHTmp' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.87>
ST_14 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node dHTmp_1)   --->   "%bitcast_ln132 = bitcast i32 %dHTmp" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:132]   --->   Operation 124 'bitcast' 'bitcast_ln132' <Predicate = (p_Result_1)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node dHTmp_1)   --->   "%xor_ln132 = xor i32 %bitcast_ln132, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:132]   --->   Operation 125 'xor' 'xor_ln132' <Predicate = (p_Result_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node dHTmp_1)   --->   "%bitcast_ln132_1 = bitcast i32 %xor_ln132" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:132]   --->   Operation 126 'bitcast' 'bitcast_ln132_1' <Predicate = (p_Result_1)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.22ns) (out node of the LUT)   --->   "%dHTmp_1 = select i1 %p_Result_1, i32 %bitcast_ln132_1, i32 %dHTmp" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 127 'select' 'dHTmp_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i32 %dHTmp_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 128 'bitcast' 'bitcast_ln136' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136, i32 23, i32 30" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 129 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i32 %bitcast_ln136" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 130 'trunc' 'trunc_ln136' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln136_1 = bitcast i32 %div" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 131 'bitcast' 'bitcast_ln136_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_1, i32 23, i32 30" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 132 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln136_1 = trunc i32 %bitcast_ln136_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 133 'trunc' 'trunc_ln136_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.58ns)   --->   "%icmp_ln136 = icmp_ne  i8 %tmp, i8 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 134 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.75ns)   --->   "%icmp_ln136_1 = icmp_eq  i23 %trunc_ln136, i23 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 135 'icmp' 'icmp_ln136_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.58ns)   --->   "%icmp_ln136_2 = icmp_ne  i8 %tmp_1, i8 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 136 'icmp' 'icmp_ln136_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.75ns)   --->   "%icmp_ln136_3 = icmp_eq  i23 %trunc_ln136_1, i23 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 137 'icmp' 'icmp_ln136_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [2/2] (1.64ns)   --->   "%tmp_2 = fcmp_ogt  i32 %dHTmp_1, i32 %div" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 138 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.77>
ST_15 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_1)   --->   "%or_ln136 = or i1 %icmp_ln136_1, i1 %icmp_ln136" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 139 'or' 'or_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_1)   --->   "%or_ln136_1 = or i1 %icmp_ln136_3, i1 %icmp_ln136_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 140 'or' 'or_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_1)   --->   "%and_ln136 = and i1 %or_ln136, i1 %or_ln136_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 141 'and' 'and_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [1/2] (1.64ns)   --->   "%tmp_2 = fcmp_ogt  i32 %dHTmp_1, i32 %div" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 142 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln136_1 = and i1 %and_ln136, i1 %tmp_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 143 'and' 'and_ln136_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %and_ln136_1, void %._crit_edge, void %branch0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 144 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.12ns)   --->   "%p_Repl2_s = xor i1 %p_Result_1, i1 1"   --->   Operation 145 'xor' 'p_Repl2_s' <Predicate = (and_ln136_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_s = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %p_Val2_s, i32 %iSpin_read, i1 %p_Repl2_s"   --->   Operation 146 'bitset' 'p_Result_s' <Predicate = (and_ln136_1)> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.61ns)   --->   "%switch_ln838 = switch i4 %trunc_ln819, void %branch15, i4 0, void %branch033, i4 1, void %branch134, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14"   --->   Operation 147 'switch' 'switch_ln838' <Predicate = (and_ln136_1)> <Delay = 0.61>

State 16 <SV = 15> <Delay = 0.68>
ST_16 : Operation 148 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters14_addr"   --->   Operation 148 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 14)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 149 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 14)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters13_addr"   --->   Operation 150 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 13)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 151 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 13)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters12_addr"   --->   Operation 152 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 12)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 153 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 12)> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters11_addr"   --->   Operation 154 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 11)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 155 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 11)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters10_addr"   --->   Operation 156 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 10)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 157 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 10)> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters9_addr"   --->   Operation 158 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 9)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 159 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 9)> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters8_addr"   --->   Operation 160 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 8)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 161 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 8)> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters7_addr"   --->   Operation 162 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 7)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 163 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 7)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters6_addr"   --->   Operation 164 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 6)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 165 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 6)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters5_addr"   --->   Operation 166 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 5)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 167 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 5)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters4_addr"   --->   Operation 168 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 4)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 169 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 4)> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters3_addr"   --->   Operation 170 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 3)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 171 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 3)> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters2_addr"   --->   Operation 172 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 2)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 173 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 2)> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters1_addr"   --->   Operation 174 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 175 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 1)> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters_addr"   --->   Operation 176 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 0)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 177 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 0)> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters15_addr"   --->   Operation 178 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 15)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 179 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 15)> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln138 = br void %._crit_edge" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:138]   --->   Operation 180 'br' 'br_ln138' <Predicate = (inside & and_ln136_1)> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln139 = ret" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:139]   --->   Operation 181 'ret' 'ret_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iPack]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iSpin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trotters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ trotters1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ trotters2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ trotters3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ trotters4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ trotters5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ trotters6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ trotters7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ trotters8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ trotters9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ trotters10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ trotters11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ trotters12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ trotters13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ trotters14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ trotters15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dH]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ upSpin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ downSpin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dHTunnel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ logRandNumber]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
logRandNumber_read (read          ) [ 00111111111110000]
dHTunnel_read      (read          ) [ 00111111100000000]
Beta_read          (read          ) [ 00111111111110000]
downSpin_read      (read          ) [ 00000000000000000]
upSpin_read        (read          ) [ 00111111110000000]
dH_read            (read          ) [ 00111111110000000]
iSpin_read         (read          ) [ 00111111111111110]
iPack_read         (read          ) [ 00111111111110000]
stage_read         (read          ) [ 00000000000000000]
t_offset_read      (read          ) [ 00000000000000000]
t_offset_cast      (zext          ) [ 00000000000000000]
icmp_ln111         (icmp          ) [ 00000000000000000]
xor_ln111          (xor           ) [ 00000000000000000]
or_ln              (bitconcatenate) [ 00000000000000000]
icmp_ln111_1       (icmp          ) [ 00000000000000000]
inside             (and           ) [ 01111111111111111]
br_ln112           (br            ) [ 00000000000000000]
xor_ln1049         (xor           ) [ 00111111110000000]
sub                (fsub          ) [ 00000000010000000]
add4               (fadd          ) [ 00000000010000000]
xor_ln1049_1       (xor           ) [ 00000000000000000]
and_ln122          (and           ) [ 00000000000000000]
select_ln122       (select        ) [ 00000000000000000]
select_ln1049      (select        ) [ 00000000001111000]
trunc_ln819        (trunc         ) [ 00000000000001111]
lshr_ln            (partselect    ) [ 00000000000000000]
zext_ln819_1       (zext          ) [ 00000000000000000]
trotters_addr      (getelementptr ) [ 00000000000001111]
trotters1_addr     (getelementptr ) [ 00000000000001111]
trotters2_addr     (getelementptr ) [ 00000000000001111]
trotters3_addr     (getelementptr ) [ 00000000000001111]
trotters4_addr     (getelementptr ) [ 00000000000001111]
trotters5_addr     (getelementptr ) [ 00000000000001111]
trotters6_addr     (getelementptr ) [ 00000000000001111]
trotters7_addr     (getelementptr ) [ 00000000000001111]
trotters8_addr     (getelementptr ) [ 00000000000001111]
trotters9_addr     (getelementptr ) [ 00000000000001111]
trotters10_addr    (getelementptr ) [ 00000000000001111]
trotters11_addr    (getelementptr ) [ 00000000000001111]
trotters12_addr    (getelementptr ) [ 00000000000001111]
trotters13_addr    (getelementptr ) [ 00000000000001111]
trotters14_addr    (getelementptr ) [ 00000000000001111]
trotters15_addr    (getelementptr ) [ 00000000000001111]
div                (fdiv          ) [ 00000000000001110]
zext_ln819         (zext          ) [ 00000000000000000]
trotters_load      (load          ) [ 00000000000000000]
trotters1_load     (load          ) [ 00000000000000000]
trotters2_load     (load          ) [ 00000000000000000]
trotters3_load     (load          ) [ 00000000000000000]
trotters4_load     (load          ) [ 00000000000000000]
trotters5_load     (load          ) [ 00000000000000000]
trotters6_load     (load          ) [ 00000000000000000]
trotters7_load     (load          ) [ 00000000000000000]
trotters8_load     (load          ) [ 00000000000000000]
trotters9_load     (load          ) [ 00000000000000000]
trotters10_load    (load          ) [ 00000000000000000]
trotters11_load    (load          ) [ 00000000000000000]
trotters12_load    (load          ) [ 00000000000000000]
trotters13_load    (load          ) [ 00000000000000000]
trotters14_load    (load          ) [ 00000000000000000]
trotters15_load    (load          ) [ 00000000000000000]
p_Val2_s           (mux           ) [ 00000000000000110]
trunc_ln819_1      (trunc         ) [ 00000000000000000]
p_Result_1         (bitselect     ) [ 00000000000000110]
dHTmp              (fmul          ) [ 00000000000000100]
bitcast_ln132      (bitcast       ) [ 00000000000000000]
xor_ln132          (xor           ) [ 00000000000000000]
bitcast_ln132_1    (bitcast       ) [ 00000000000000000]
dHTmp_1            (select        ) [ 00000000000000010]
bitcast_ln136      (bitcast       ) [ 00000000000000000]
tmp                (partselect    ) [ 00000000000000000]
trunc_ln136        (trunc         ) [ 00000000000000000]
bitcast_ln136_1    (bitcast       ) [ 00000000000000000]
tmp_1              (partselect    ) [ 00000000000000000]
trunc_ln136_1      (trunc         ) [ 00000000000000000]
icmp_ln136         (icmp          ) [ 00000000000000010]
icmp_ln136_1       (icmp          ) [ 00000000000000010]
icmp_ln136_2       (icmp          ) [ 00000000000000010]
icmp_ln136_3       (icmp          ) [ 00000000000000010]
or_ln136           (or            ) [ 00000000000000000]
or_ln136_1         (or            ) [ 00000000000000000]
and_ln136          (and           ) [ 00000000000000000]
tmp_2              (fcmp          ) [ 00000000000000000]
and_ln136_1        (and           ) [ 00000000000000011]
br_ln136           (br            ) [ 00000000000000000]
p_Repl2_s          (xor           ) [ 00000000000000000]
p_Result_s         (bitset        ) [ 00000000000000001]
switch_ln838       (switch        ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
store_ln838        (store         ) [ 00000000000000000]
br_ln838           (br            ) [ 00000000000000000]
br_ln138           (br            ) [ 00000000000000000]
ret_ln139          (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stage">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="iPack">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iPack"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="iSpin">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iSpin"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trotters">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="trotters1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="trotters2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="trotters3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="trotters4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="trotters5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="trotters6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="trotters7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="trotters8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="trotters9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="trotters10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="trotters11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="trotters12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="trotters13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="trotters14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="trotters15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dH">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dH"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="upSpin">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upSpin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="downSpin">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="downSpin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="Beta">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Beta"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dHTunnel">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dHTunnel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="logRandNumber">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logRandNumber"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i16.i64"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i16.i16.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="logRandNumber_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="logRandNumber_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dHTunnel_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dHTunnel_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="Beta_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Beta_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="downSpin_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="downSpin_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="upSpin_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="upSpin_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="dH_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dH_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="iSpin_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iSpin_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="iPack_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iPack_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="stage_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="13" slack="0"/>
<pin id="178" dir="0" index="1" bw="13" slack="0"/>
<pin id="179" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="t_offset_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="2" slack="0"/>
<pin id="185" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_offset_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trotters_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters_addr/12 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trotters1_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters1_addr/12 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trotters2_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters2_addr/12 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trotters3_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters3_addr/12 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trotters4_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters4_addr/12 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trotters5_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters5_addr/12 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trotters6_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters6_addr/12 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trotters7_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters7_addr/12 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trotters8_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters8_addr/12 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trotters9_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="4" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters9_addr/12 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trotters10_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters10_addr/12 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trotters11_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters11_addr/12 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trotters12_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters12_addr/12 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trotters13_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters13_addr/12 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trotters14_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters14_addr/12 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trotters15_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters15_addr/12 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="1"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="1"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters1_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="1"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters2_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="1"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters3_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="1"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters4_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="1"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters5_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="1"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters6_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="1"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters7_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="1"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters8_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="1"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters9_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="1"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters10_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="1"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters11_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="1"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters12_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="1"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters13_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="1"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters14_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="1"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="trotters15_load/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="0" index="1" bw="32" slack="1"/>
<pin id="403" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add4/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dHTmp/10 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="2"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/14 "/>
</bind>
</comp>

<comp id="419" class="1004" name="t_offset_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="0"/>
<pin id="421" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_offset_cast/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln111_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="13" slack="0"/>
<pin id="425" dir="0" index="1" bw="2" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="xor_ln111_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln111/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="or_ln_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="13" slack="0"/>
<pin id="437" dir="0" index="1" bw="11" slack="0"/>
<pin id="438" dir="0" index="2" bw="2" slack="0"/>
<pin id="439" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln111_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="13" slack="0"/>
<pin id="445" dir="0" index="1" bw="13" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111_1/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="inside_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inside/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="xor_ln1049_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1049/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="xor_ln1049_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="8"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1049_1/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="and_ln122_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="8"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln122_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="1"/>
<pin id="474" dir="0" index="2" bw="32" slack="1"/>
<pin id="475" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122/9 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln1049_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="8"/>
<pin id="479" dir="0" index="1" bw="32" slack="8"/>
<pin id="480" dir="0" index="2" bw="32" slack="0"/>
<pin id="481" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1049/9 "/>
</bind>
</comp>

<comp id="483" class="1004" name="trunc_ln819_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="11"/>
<pin id="485" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln819/12 "/>
</bind>
</comp>

<comp id="486" class="1004" name="lshr_ln_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="11"/>
<pin id="489" dir="0" index="2" bw="4" slack="0"/>
<pin id="490" dir="0" index="3" bw="4" slack="0"/>
<pin id="491" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/12 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln819_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln819_1/12 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln819_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="1"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln819/13 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_Val2_s_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="0" index="1" bw="16" slack="0"/>
<pin id="521" dir="0" index="2" bw="16" slack="0"/>
<pin id="522" dir="0" index="3" bw="16" slack="0"/>
<pin id="523" dir="0" index="4" bw="16" slack="0"/>
<pin id="524" dir="0" index="5" bw="16" slack="0"/>
<pin id="525" dir="0" index="6" bw="16" slack="0"/>
<pin id="526" dir="0" index="7" bw="16" slack="0"/>
<pin id="527" dir="0" index="8" bw="16" slack="0"/>
<pin id="528" dir="0" index="9" bw="16" slack="0"/>
<pin id="529" dir="0" index="10" bw="16" slack="0"/>
<pin id="530" dir="0" index="11" bw="16" slack="0"/>
<pin id="531" dir="0" index="12" bw="16" slack="0"/>
<pin id="532" dir="0" index="13" bw="16" slack="0"/>
<pin id="533" dir="0" index="14" bw="16" slack="0"/>
<pin id="534" dir="0" index="15" bw="16" slack="0"/>
<pin id="535" dir="0" index="16" bw="16" slack="0"/>
<pin id="536" dir="0" index="17" bw="4" slack="0"/>
<pin id="537" dir="1" index="18" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/13 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln819_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="12"/>
<pin id="558" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln819_1/13 "/>
</bind>
</comp>

<comp id="559" class="1004" name="p_Result_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="16" slack="0"/>
<pin id="562" dir="0" index="2" bw="16" slack="0"/>
<pin id="563" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/13 "/>
</bind>
</comp>

<comp id="567" class="1004" name="bitcast_ln132_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln132/14 "/>
</bind>
</comp>

<comp id="570" class="1004" name="xor_ln132_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/14 "/>
</bind>
</comp>

<comp id="576" class="1004" name="bitcast_ln132_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln132_1/14 "/>
</bind>
</comp>

<comp id="580" class="1004" name="dHTmp_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="32" slack="1"/>
<pin id="584" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dHTmp_1/14 "/>
</bind>
</comp>

<comp id="587" class="1004" name="bitcast_ln136_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136/14 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="0" index="2" bw="6" slack="0"/>
<pin id="595" dir="0" index="3" bw="6" slack="0"/>
<pin id="596" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="601" class="1004" name="trunc_ln136_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136/14 "/>
</bind>
</comp>

<comp id="605" class="1004" name="bitcast_ln136_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="2"/>
<pin id="607" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_1/14 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="6" slack="0"/>
<pin id="612" dir="0" index="3" bw="6" slack="0"/>
<pin id="613" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="618" class="1004" name="trunc_ln136_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_1/14 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln136_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/14 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln136_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="23" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_1/14 "/>
</bind>
</comp>

<comp id="634" class="1004" name="icmp_ln136_2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_2/14 "/>
</bind>
</comp>

<comp id="640" class="1004" name="icmp_ln136_3_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="23" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_3/14 "/>
</bind>
</comp>

<comp id="646" class="1004" name="or_ln136_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="0" index="1" bw="1" slack="1"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136/15 "/>
</bind>
</comp>

<comp id="650" class="1004" name="or_ln136_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="0" index="1" bw="1" slack="1"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_1/15 "/>
</bind>
</comp>

<comp id="654" class="1004" name="and_ln136_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136/15 "/>
</bind>
</comp>

<comp id="660" class="1004" name="and_ln136_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_1/15 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_Repl2_s_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="2"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Repl2_s/15 "/>
</bind>
</comp>

<comp id="671" class="1004" name="p_Result_s_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="0"/>
<pin id="673" dir="0" index="1" bw="16" slack="2"/>
<pin id="674" dir="0" index="2" bw="32" slack="14"/>
<pin id="675" dir="0" index="3" bw="1" slack="0"/>
<pin id="676" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/15 "/>
</bind>
</comp>

<comp id="679" class="1005" name="logRandNumber_read_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="logRandNumber_read "/>
</bind>
</comp>

<comp id="684" class="1005" name="dHTunnel_read_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dHTunnel_read "/>
</bind>
</comp>

<comp id="690" class="1005" name="Beta_read_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Beta_read "/>
</bind>
</comp>

<comp id="695" class="1005" name="upSpin_read_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="8"/>
<pin id="697" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="upSpin_read "/>
</bind>
</comp>

<comp id="700" class="1005" name="dH_read_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dH_read "/>
</bind>
</comp>

<comp id="707" class="1005" name="iSpin_read_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="12"/>
<pin id="709" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="iSpin_read "/>
</bind>
</comp>

<comp id="713" class="1005" name="iPack_read_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="11"/>
<pin id="715" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="iPack_read "/>
</bind>
</comp>

<comp id="719" class="1005" name="inside_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="15"/>
<pin id="721" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="inside "/>
</bind>
</comp>

<comp id="723" class="1005" name="xor_ln1049_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="1"/>
<pin id="725" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="xor_ln1049 "/>
</bind>
</comp>

<comp id="729" class="1005" name="sub_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="734" class="1005" name="add4_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add4 "/>
</bind>
</comp>

<comp id="739" class="1005" name="select_ln1049_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1049 "/>
</bind>
</comp>

<comp id="744" class="1005" name="trunc_ln819_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="1"/>
<pin id="746" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln819 "/>
</bind>
</comp>

<comp id="749" class="1005" name="trotters_addr_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="1"/>
<pin id="751" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters_addr "/>
</bind>
</comp>

<comp id="754" class="1005" name="trotters1_addr_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="4" slack="1"/>
<pin id="756" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters1_addr "/>
</bind>
</comp>

<comp id="759" class="1005" name="trotters2_addr_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="4" slack="1"/>
<pin id="761" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters2_addr "/>
</bind>
</comp>

<comp id="764" class="1005" name="trotters3_addr_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="4" slack="1"/>
<pin id="766" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters3_addr "/>
</bind>
</comp>

<comp id="769" class="1005" name="trotters4_addr_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="4" slack="1"/>
<pin id="771" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters4_addr "/>
</bind>
</comp>

<comp id="774" class="1005" name="trotters5_addr_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="4" slack="1"/>
<pin id="776" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters5_addr "/>
</bind>
</comp>

<comp id="779" class="1005" name="trotters6_addr_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="4" slack="1"/>
<pin id="781" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters6_addr "/>
</bind>
</comp>

<comp id="784" class="1005" name="trotters7_addr_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="4" slack="1"/>
<pin id="786" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters7_addr "/>
</bind>
</comp>

<comp id="789" class="1005" name="trotters8_addr_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="1"/>
<pin id="791" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters8_addr "/>
</bind>
</comp>

<comp id="794" class="1005" name="trotters9_addr_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="4" slack="1"/>
<pin id="796" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters9_addr "/>
</bind>
</comp>

<comp id="799" class="1005" name="trotters10_addr_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="4" slack="1"/>
<pin id="801" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters10_addr "/>
</bind>
</comp>

<comp id="804" class="1005" name="trotters11_addr_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="4" slack="1"/>
<pin id="806" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters11_addr "/>
</bind>
</comp>

<comp id="809" class="1005" name="trotters12_addr_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="4" slack="1"/>
<pin id="811" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters12_addr "/>
</bind>
</comp>

<comp id="814" class="1005" name="trotters13_addr_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="4" slack="1"/>
<pin id="816" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters13_addr "/>
</bind>
</comp>

<comp id="819" class="1005" name="trotters14_addr_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="4" slack="1"/>
<pin id="821" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters14_addr "/>
</bind>
</comp>

<comp id="824" class="1005" name="trotters15_addr_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="4" slack="1"/>
<pin id="826" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trotters15_addr "/>
</bind>
</comp>

<comp id="829" class="1005" name="div_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="2"/>
<pin id="831" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="835" class="1005" name="p_Val2_s_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="2"/>
<pin id="837" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="840" class="1005" name="p_Result_1_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="846" class="1005" name="dHTmp_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dHTmp "/>
</bind>
</comp>

<comp id="852" class="1005" name="dHTmp_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dHTmp_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="icmp_ln136_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="862" class="1005" name="icmp_ln136_1_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="1"/>
<pin id="864" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln136_1 "/>
</bind>
</comp>

<comp id="867" class="1005" name="icmp_ln136_2_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="1"/>
<pin id="869" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln136_2 "/>
</bind>
</comp>

<comp id="872" class="1005" name="icmp_ln136_3_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="1"/>
<pin id="874" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln136_3 "/>
</bind>
</comp>

<comp id="877" class="1005" name="and_ln136_1_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="1"/>
<pin id="879" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln136_1 "/>
</bind>
</comp>

<comp id="881" class="1005" name="p_Result_s_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="1"/>
<pin id="883" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="52" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="54" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="54" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="56" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="58" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="62" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="78" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="78" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="78" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="78" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="78" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="78" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="78" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="78" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="78" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="78" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="78" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="78" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="78" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="78" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="78" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="78" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="188" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="195" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="202" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="209" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="216" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="223" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="230" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="237" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="244" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="251" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="258" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="265" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="272" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="279" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="286" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="293" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="128" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="140" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="422"><net_src comp="182" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="176" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="64" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="66" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="68" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="182" pin="2"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="176" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="429" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="152" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="146" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="64" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="482"><net_src comp="471" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="492"><net_src comp="72" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="74" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="494"><net_src comp="76" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="498"><net_src comp="486" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="502"><net_src comp="495" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="506"><net_src comp="495" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="507"><net_src comp="495" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="508"><net_src comp="495" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="509"><net_src comp="495" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="510"><net_src comp="495" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="511"><net_src comp="495" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="512"><net_src comp="495" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="513"><net_src comp="495" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="514"><net_src comp="495" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="538"><net_src comp="80" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="539"><net_src comp="300" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="540"><net_src comp="306" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="541"><net_src comp="312" pin="3"/><net_sink comp="518" pin=3"/></net>

<net id="542"><net_src comp="318" pin="3"/><net_sink comp="518" pin=4"/></net>

<net id="543"><net_src comp="324" pin="3"/><net_sink comp="518" pin=5"/></net>

<net id="544"><net_src comp="330" pin="3"/><net_sink comp="518" pin=6"/></net>

<net id="545"><net_src comp="336" pin="3"/><net_sink comp="518" pin=7"/></net>

<net id="546"><net_src comp="342" pin="3"/><net_sink comp="518" pin=8"/></net>

<net id="547"><net_src comp="348" pin="3"/><net_sink comp="518" pin=9"/></net>

<net id="548"><net_src comp="354" pin="3"/><net_sink comp="518" pin=10"/></net>

<net id="549"><net_src comp="360" pin="3"/><net_sink comp="518" pin=11"/></net>

<net id="550"><net_src comp="366" pin="3"/><net_sink comp="518" pin=12"/></net>

<net id="551"><net_src comp="372" pin="3"/><net_sink comp="518" pin=13"/></net>

<net id="552"><net_src comp="378" pin="3"/><net_sink comp="518" pin=14"/></net>

<net id="553"><net_src comp="384" pin="3"/><net_sink comp="518" pin=15"/></net>

<net id="554"><net_src comp="390" pin="3"/><net_sink comp="518" pin=16"/></net>

<net id="555"><net_src comp="515" pin="1"/><net_sink comp="518" pin=17"/></net>

<net id="564"><net_src comp="82" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="518" pin="18"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="574"><net_src comp="567" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="84" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="586"><net_src comp="580" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="590"><net_src comp="580" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="86" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="88" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="600"><net_src comp="90" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="604"><net_src comp="587" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="614"><net_src comp="86" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="605" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="88" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="90" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="621"><net_src comp="605" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="591" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="92" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="601" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="94" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="608" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="92" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="618" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="94" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="658"><net_src comp="646" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="650" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="415" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="64" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="96" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="666" pin="2"/><net_sink comp="671" pin=3"/></net>

<net id="682"><net_src comp="128" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="687"><net_src comp="134" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="693"><net_src comp="140" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="698"><net_src comp="152" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="703"><net_src comp="158" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="710"><net_src comp="164" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="716"><net_src comp="170" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="722"><net_src comp="449" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="455" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="732"><net_src comp="396" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="737"><net_src comp="400" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="742"><net_src comp="477" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="747"><net_src comp="483" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="752"><net_src comp="188" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="757"><net_src comp="195" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="762"><net_src comp="202" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="767"><net_src comp="209" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="772"><net_src comp="216" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="777"><net_src comp="223" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="782"><net_src comp="230" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="787"><net_src comp="237" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="792"><net_src comp="244" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="797"><net_src comp="251" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="802"><net_src comp="258" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="807"><net_src comp="265" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="812"><net_src comp="272" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="817"><net_src comp="279" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="822"><net_src comp="286" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="827"><net_src comp="293" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="832"><net_src comp="409" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="838"><net_src comp="518" pin="18"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="843"><net_src comp="559" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="849"><net_src comp="404" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="855"><net_src comp="580" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="860"><net_src comp="622" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="865"><net_src comp="628" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="870"><net_src comp="634" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="875"><net_src comp="640" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="880"><net_src comp="660" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="671" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="887"><net_src comp="881" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="888"><net_src comp="881" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="889"><net_src comp="881" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="890"><net_src comp="881" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="891"><net_src comp="881" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="892"><net_src comp="881" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="893"><net_src comp="881" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="894"><net_src comp="881" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="895"><net_src comp="881" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="896"><net_src comp="881" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="897"><net_src comp="881" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="898"><net_src comp="881" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="899"><net_src comp="881" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="900"><net_src comp="881" pin="1"/><net_sink comp="390" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: trotters | {16 }
	Port: trotters1 | {16 }
	Port: trotters2 | {16 }
	Port: trotters3 | {16 }
	Port: trotters4 | {16 }
	Port: trotters5 | {16 }
	Port: trotters6 | {16 }
	Port: trotters7 | {16 }
	Port: trotters8 | {16 }
	Port: trotters9 | {16 }
	Port: trotters10 | {16 }
	Port: trotters11 | {16 }
	Port: trotters12 | {16 }
	Port: trotters13 | {16 }
	Port: trotters14 | {16 }
	Port: trotters15 | {16 }
 - Input state : 
	Port: TrotterUnitFinal : t_offset | {1 }
	Port: TrotterUnitFinal : stage | {1 }
	Port: TrotterUnitFinal : iPack | {1 }
	Port: TrotterUnitFinal : iSpin | {1 }
	Port: TrotterUnitFinal : trotters | {12 13 }
	Port: TrotterUnitFinal : trotters1 | {12 13 }
	Port: TrotterUnitFinal : trotters2 | {12 13 }
	Port: TrotterUnitFinal : trotters3 | {12 13 }
	Port: TrotterUnitFinal : trotters4 | {12 13 }
	Port: TrotterUnitFinal : trotters5 | {12 13 }
	Port: TrotterUnitFinal : trotters6 | {12 13 }
	Port: TrotterUnitFinal : trotters7 | {12 13 }
	Port: TrotterUnitFinal : trotters8 | {12 13 }
	Port: TrotterUnitFinal : trotters9 | {12 13 }
	Port: TrotterUnitFinal : trotters10 | {12 13 }
	Port: TrotterUnitFinal : trotters11 | {12 13 }
	Port: TrotterUnitFinal : trotters12 | {12 13 }
	Port: TrotterUnitFinal : trotters13 | {12 13 }
	Port: TrotterUnitFinal : trotters14 | {12 13 }
	Port: TrotterUnitFinal : trotters15 | {12 13 }
	Port: TrotterUnitFinal : dH | {1 }
	Port: TrotterUnitFinal : upSpin | {1 }
	Port: TrotterUnitFinal : downSpin | {1 }
	Port: TrotterUnitFinal : Beta | {1 }
	Port: TrotterUnitFinal : dHTunnel | {1 }
	Port: TrotterUnitFinal : logRandNumber | {1 }
  - Chain level:
	State 1
		icmp_ln111 : 1
		xor_ln111 : 2
		icmp_ln111_1 : 1
		inside : 2
		br_ln112 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		select_ln1049 : 1
	State 10
	State 11
	State 12
		zext_ln819_1 : 1
		trotters_addr : 2
		trotters1_addr : 2
		trotters2_addr : 2
		trotters3_addr : 2
		trotters4_addr : 2
		trotters5_addr : 2
		trotters6_addr : 2
		trotters7_addr : 2
		trotters8_addr : 2
		trotters9_addr : 2
		trotters10_addr : 2
		trotters11_addr : 2
		trotters12_addr : 2
		trotters13_addr : 2
		trotters14_addr : 2
		trotters15_addr : 2
		trotters_load : 3
		trotters1_load : 3
		trotters2_load : 3
		trotters3_load : 3
		trotters4_load : 3
		trotters5_load : 3
		trotters6_load : 3
		trotters7_load : 3
		trotters8_load : 3
		trotters9_load : 3
		trotters10_load : 3
		trotters11_load : 3
		trotters12_load : 3
		trotters13_load : 3
		trotters14_load : 3
		trotters15_load : 3
	State 13
		p_Val2_s : 1
		p_Result_1 : 2
	State 14
		xor_ln132 : 1
		bitcast_ln132_1 : 1
		dHTmp_1 : 2
		bitcast_ln136 : 3
		tmp : 4
		trunc_ln136 : 4
		tmp_1 : 1
		trunc_ln136_1 : 1
		icmp_ln136 : 5
		icmp_ln136_1 : 5
		icmp_ln136_2 : 2
		icmp_ln136_3 : 2
		tmp_2 : 3
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_396           |    2    |   318   |   198   |
|          |           grp_fu_400           |    2    |   318   |   198   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_404           |    3    |   143   |    78   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln122_fu_471      |    0    |    0    |    32   |
|  select  |      select_ln1049_fu_477      |    0    |    0    |    32   |
|          |         dHTmp_1_fu_580         |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln111_fu_423       |    0    |    0    |    12   |
|          |       icmp_ln111_1_fu_443      |    0    |    0    |    12   |
|   icmp   |        icmp_ln136_fu_622       |    0    |    0    |    11   |
|          |       icmp_ln136_1_fu_628      |    0    |    0    |    16   |
|          |       icmp_ln136_2_fu_634      |    0    |    0    |    11   |
|          |       icmp_ln136_3_fu_640      |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|
|    mux   |         p_Val2_s_fu_518        |    0    |    0    |    65   |
|----------|--------------------------------|---------|---------|---------|
|          |        xor_ln111_fu_429        |    0    |    0    |    2    |
|          |        xor_ln1049_fu_455       |    0    |    0    |    2    |
|    xor   |       xor_ln1049_1_fu_461      |    0    |    0    |    2    |
|          |        xor_ln132_fu_570        |    0    |    0    |    32   |
|          |        p_Repl2_s_fu_666        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |          inside_fu_449         |    0    |    0    |    2    |
|    and   |        and_ln122_fu_466        |    0    |    0    |    2    |
|          |        and_ln136_fu_654        |    0    |    0    |    2    |
|          |       and_ln136_1_fu_660       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln136_fu_646        |    0    |    0    |    2    |
|          |        or_ln136_1_fu_650       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          | logRandNumber_read_read_fu_128 |    0    |    0    |    0    |
|          |    dHTunnel_read_read_fu_134   |    0    |    0    |    0    |
|          |      Beta_read_read_fu_140     |    0    |    0    |    0    |
|          |    downSpin_read_read_fu_146   |    0    |    0    |    0    |
|   read   |     upSpin_read_read_fu_152    |    0    |    0    |    0    |
|          |       dH_read_read_fu_158      |    0    |    0    |    0    |
|          |     iSpin_read_read_fu_164     |    0    |    0    |    0    |
|          |     iPack_read_read_fu_170     |    0    |    0    |    0    |
|          |     stage_read_read_fu_176     |    0    |    0    |    0    |
|          |    t_offset_read_read_fu_182   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   fdiv   |           grp_fu_409           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_415           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      t_offset_cast_fu_419      |    0    |    0    |    0    |
|   zext   |       zext_ln819_1_fu_495      |    0    |    0    |    0    |
|          |        zext_ln819_fu_515       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|          or_ln_fu_435          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       trunc_ln819_fu_483       |    0    |    0    |    0    |
|   trunc  |      trunc_ln819_1_fu_556      |    0    |    0    |    0    |
|          |       trunc_ln136_fu_601       |    0    |    0    |    0    |
|          |      trunc_ln136_1_fu_618      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         lshr_ln_fu_486         |    0    |    0    |    0    |
|partselect|           tmp_fu_591           |    0    |    0    |    0    |
|          |          tmp_1_fu_608          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|        p_Result_1_fu_559       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  bitset  |        p_Result_s_fu_671       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    7    |   779   |   765   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     Beta_read_reg_690    |   32   |
|       add4_reg_734       |   32   |
|    and_ln136_1_reg_877   |    1   |
|      dHTmp_1_reg_852     |   32   |
|       dHTmp_reg_846      |   32   |
|   dHTunnel_read_reg_684  |   32   |
|      dH_read_reg_700     |   32   |
|        div_reg_829       |   32   |
|    iPack_read_reg_713    |    8   |
|    iSpin_read_reg_707    |   32   |
|   icmp_ln136_1_reg_862   |    1   |
|   icmp_ln136_2_reg_867   |    1   |
|   icmp_ln136_3_reg_872   |    1   |
|    icmp_ln136_reg_857    |    1   |
|      inside_reg_719      |    1   |
|logRandNumber_read_reg_679|   32   |
|    p_Result_1_reg_840    |    1   |
|    p_Result_s_reg_881    |   16   |
|     p_Val2_s_reg_835     |   16   |
|   select_ln1049_reg_739  |   32   |
|        sub_reg_729       |   32   |
|  trotters10_addr_reg_799 |    4   |
|  trotters11_addr_reg_804 |    4   |
|  trotters12_addr_reg_809 |    4   |
|  trotters13_addr_reg_814 |    4   |
|  trotters14_addr_reg_819 |    4   |
|  trotters15_addr_reg_824 |    4   |
|  trotters1_addr_reg_754  |    4   |
|  trotters2_addr_reg_759  |    4   |
|  trotters3_addr_reg_764  |    4   |
|  trotters4_addr_reg_769  |    4   |
|  trotters5_addr_reg_774  |    4   |
|  trotters6_addr_reg_779  |    4   |
|  trotters7_addr_reg_784  |    4   |
|  trotters8_addr_reg_789  |    4   |
|  trotters9_addr_reg_794  |    4   |
|   trotters_addr_reg_749  |    4   |
|    trunc_ln819_reg_744   |    4   |
|    upSpin_read_reg_695   |    1   |
|    xor_ln1049_reg_723    |    1   |
+--------------------------+--------+
|           Total          |   469  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_300 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_306 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_312 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_318 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_324 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_330 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_336 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_342 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_348 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_354 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_360 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_366 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_372 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_378 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_384 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_390 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_409    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_409    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_415    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   320  ||  7.353  ||   171   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |   779  |   765  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   171  |
|  Register |    -   |    -   |   469  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    7   |  1248  |   936  |
+-----------+--------+--------+--------+--------+
