
DSP_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004e88  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00004e88  00004e88  00014e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000007c  20000000  00004e90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00003c34  2000007c  00004f0c  0002007c  2**2
                  ALLOC
  4 .stack        00002000  20003cb0  00008b40  0002007c  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
  7 .debug_info   000257fb  00000000  00000000  000200fd  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003897  00000000  00000000  000458f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005950  00000000  00000000  0004918f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000005f8  00000000  00000000  0004eadf  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000006c8  00000000  00000000  0004f0d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001aa5f  00000000  00000000  0004f79f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000b6a5  00000000  00000000  0006a1fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008f337  00000000  00000000  000758a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001680  00000000  00000000  00104bdc  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .stab         0000003c  00000000  00000000  0010625c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      00000072  00000000  00000000  00106298  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b0 5c 00 20 29 19 00 00 25 19 00 00 25 19 00 00     .\. )...%...%...
	...
      2c:	19 1b 00 00 00 00 00 00 00 00 00 00 85 1b 00 00     ................
      3c:	c9 1b 00 00 25 19 00 00 25 19 00 00 25 19 00 00     ....%...%...%...
      4c:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
      5c:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
      6c:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
      7c:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
      8c:	25 19 00 00 25 19 00 00 00 00 00 00 00 00 00 00     %...%...........
      9c:	25 19 00 00 25 19 00 00 25 19 00 00 25 19 00 00     %...%...%...%...
      ac:	25 19 00 00 00 00 00 00                             %.......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000007c 	.word	0x2000007c
      d4:	00000000 	.word	0x00000000
      d8:	00004e90 	.word	0x00004e90

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000080 	.word	0x20000080
     108:	00004e90 	.word	0x00004e90
     10c:	00004e90 	.word	0x00004e90
     110:	00000000 	.word	0x00000000

00000114 <ADXL345_ReadRegister>:
}
/******************************************************************************
* low Level functions
******************************************************************************/

status_code_genare_t ADXL345_ReadRegister(ADXL_345 *sensor, uint8_t reg, uint8_t *rx_data, uint16_t length){
     114:	b5f0      	push	{r4, r5, r6, r7, lr}
     116:	46d6      	mov	lr, sl
     118:	464f      	mov	r7, r9
     11a:	b580      	push	{r7, lr}
     11c:	b085      	sub	sp, #20
     11e:	0007      	movs	r7, r0
     120:	9201      	str	r2, [sp, #4]
     122:	9302      	str	r3, [sp, #8]
     124:	ab02      	add	r3, sp, #8
     126:	71d9      	strb	r1, [r3, #7]
     128:	3307      	adds	r3, #7
	
	sensor->master_packet->data_length = (uint16_t)1;
     12a:	2201      	movs	r2, #1
     12c:	6981      	ldr	r1, [r0, #24]
     12e:	804a      	strh	r2, [r1, #2]
	sensor->master_packet->data = &reg;
     130:	6982      	ldr	r2, [r0, #24]
     132:	6053      	str	r3, [r2, #4]

	status_code_genare_t err = i2c_master_write_packet_wait_no_stop(sensor->i2c_master,sensor->master_packet);
     134:	6981      	ldr	r1, [r0, #24]
     136:	6940      	ldr	r0, [r0, #20]
     138:	4b23      	ldr	r3, [pc, #140]	; (1c8 <ADXL345_ReadRegister+0xb4>)
     13a:	4798      	blx	r3
     13c:	9000      	str	r0, [sp, #0]
	if(err != STATUS_OK){
     13e:	2800      	cmp	r0, #0
     140:	d005      	beq.n	14e <ADXL345_ReadRegister+0x3a>
	
	/* Delay between consecutive reads / writes */
	delay_us(25);
	
	return err;
}
     142:	9800      	ldr	r0, [sp, #0]
     144:	b005      	add	sp, #20
     146:	bc0c      	pop	{r2, r3}
     148:	4691      	mov	r9, r2
     14a:	469a      	mov	sl, r3
     14c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	delay_us(25);
     14e:	2000      	movs	r0, #0
     150:	4e1e      	ldr	r6, [pc, #120]	; (1cc <ADXL345_ReadRegister+0xb8>)
     152:	47b0      	blx	r6
     154:	0004      	movs	r4, r0
     156:	2500      	movs	r5, #0
     158:	0f83      	lsrs	r3, r0, #30
     15a:	0082      	lsls	r2, r0, #2
     15c:	1912      	adds	r2, r2, r4
     15e:	416b      	adcs	r3, r5
     160:	0f94      	lsrs	r4, r2, #30
     162:	0099      	lsls	r1, r3, #2
     164:	4321      	orrs	r1, r4
     166:	0090      	lsls	r0, r2, #2
     168:	1880      	adds	r0, r0, r2
     16a:	4159      	adcs	r1, r3
     16c:	4c18      	ldr	r4, [pc, #96]	; (1d0 <ADXL345_ReadRegister+0xbc>)
     16e:	2500      	movs	r5, #0
     170:	1900      	adds	r0, r0, r4
     172:	4169      	adcs	r1, r5
     174:	4b17      	ldr	r3, [pc, #92]	; (1d4 <ADXL345_ReadRegister+0xc0>)
     176:	469a      	mov	sl, r3
     178:	4a17      	ldr	r2, [pc, #92]	; (1d8 <ADXL345_ReadRegister+0xc4>)
     17a:	2300      	movs	r3, #0
     17c:	47d0      	blx	sl
     17e:	4b17      	ldr	r3, [pc, #92]	; (1dc <ADXL345_ReadRegister+0xc8>)
     180:	4699      	mov	r9, r3
     182:	4798      	blx	r3
	sensor->master_packet->data_length = length;
     184:	69bb      	ldr	r3, [r7, #24]
     186:	466a      	mov	r2, sp
     188:	8912      	ldrh	r2, [r2, #8]
     18a:	805a      	strh	r2, [r3, #2]
	sensor->master_packet->data = rx_data;
     18c:	69bb      	ldr	r3, [r7, #24]
     18e:	9a01      	ldr	r2, [sp, #4]
     190:	605a      	str	r2, [r3, #4]
	err = i2c_master_read_packet_wait(sensor->i2c_master,sensor->master_packet);
     192:	69b9      	ldr	r1, [r7, #24]
     194:	6978      	ldr	r0, [r7, #20]
     196:	4b12      	ldr	r3, [pc, #72]	; (1e0 <ADXL345_ReadRegister+0xcc>)
     198:	4798      	blx	r3
     19a:	9000      	str	r0, [sp, #0]
	delay_us(25);
     19c:	2000      	movs	r0, #0
     19e:	47b0      	blx	r6
     1a0:	0006      	movs	r6, r0
     1a2:	2700      	movs	r7, #0
     1a4:	0f83      	lsrs	r3, r0, #30
     1a6:	0082      	lsls	r2, r0, #2
     1a8:	1992      	adds	r2, r2, r6
     1aa:	417b      	adcs	r3, r7
     1ac:	0f96      	lsrs	r6, r2, #30
     1ae:	0099      	lsls	r1, r3, #2
     1b0:	4331      	orrs	r1, r6
     1b2:	0090      	lsls	r0, r2, #2
     1b4:	1880      	adds	r0, r0, r2
     1b6:	4159      	adcs	r1, r3
     1b8:	1900      	adds	r0, r0, r4
     1ba:	4169      	adcs	r1, r5
     1bc:	4a06      	ldr	r2, [pc, #24]	; (1d8 <ADXL345_ReadRegister+0xc4>)
     1be:	2300      	movs	r3, #0
     1c0:	47d0      	blx	sl
     1c2:	47c8      	blx	r9
	return err;
     1c4:	e7bd      	b.n	142 <ADXL345_ReadRegister+0x2e>
     1c6:	46c0      	nop			; (mov r8, r8)
     1c8:	000009b5 	.word	0x000009b5
     1cc:	000016b5 	.word	0x000016b5
     1d0:	006acfbf 	.word	0x006acfbf
     1d4:	00002671 	.word	0x00002671
     1d8:	006acfc0 	.word	0x006acfc0
     1dc:	20000001 	.word	0x20000001
     1e0:	0000098d 	.word	0x0000098d

000001e4 <ADXL345_get_data>:
uint8_t ADXL345_get_data(ADXL_345 *sensor){
     1e4:	b5f0      	push	{r4, r5, r6, r7, lr}
     1e6:	46d6      	mov	lr, sl
     1e8:	464f      	mov	r7, r9
     1ea:	4646      	mov	r6, r8
     1ec:	b5c0      	push	{r6, r7, lr}
     1ee:	b082      	sub	sp, #8
     1f0:	0004      	movs	r4, r0
	uint8_t read_buffer[6] = {0,0,0,0,0,0};
     1f2:	2206      	movs	r2, #6
     1f4:	2100      	movs	r1, #0
     1f6:	4668      	mov	r0, sp
     1f8:	4b1f      	ldr	r3, [pc, #124]	; (278 <ADXL345_get_data+0x94>)
     1fa:	4798      	blx	r3
	status_check = ADXL345_ReadRegister(sensor, ADXL345_DATAX0, read_buffer, 6);
     1fc:	2306      	movs	r3, #6
     1fe:	466a      	mov	r2, sp
     200:	2132      	movs	r1, #50	; 0x32
     202:	0020      	movs	r0, r4
     204:	4d1d      	ldr	r5, [pc, #116]	; (27c <ADXL345_get_data+0x98>)
     206:	47a8      	blx	r5
     208:	4680      	mov	r8, r0
	x = ((int16_t)read_buffer[1] << 8) + read_buffer[0];
     20a:	466b      	mov	r3, sp
     20c:	785b      	ldrb	r3, [r3, #1]
     20e:	021b      	lsls	r3, r3, #8
     210:	466a      	mov	r2, sp
     212:	7810      	ldrb	r0, [r2, #0]
     214:	18c0      	adds	r0, r0, r3
     216:	b200      	sxth	r0, r0
	y = ((int16_t)read_buffer[3] << 8) + read_buffer[2];
     218:	78d3      	ldrb	r3, [r2, #3]
     21a:	021b      	lsls	r3, r3, #8
     21c:	7897      	ldrb	r7, [r2, #2]
     21e:	18ff      	adds	r7, r7, r3
     220:	b23f      	sxth	r7, r7
	z = ((int16_t)read_buffer[5] << 8) + read_buffer[4];
     222:	7953      	ldrb	r3, [r2, #5]
     224:	021b      	lsls	r3, r3, #8
     226:	7915      	ldrb	r5, [r2, #4]
     228:	18ed      	adds	r5, r5, r3
     22a:	b22d      	sxth	r5, r5
	sensor->acc_raw[0] = x;
     22c:	8020      	strh	r0, [r4, #0]
	sensor->acc_raw[1] = y;
     22e:	8067      	strh	r7, [r4, #2]
	sensor->acc_raw[2] = z;
     230:	80a5      	strh	r5, [r4, #4]
	x_acc = x * MGM2G_VALUE; 
     232:	4e13      	ldr	r6, [pc, #76]	; (280 <ADXL345_get_data+0x9c>)
     234:	47b0      	blx	r6
     236:	4b13      	ldr	r3, [pc, #76]	; (284 <ADXL345_get_data+0xa0>)
     238:	469a      	mov	sl, r3
     23a:	4a13      	ldr	r2, [pc, #76]	; (288 <ADXL345_get_data+0xa4>)
     23c:	4b13      	ldr	r3, [pc, #76]	; (28c <ADXL345_get_data+0xa8>)
     23e:	47d0      	blx	sl
     240:	4b13      	ldr	r3, [pc, #76]	; (290 <ADXL345_get_data+0xac>)
     242:	4699      	mov	r9, r3
     244:	4798      	blx	r3
     246:	60a0      	str	r0, [r4, #8]
	y_acc = y * MGM2G_VALUE;
     248:	0038      	movs	r0, r7
     24a:	47b0      	blx	r6
     24c:	4a0e      	ldr	r2, [pc, #56]	; (288 <ADXL345_get_data+0xa4>)
     24e:	4b0f      	ldr	r3, [pc, #60]	; (28c <ADXL345_get_data+0xa8>)
     250:	47d0      	blx	sl
     252:	47c8      	blx	r9
     254:	60e0      	str	r0, [r4, #12]
	z_acc = z * MGM2G_VALUE;
     256:	0028      	movs	r0, r5
     258:	47b0      	blx	r6
     25a:	4a0b      	ldr	r2, [pc, #44]	; (288 <ADXL345_get_data+0xa4>)
     25c:	4b0b      	ldr	r3, [pc, #44]	; (28c <ADXL345_get_data+0xa8>)
     25e:	47d0      	blx	sl
     260:	47c8      	blx	r9
     262:	6120      	str	r0, [r4, #16]
	if(status_check != STATUS_OK){
     264:	4640      	mov	r0, r8
     266:	1e43      	subs	r3, r0, #1
     268:	4198      	sbcs	r0, r3
	return error;
     26a:	b2c0      	uxtb	r0, r0
}
     26c:	b002      	add	sp, #8
     26e:	bc1c      	pop	{r2, r3, r4}
     270:	4690      	mov	r8, r2
     272:	4699      	mov	r9, r3
     274:	46a2      	mov	sl, r4
     276:	bdf0      	pop	{r4, r5, r6, r7, pc}
     278:	00004345 	.word	0x00004345
     27c:	00000115 	.word	0x00000115
     280:	000040a1 	.word	0x000040a1
     284:	0000350d 	.word	0x0000350d
     288:	8e8a71de 	.word	0x8e8a71de
     28c:	3f6ff2e4 	.word	0x3f6ff2e4
     290:	00004195 	.word	0x00004195

00000294 <ADXL345_WriteRegister>:
status_code_genare_t ADXL345_WriteRegister(ADXL_345 *sensor, uint8_t reg, uint8_t *tx_data, uint16_t length){
     294:	b570      	push	{r4, r5, r6, lr}
     296:	b084      	sub	sp, #16
	
	/*Create a local buffer to combine register address and tx data*/
	uint8_t local_buffer[10];
	
	/*Add register address*/
	local_buffer[0] = reg;
     298:	ac01      	add	r4, sp, #4
     29a:	7021      	strb	r1, [r4, #0]
	
	/*Copy tx buffer into our local buffer*/
	for(int i = 0; i < length; i++){
     29c:	1e1d      	subs	r5, r3, #0
     29e:	dd07      	ble.n	2b0 <ADXL345_WriteRegister+0x1c>
     2a0:	2100      	movs	r1, #0
		local_buffer[i+1] = tx_data[i];
     2a2:	0026      	movs	r6, r4
     2a4:	3101      	adds	r1, #1
     2a6:	7814      	ldrb	r4, [r2, #0]
     2a8:	558c      	strb	r4, [r1, r6]
     2aa:	3201      	adds	r2, #1
	for(int i = 0; i < length; i++){
     2ac:	42a9      	cmp	r1, r5
     2ae:	dbf9      	blt.n	2a4 <ADXL345_WriteRegister+0x10>
	}
	
	sensor->master_packet->data_length = (length + 1);
     2b0:	3301      	adds	r3, #1
     2b2:	6982      	ldr	r2, [r0, #24]
     2b4:	8053      	strh	r3, [r2, #2]
	sensor->master_packet->data = local_buffer;
     2b6:	6983      	ldr	r3, [r0, #24]
     2b8:	aa01      	add	r2, sp, #4
     2ba:	605a      	str	r2, [r3, #4]
	
	status_code_genare_t err = i2c_master_write_packet_wait(sensor->i2c_master,sensor->master_packet);
     2bc:	6981      	ldr	r1, [r0, #24]
     2be:	6940      	ldr	r0, [r0, #20]
     2c0:	4b0f      	ldr	r3, [pc, #60]	; (300 <ADXL345_WriteRegister+0x6c>)
     2c2:	4798      	blx	r3
     2c4:	0004      	movs	r4, r0
	
	/* Delay between consecutive reads / writes */
	delay_us(25);
     2c6:	2000      	movs	r0, #0
     2c8:	4b0e      	ldr	r3, [pc, #56]	; (304 <ADXL345_WriteRegister+0x70>)
     2ca:	4798      	blx	r3
     2cc:	0002      	movs	r2, r0
     2ce:	2300      	movs	r3, #0
     2d0:	0f91      	lsrs	r1, r2, #30
     2d2:	0090      	lsls	r0, r2, #2
     2d4:	1880      	adds	r0, r0, r2
     2d6:	4159      	adcs	r1, r3
     2d8:	0f85      	lsrs	r5, r0, #30
     2da:	008b      	lsls	r3, r1, #2
     2dc:	432b      	orrs	r3, r5
     2de:	0082      	lsls	r2, r0, #2
     2e0:	1880      	adds	r0, r0, r2
     2e2:	4159      	adcs	r1, r3
     2e4:	4a08      	ldr	r2, [pc, #32]	; (308 <ADXL345_WriteRegister+0x74>)
     2e6:	2300      	movs	r3, #0
     2e8:	1880      	adds	r0, r0, r2
     2ea:	4159      	adcs	r1, r3
     2ec:	4a07      	ldr	r2, [pc, #28]	; (30c <ADXL345_WriteRegister+0x78>)
     2ee:	2300      	movs	r3, #0
     2f0:	4d07      	ldr	r5, [pc, #28]	; (310 <ADXL345_WriteRegister+0x7c>)
     2f2:	47a8      	blx	r5
     2f4:	4b07      	ldr	r3, [pc, #28]	; (314 <ADXL345_WriteRegister+0x80>)
     2f6:	4798      	blx	r3
	
	return err;

     2f8:	0020      	movs	r0, r4
     2fa:	b004      	add	sp, #16
     2fc:	bd70      	pop	{r4, r5, r6, pc}
     2fe:	46c0      	nop			; (mov r8, r8)
     300:	000009a1 	.word	0x000009a1
     304:	000016b5 	.word	0x000016b5
     308:	006acfbf 	.word	0x006acfbf
     30c:	006acfc0 	.word	0x006acfc0
     310:	00002671 	.word	0x00002671
     314:	20000001 	.word	0x20000001

00000318 <ADXL345_init>:
uint8_t ADXL345_init(ADXL_345 *sensor, struct i2c_master_module *i2c_handler, struct i2c_master_packet *packet_handler){
     318:	b570      	push	{r4, r5, r6, lr}
     31a:	b082      	sub	sp, #8
     31c:	0004      	movs	r4, r0
	sensor->i2c_master = i2c_handler;
     31e:	6141      	str	r1, [r0, #20]
	sensor->master_packet = packet_handler;
     320:	6182      	str	r2, [r0, #24]
	sensor->master_packet->data_length = (uint16_t)1;
     322:	2301      	movs	r3, #1
     324:	8053      	strh	r3, [r2, #2]
    sensor->master_packet->data = NULL;
     326:	6982      	ldr	r2, [r0, #24]
     328:	2300      	movs	r3, #0
     32a:	6053      	str	r3, [r2, #4]
	sensor->master_packet->address = ADXL345_ADR;
     32c:	2253      	movs	r2, #83	; 0x53
     32e:	6981      	ldr	r1, [r0, #24]
     330:	800a      	strh	r2, [r1, #0]
	sensor->master_packet->high_speed = false;	
     332:	6982      	ldr	r2, [r0, #24]
     334:	7253      	strb	r3, [r2, #9]
	sensor->master_packet->ten_bit_address = false;
     336:	6982      	ldr	r2, [r0, #24]
     338:	7213      	strb	r3, [r2, #8]
	sensor->acc_mps[0] = 0;
     33a:	2200      	movs	r2, #0
     33c:	6082      	str	r2, [r0, #8]
	sensor->acc_mps[1] = 0;
     33e:	60c2      	str	r2, [r0, #12]
	sensor->acc_mps[2] = 0;
     340:	6102      	str	r2, [r0, #16]
	sensor->acc_raw[0] = 0;
     342:	8003      	strh	r3, [r0, #0]
	sensor->acc_raw[1] = 0;
     344:	8043      	strh	r3, [r0, #2]
	sensor->acc_raw[2] = 0;
     346:	8083      	strh	r3, [r0, #4]
	status_check = ADXL345_ReadRegister(sensor, ADXL345_ID_REG, &rx_data, 1);
     348:	466b      	mov	r3, sp
     34a:	1dde      	adds	r6, r3, #7
     34c:	2301      	movs	r3, #1
     34e:	0032      	movs	r2, r6
     350:	2100      	movs	r1, #0
     352:	4d13      	ldr	r5, [pc, #76]	; (3a0 <ADXL345_init+0x88>)
     354:	47a8      	blx	r5
	if(status_check != STATUS_OK){
     356:	1e45      	subs	r5, r0, #1
     358:	41a8      	sbcs	r0, r5
	uint8_t error = 0;
     35a:	b2c5      	uxtb	r5, r0
	if(rx_data != ADXL345_ID){
     35c:	7833      	ldrb	r3, [r6, #0]
     35e:	2be5      	cmp	r3, #229	; 0xe5
     360:	d003      	beq.n	36a <ADXL345_init+0x52>
		error++;
     362:	3501      	adds	r5, #1
}
     364:	0028      	movs	r0, r5
     366:	b002      	add	sp, #8
     368:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t Reg_Data = 0x0A;
     36a:	466b      	mov	r3, sp
     36c:	1d9a      	adds	r2, r3, #6
     36e:	230a      	movs	r3, #10
     370:	7013      	strb	r3, [r2, #0]
	status_check = ADXL345_WriteRegister(sensor, ADXL_345_BW, &Reg_Data, 1);
     372:	3b09      	subs	r3, #9
     374:	212c      	movs	r1, #44	; 0x2c
     376:	0020      	movs	r0, r4
     378:	4e0a      	ldr	r6, [pc, #40]	; (3a4 <ADXL345_init+0x8c>)
     37a:	47b0      	blx	r6
	if(status_check != STATUS_OK){
     37c:	2800      	cmp	r0, #0
     37e:	d001      	beq.n	384 <ADXL345_init+0x6c>
		error++;
     380:	3501      	adds	r5, #1
     382:	b2ed      	uxtb	r5, r5
	Reg_Data = 0x08;
     384:	466b      	mov	r3, sp
     386:	1d9a      	adds	r2, r3, #6
     388:	2308      	movs	r3, #8
     38a:	7013      	strb	r3, [r2, #0]
	status_check = ADXL345_WriteRegister(sensor, ADXL345_POWER_CNTRL, &Reg_Data, 1);
     38c:	3b07      	subs	r3, #7
     38e:	212d      	movs	r1, #45	; 0x2d
     390:	0020      	movs	r0, r4
     392:	4c04      	ldr	r4, [pc, #16]	; (3a4 <ADXL345_init+0x8c>)
     394:	47a0      	blx	r4
	if(status_check != STATUS_OK){
     396:	2800      	cmp	r0, #0
     398:	d0e4      	beq.n	364 <ADXL345_init+0x4c>
		error++;
     39a:	3501      	adds	r5, #1
     39c:	b2ed      	uxtb	r5, r5
     39e:	e7e1      	b.n	364 <ADXL345_init+0x4c>
     3a0:	00000115 	.word	0x00000115
     3a4:	00000295 	.word	0x00000295

000003a8 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     3a8:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     3aa:	2207      	movs	r2, #7
     3ac:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     3ae:	421a      	tst	r2, r3
     3b0:	d1fc      	bne.n	3ac <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     3b2:	4770      	bx	lr

000003b4 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     3b4:	b5f0      	push	{r4, r5, r6, r7, lr}
     3b6:	46d6      	mov	lr, sl
     3b8:	464f      	mov	r7, r9
     3ba:	4646      	mov	r6, r8
     3bc:	b5c0      	push	{r6, r7, lr}
     3be:	b08a      	sub	sp, #40	; 0x28
     3c0:	0006      	movs	r6, r0
     3c2:	000f      	movs	r7, r1
     3c4:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     3c6:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     3c8:	0008      	movs	r0, r1
     3ca:	4b97      	ldr	r3, [pc, #604]	; (628 <i2c_master_init+0x274>)
     3cc:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     3ce:	4a97      	ldr	r2, [pc, #604]	; (62c <i2c_master_init+0x278>)
     3d0:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     3d2:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     3d4:	2301      	movs	r3, #1
     3d6:	40ab      	lsls	r3, r5
     3d8:	430b      	orrs	r3, r1
     3da:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     3dc:	a909      	add	r1, sp, #36	; 0x24
     3de:	7b23      	ldrb	r3, [r4, #12]
     3e0:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     3e2:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     3e4:	b2c5      	uxtb	r5, r0
     3e6:	0028      	movs	r0, r5
     3e8:	4b91      	ldr	r3, [pc, #580]	; (630 <i2c_master_init+0x27c>)
     3ea:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     3ec:	0028      	movs	r0, r5
     3ee:	4b91      	ldr	r3, [pc, #580]	; (634 <i2c_master_init+0x280>)
     3f0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     3f2:	7b20      	ldrb	r0, [r4, #12]
     3f4:	2100      	movs	r1, #0
     3f6:	4b90      	ldr	r3, [pc, #576]	; (638 <i2c_master_init+0x284>)
     3f8:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     3fa:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     3fc:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     3fe:	079b      	lsls	r3, r3, #30
     400:	d505      	bpl.n	40e <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     402:	b00a      	add	sp, #40	; 0x28
     404:	bc1c      	pop	{r2, r3, r4}
     406:	4690      	mov	r8, r2
     408:	4699      	mov	r9, r3
     40a:	46a2      	mov	sl, r4
     40c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     40e:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     410:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     412:	07db      	lsls	r3, r3, #31
     414:	d4f5      	bmi.n	402 <i2c_master_init+0x4e>
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     416:	2314      	movs	r3, #20
     418:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     41a:	6833      	ldr	r3, [r6, #0]
     41c:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     41e:	0018      	movs	r0, r3
     420:	4b81      	ldr	r3, [pc, #516]	; (628 <i2c_master_init+0x274>)
     422:	4798      	blx	r3
     424:	0005      	movs	r5, r0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     426:	2380      	movs	r3, #128	; 0x80
     428:	aa08      	add	r2, sp, #32
     42a:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     42c:	2300      	movs	r3, #0
     42e:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     430:	2201      	movs	r2, #1
     432:	a908      	add	r1, sp, #32
     434:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     436:	70cb      	strb	r3, [r1, #3]
	uint32_t pad0 = config->pinmux_pad0;
     438:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     43a:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     43c:	2800      	cmp	r0, #0
     43e:	d100      	bne.n	442 <i2c_master_init+0x8e>
     440:	e0af      	b.n	5a2 <i2c_master_init+0x1ee>
	pin_conf.mux_position = pad0 & 0xFFFF;
     442:	ab08      	add	r3, sp, #32
     444:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     446:	2302      	movs	r3, #2
     448:	aa08      	add	r2, sp, #32
     44a:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     44c:	0c00      	lsrs	r0, r0, #16
     44e:	b2c0      	uxtb	r0, r0
     450:	0011      	movs	r1, r2
     452:	4b7a      	ldr	r3, [pc, #488]	; (63c <i2c_master_init+0x288>)
     454:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     456:	2f00      	cmp	r7, #0
     458:	d100      	bne.n	45c <i2c_master_init+0xa8>
     45a:	e0a7      	b.n	5ac <i2c_master_init+0x1f8>
	pin_conf.mux_position = pad1 & 0xFFFF;
     45c:	ab08      	add	r3, sp, #32
     45e:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     460:	2302      	movs	r3, #2
     462:	aa08      	add	r2, sp, #32
     464:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     466:	0c3f      	lsrs	r7, r7, #16
     468:	b2f8      	uxtb	r0, r7
     46a:	0011      	movs	r1, r2
     46c:	4b73      	ldr	r3, [pc, #460]	; (63c <i2c_master_init+0x288>)
     46e:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     470:	8aa3      	ldrh	r3, [r4, #20]
     472:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     474:	8ae3      	ldrh	r3, [r4, #22]
     476:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     478:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     47a:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     47c:	2b00      	cmp	r3, #0
     47e:	d104      	bne.n	48a <i2c_master_init+0xd6>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     480:	4b6f      	ldr	r3, [pc, #444]	; (640 <i2c_master_init+0x28c>)
     482:	789b      	ldrb	r3, [r3, #2]
     484:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     486:	0fdb      	lsrs	r3, r3, #31
     488:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     48a:	68a1      	ldr	r1, [r4, #8]
     48c:	6923      	ldr	r3, [r4, #16]
     48e:	430b      	orrs	r3, r1
     490:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     492:	2224      	movs	r2, #36	; 0x24
     494:	5ca2      	ldrb	r2, [r4, r2]
     496:	2a00      	cmp	r2, #0
     498:	d002      	beq.n	4a0 <i2c_master_init+0xec>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     49a:	2280      	movs	r2, #128	; 0x80
     49c:	05d2      	lsls	r2, r2, #23
     49e:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     4a0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     4a2:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     4a4:	222c      	movs	r2, #44	; 0x2c
     4a6:	5ca2      	ldrb	r2, [r4, r2]
     4a8:	2a00      	cmp	r2, #0
     4aa:	d103      	bne.n	4b4 <i2c_master_init+0x100>
     4ac:	2280      	movs	r2, #128	; 0x80
     4ae:	0492      	lsls	r2, r2, #18
     4b0:	4291      	cmp	r1, r2
     4b2:	d102      	bne.n	4ba <i2c_master_init+0x106>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     4b4:	2280      	movs	r2, #128	; 0x80
     4b6:	0512      	lsls	r2, r2, #20
     4b8:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     4ba:	222d      	movs	r2, #45	; 0x2d
     4bc:	5ca2      	ldrb	r2, [r4, r2]
     4be:	2a00      	cmp	r2, #0
     4c0:	d002      	beq.n	4c8 <i2c_master_init+0x114>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     4c2:	2280      	movs	r2, #128	; 0x80
     4c4:	0412      	lsls	r2, r2, #16
     4c6:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     4c8:	222e      	movs	r2, #46	; 0x2e
     4ca:	5ca2      	ldrb	r2, [r4, r2]
     4cc:	2a00      	cmp	r2, #0
     4ce:	d002      	beq.n	4d6 <i2c_master_init+0x122>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     4d0:	2280      	movs	r2, #128	; 0x80
     4d2:	03d2      	lsls	r2, r2, #15
     4d4:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     4d6:	4642      	mov	r2, r8
     4d8:	6812      	ldr	r2, [r2, #0]
     4da:	4313      	orrs	r3, r2
     4dc:	4642      	mov	r2, r8
     4de:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     4e0:	2380      	movs	r3, #128	; 0x80
     4e2:	005b      	lsls	r3, r3, #1
     4e4:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     4e6:	0028      	movs	r0, r5
     4e8:	3014      	adds	r0, #20
     4ea:	b2c0      	uxtb	r0, r0
     4ec:	4b55      	ldr	r3, [pc, #340]	; (644 <i2c_master_init+0x290>)
     4ee:	4798      	blx	r3
     4f0:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     4f2:	23fa      	movs	r3, #250	; 0xfa
     4f4:	009b      	lsls	r3, r3, #2
     4f6:	6822      	ldr	r2, [r4, #0]
     4f8:	435a      	muls	r2, r3
     4fa:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     4fc:	6863      	ldr	r3, [r4, #4]
     4fe:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     500:	4d51      	ldr	r5, [pc, #324]	; (648 <i2c_master_init+0x294>)
     502:	47a8      	blx	r5
     504:	9000      	str	r0, [sp, #0]
     506:	9101      	str	r1, [sp, #4]
     508:	464b      	mov	r3, r9
     50a:	0058      	lsls	r0, r3, #1
     50c:	47a8      	blx	r5
     50e:	9002      	str	r0, [sp, #8]
     510:	9103      	str	r1, [sp, #12]
     512:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     514:	47a8      	blx	r5
     516:	9004      	str	r0, [sp, #16]
     518:	9105      	str	r1, [sp, #20]
     51a:	4f4c      	ldr	r7, [pc, #304]	; (64c <i2c_master_init+0x298>)
     51c:	4a4c      	ldr	r2, [pc, #304]	; (650 <i2c_master_init+0x29c>)
     51e:	4b4d      	ldr	r3, [pc, #308]	; (654 <i2c_master_init+0x2a0>)
     520:	9800      	ldr	r0, [sp, #0]
     522:	9901      	ldr	r1, [sp, #4]
     524:	47b8      	blx	r7
     526:	0002      	movs	r2, r0
     528:	000b      	movs	r3, r1
     52a:	9804      	ldr	r0, [sp, #16]
     52c:	9905      	ldr	r1, [sp, #20]
     52e:	47b8      	blx	r7
     530:	4e49      	ldr	r6, [pc, #292]	; (658 <i2c_master_init+0x2a4>)
     532:	2200      	movs	r2, #0
     534:	4b49      	ldr	r3, [pc, #292]	; (65c <i2c_master_init+0x2a8>)
     536:	47b0      	blx	r6
     538:	9004      	str	r0, [sp, #16]
     53a:	9105      	str	r1, [sp, #20]
     53c:	4648      	mov	r0, r9
     53e:	47a8      	blx	r5
     540:	0002      	movs	r2, r0
     542:	000b      	movs	r3, r1
     544:	9804      	ldr	r0, [sp, #16]
     546:	9905      	ldr	r1, [sp, #20]
     548:	47b8      	blx	r7
     54a:	0002      	movs	r2, r0
     54c:	000b      	movs	r3, r1
     54e:	4d44      	ldr	r5, [pc, #272]	; (660 <i2c_master_init+0x2ac>)
     550:	9800      	ldr	r0, [sp, #0]
     552:	9901      	ldr	r1, [sp, #4]
     554:	47a8      	blx	r5
     556:	9a02      	ldr	r2, [sp, #8]
     558:	9b03      	ldr	r3, [sp, #12]
     55a:	47b0      	blx	r6
     55c:	2200      	movs	r2, #0
     55e:	4b41      	ldr	r3, [pc, #260]	; (664 <i2c_master_init+0x2b0>)
     560:	47a8      	blx	r5
     562:	9a02      	ldr	r2, [sp, #8]
     564:	9b03      	ldr	r3, [sp, #12]
     566:	4d40      	ldr	r5, [pc, #256]	; (668 <i2c_master_init+0x2b4>)
     568:	47a8      	blx	r5
     56a:	4b40      	ldr	r3, [pc, #256]	; (66c <i2c_master_init+0x2b8>)
     56c:	4798      	blx	r3
     56e:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     570:	2380      	movs	r3, #128	; 0x80
     572:	049b      	lsls	r3, r3, #18
     574:	68a2      	ldr	r2, [r4, #8]
     576:	429a      	cmp	r2, r3
     578:	d01e      	beq.n	5b8 <i2c_master_init+0x204>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     57a:	0003      	movs	r3, r0
     57c:	2040      	movs	r0, #64	; 0x40
     57e:	2dff      	cmp	r5, #255	; 0xff
     580:	d900      	bls.n	584 <i2c_master_init+0x1d0>
     582:	e73e      	b.n	402 <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     584:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     586:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     588:	25ff      	movs	r5, #255	; 0xff
     58a:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     58c:	0624      	lsls	r4, r4, #24
     58e:	4325      	orrs	r5, r4
     590:	0400      	lsls	r0, r0, #16
     592:	23ff      	movs	r3, #255	; 0xff
     594:	041b      	lsls	r3, r3, #16
     596:	4018      	ands	r0, r3
     598:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     59a:	4643      	mov	r3, r8
     59c:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     59e:	2000      	movs	r0, #0
     5a0:	e72f      	b.n	402 <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     5a2:	2100      	movs	r1, #0
     5a4:	4640      	mov	r0, r8
     5a6:	4b32      	ldr	r3, [pc, #200]	; (670 <i2c_master_init+0x2bc>)
     5a8:	4798      	blx	r3
     5aa:	e74a      	b.n	442 <i2c_master_init+0x8e>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     5ac:	2101      	movs	r1, #1
     5ae:	4640      	mov	r0, r8
     5b0:	4b2f      	ldr	r3, [pc, #188]	; (670 <i2c_master_init+0x2bc>)
     5b2:	4798      	blx	r3
     5b4:	0007      	movs	r7, r0
     5b6:	e751      	b.n	45c <i2c_master_init+0xa8>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     5b8:	26fa      	movs	r6, #250	; 0xfa
     5ba:	00b6      	lsls	r6, r6, #2
     5bc:	4653      	mov	r3, sl
     5be:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     5c0:	9800      	ldr	r0, [sp, #0]
     5c2:	9901      	ldr	r1, [sp, #4]
     5c4:	0002      	movs	r2, r0
     5c6:	000b      	movs	r3, r1
     5c8:	4c23      	ldr	r4, [pc, #140]	; (658 <i2c_master_init+0x2a4>)
     5ca:	47a0      	blx	r4
     5cc:	9000      	str	r0, [sp, #0]
     5ce:	9101      	str	r1, [sp, #4]
     5d0:	0030      	movs	r0, r6
     5d2:	4b1d      	ldr	r3, [pc, #116]	; (648 <i2c_master_init+0x294>)
     5d4:	4798      	blx	r3
     5d6:	2200      	movs	r2, #0
     5d8:	4b26      	ldr	r3, [pc, #152]	; (674 <i2c_master_init+0x2c0>)
     5da:	47b8      	blx	r7
     5dc:	0002      	movs	r2, r0
     5de:	000b      	movs	r3, r1
     5e0:	9800      	ldr	r0, [sp, #0]
     5e2:	9901      	ldr	r1, [sp, #4]
     5e4:	4c20      	ldr	r4, [pc, #128]	; (668 <i2c_master_init+0x2b4>)
     5e6:	47a0      	blx	r4
     5e8:	2200      	movs	r2, #0
     5ea:	4b1e      	ldr	r3, [pc, #120]	; (664 <i2c_master_init+0x2b0>)
     5ec:	4c1c      	ldr	r4, [pc, #112]	; (660 <i2c_master_init+0x2ac>)
     5ee:	47a0      	blx	r4
     5f0:	4b1e      	ldr	r3, [pc, #120]	; (66c <i2c_master_init+0x2b8>)
     5f2:	4798      	blx	r3
     5f4:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     5f6:	d00c      	beq.n	612 <i2c_master_init+0x25e>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     5f8:	0031      	movs	r1, r6
     5fa:	9807      	ldr	r0, [sp, #28]
     5fc:	4b1e      	ldr	r3, [pc, #120]	; (678 <i2c_master_init+0x2c4>)
     5fe:	4798      	blx	r3
     600:	3802      	subs	r0, #2
     602:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     604:	002b      	movs	r3, r5
     606:	2dff      	cmp	r5, #255	; 0xff
     608:	d80c      	bhi.n	624 <i2c_master_init+0x270>
     60a:	28ff      	cmp	r0, #255	; 0xff
     60c:	d9bc      	bls.n	588 <i2c_master_init+0x1d4>
     60e:	2040      	movs	r0, #64	; 0x40
     610:	e6f7      	b.n	402 <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     612:	0071      	lsls	r1, r6, #1
     614:	1e48      	subs	r0, r1, #1
     616:	9b07      	ldr	r3, [sp, #28]
     618:	469c      	mov	ip, r3
     61a:	4460      	add	r0, ip
     61c:	4b16      	ldr	r3, [pc, #88]	; (678 <i2c_master_init+0x2c4>)
     61e:	4798      	blx	r3
     620:	3801      	subs	r0, #1
     622:	e7ef      	b.n	604 <i2c_master_init+0x250>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     624:	2040      	movs	r0, #64	; 0x40
     626:	e6ec      	b.n	402 <i2c_master_init+0x4e>
     628:	00000d05 	.word	0x00000d05
     62c:	40000400 	.word	0x40000400
     630:	000017cd 	.word	0x000017cd
     634:	00001741 	.word	0x00001741
     638:	00000b41 	.word	0x00000b41
     63c:	000018c5 	.word	0x000018c5
     640:	41002000 	.word	0x41002000
     644:	000017e9 	.word	0x000017e9
     648:	00004125 	.word	0x00004125
     64c:	0000350d 	.word	0x0000350d
     650:	e826d695 	.word	0xe826d695
     654:	3e112e0b 	.word	0x3e112e0b
     658:	00002885 	.word	0x00002885
     65c:	40240000 	.word	0x40240000
     660:	00003a0d 	.word	0x00003a0d
     664:	3ff00000 	.word	0x3ff00000
     668:	00002ea5 	.word	0x00002ea5
     66c:	00004039 	.word	0x00004039
     670:	00000b8d 	.word	0x00000b8d
     674:	40080000 	.word	0x40080000
     678:	00002559 	.word	0x00002559

0000067c <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     67c:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     67e:	7e1a      	ldrb	r2, [r3, #24]
     680:	0792      	lsls	r2, r2, #30
     682:	d507      	bpl.n	694 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     684:	2202      	movs	r2, #2
     686:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     688:	8b5b      	ldrh	r3, [r3, #26]
     68a:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     68c:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     68e:	17db      	asrs	r3, r3, #31
     690:	4018      	ands	r0, r3
}
     692:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     694:	8b5a      	ldrh	r2, [r3, #26]
     696:	0752      	lsls	r2, r2, #29
     698:	d506      	bpl.n	6a8 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     69a:	6859      	ldr	r1, [r3, #4]
     69c:	22c0      	movs	r2, #192	; 0xc0
     69e:	0292      	lsls	r2, r2, #10
     6a0:	430a      	orrs	r2, r1
     6a2:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     6a4:	2018      	movs	r0, #24
     6a6:	e7f4      	b.n	692 <_i2c_master_address_response+0x16>
	return STATUS_OK;
     6a8:	2000      	movs	r0, #0
     6aa:	e7f2      	b.n	692 <_i2c_master_address_response+0x16>

000006ac <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     6ac:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     6ae:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     6b0:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     6b2:	2401      	movs	r4, #1
     6b4:	2502      	movs	r5, #2
     6b6:	7e11      	ldrb	r1, [r2, #24]
     6b8:	4221      	tst	r1, r4
     6ba:	d10b      	bne.n	6d4 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     6bc:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     6be:	4229      	tst	r1, r5
     6c0:	d106      	bne.n	6d0 <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     6c2:	3301      	adds	r3, #1
     6c4:	b29b      	uxth	r3, r3
     6c6:	8901      	ldrh	r1, [r0, #8]
     6c8:	4299      	cmp	r1, r3
     6ca:	d8f4      	bhi.n	6b6 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     6cc:	2012      	movs	r0, #18
     6ce:	e002      	b.n	6d6 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     6d0:	2000      	movs	r0, #0
     6d2:	e000      	b.n	6d6 <_i2c_master_wait_for_bus+0x2a>
     6d4:	2000      	movs	r0, #0
}
     6d6:	bd30      	pop	{r4, r5, pc}

000006d8 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     6d8:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     6da:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     6dc:	6862      	ldr	r2, [r4, #4]
     6de:	2380      	movs	r3, #128	; 0x80
     6e0:	02db      	lsls	r3, r3, #11
     6e2:	4313      	orrs	r3, r2
     6e4:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     6e6:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     6e8:	4b02      	ldr	r3, [pc, #8]	; (6f4 <_i2c_master_send_hs_master_code+0x1c>)
     6ea:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     6ec:	2301      	movs	r3, #1
     6ee:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     6f0:	bd10      	pop	{r4, pc}
     6f2:	46c0      	nop			; (mov r8, r8)
     6f4:	000006ad 	.word	0x000006ad

000006f8 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     6f8:	b5f0      	push	{r4, r5, r6, r7, lr}
     6fa:	46de      	mov	lr, fp
     6fc:	4657      	mov	r7, sl
     6fe:	464e      	mov	r6, r9
     700:	4645      	mov	r5, r8
     702:	b5e0      	push	{r5, r6, r7, lr}
     704:	b083      	sub	sp, #12
     706:	0006      	movs	r6, r0
     708:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     70a:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     70c:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     70e:	682b      	ldr	r3, [r5, #0]
     710:	011b      	lsls	r3, r3, #4
     712:	0fdb      	lsrs	r3, r3, #31
     714:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     716:	7a4b      	ldrb	r3, [r1, #9]
     718:	2b00      	cmp	r3, #0
     71a:	d12b      	bne.n	774 <_i2c_master_read_packet+0x7c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     71c:	686b      	ldr	r3, [r5, #4]
     71e:	4a58      	ldr	r2, [pc, #352]	; (880 <_i2c_master_read_packet+0x188>)
     720:	4013      	ands	r3, r2
     722:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     724:	464b      	mov	r3, r9
     726:	7a1b      	ldrb	r3, [r3, #8]
     728:	2b00      	cmp	r3, #0
     72a:	d127      	bne.n	77c <_i2c_master_read_packet+0x84>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     72c:	464b      	mov	r3, r9
     72e:	881b      	ldrh	r3, [r3, #0]
     730:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     732:	464a      	mov	r2, r9
     734:	7a52      	ldrb	r2, [r2, #9]
     736:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     738:	4313      	orrs	r3, r2
     73a:	2201      	movs	r2, #1
     73c:	4313      	orrs	r3, r2
     73e:	626b      	str	r3, [r5, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     740:	0030      	movs	r0, r6
     742:	4b50      	ldr	r3, [pc, #320]	; (884 <_i2c_master_read_packet+0x18c>)
     744:	4798      	blx	r3
     746:	9001      	str	r0, [sp, #4]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
     748:	4653      	mov	r3, sl
     74a:	2b00      	cmp	r3, #0
     74c:	d003      	beq.n	756 <_i2c_master_read_packet+0x5e>
     74e:	464b      	mov	r3, r9
     750:	885b      	ldrh	r3, [r3, #2]
     752:	2b01      	cmp	r3, #1
     754:	d03b      	beq.n	7ce <_i2c_master_read_packet+0xd6>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
     756:	686b      	ldr	r3, [r5, #4]
     758:	4a49      	ldr	r2, [pc, #292]	; (880 <_i2c_master_read_packet+0x188>)
     75a:	4013      	ands	r3, r2
     75c:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     75e:	9b01      	ldr	r3, [sp, #4]
     760:	2b00      	cmp	r3, #0
     762:	d03a      	beq.n	7da <_i2c_master_read_packet+0xe2>
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
     764:	9801      	ldr	r0, [sp, #4]
     766:	b003      	add	sp, #12
     768:	bc3c      	pop	{r2, r3, r4, r5}
     76a:	4690      	mov	r8, r2
     76c:	4699      	mov	r9, r3
     76e:	46a2      	mov	sl, r4
     770:	46ab      	mov	fp, r5
     772:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     774:	7a89      	ldrb	r1, [r1, #10]
     776:	4b44      	ldr	r3, [pc, #272]	; (888 <_i2c_master_read_packet+0x190>)
     778:	4798      	blx	r3
     77a:	e7cf      	b.n	71c <_i2c_master_read_packet+0x24>
		i2c_module->ADDR.reg = (packet->address << 1) |
     77c:	464b      	mov	r3, r9
     77e:	881b      	ldrh	r3, [r3, #0]
     780:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     782:	464a      	mov	r2, r9
     784:	7a52      	ldrb	r2, [r2, #9]
     786:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
     788:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     78a:	2280      	movs	r2, #128	; 0x80
     78c:	0212      	lsls	r2, r2, #8
     78e:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
     790:	626b      	str	r3, [r5, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
     792:	0030      	movs	r0, r6
     794:	4b3b      	ldr	r3, [pc, #236]	; (884 <_i2c_master_read_packet+0x18c>)
     796:	4798      	blx	r3
     798:	9001      	str	r0, [sp, #4]
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     79a:	686b      	ldr	r3, [r5, #4]
     79c:	4a38      	ldr	r2, [pc, #224]	; (880 <_i2c_master_read_packet+0x188>)
     79e:	4013      	ands	r3, r2
     7a0:	606b      	str	r3, [r5, #4]
		if (tmp_status == STATUS_OK) {
     7a2:	2800      	cmp	r0, #0
     7a4:	d1de      	bne.n	764 <_i2c_master_read_packet+0x6c>
			tmp_status = _i2c_master_address_response(module);
     7a6:	0030      	movs	r0, r6
     7a8:	4b38      	ldr	r3, [pc, #224]	; (88c <_i2c_master_read_packet+0x194>)
     7aa:	4798      	blx	r3
     7ac:	9001      	str	r0, [sp, #4]
		if (tmp_status == STATUS_OK) {
     7ae:	2800      	cmp	r0, #0
     7b0:	d1d8      	bne.n	764 <_i2c_master_read_packet+0x6c>
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     7b2:	464b      	mov	r3, r9
     7b4:	881b      	ldrh	r3, [r3, #0]
     7b6:	0a1b      	lsrs	r3, r3, #8
     7b8:	2278      	movs	r2, #120	; 0x78
     7ba:	4313      	orrs	r3, r2
     7bc:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     7be:	464a      	mov	r2, r9
     7c0:	7a52      	ldrb	r2, [r2, #9]
     7c2:	0392      	lsls	r2, r2, #14
     7c4:	2101      	movs	r1, #1
     7c6:	430a      	orrs	r2, r1
     7c8:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     7ca:	626b      	str	r3, [r5, #36]	; 0x24
     7cc:	e7b8      	b.n	740 <_i2c_master_read_packet+0x48>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     7ce:	686a      	ldr	r2, [r5, #4]
     7d0:	2380      	movs	r3, #128	; 0x80
     7d2:	02db      	lsls	r3, r3, #11
     7d4:	4313      	orrs	r3, r2
     7d6:	606b      	str	r3, [r5, #4]
     7d8:	e7c1      	b.n	75e <_i2c_master_read_packet+0x66>
		tmp_status = _i2c_master_address_response(module);
     7da:	0030      	movs	r0, r6
     7dc:	4b2b      	ldr	r3, [pc, #172]	; (88c <_i2c_master_read_packet+0x194>)
     7de:	4798      	blx	r3
     7e0:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     7e2:	2800      	cmp	r0, #0
     7e4:	d1be      	bne.n	764 <_i2c_master_read_packet+0x6c>
     7e6:	3c01      	subs	r4, #1
     7e8:	b2a4      	uxth	r4, r4
     7ea:	4680      	mov	r8, r0
		while (tmp_data_length--) {
     7ec:	4b28      	ldr	r3, [pc, #160]	; (890 <_i2c_master_read_packet+0x198>)
     7ee:	469b      	mov	fp, r3
     7f0:	e015      	b.n	81e <_i2c_master_read_packet+0x126>
					((sclsm_flag) && (tmp_data_length == 1)))) {
     7f2:	2c01      	cmp	r4, #1
     7f4:	d020      	beq.n	838 <_i2c_master_read_packet+0x140>
				_i2c_master_wait_for_sync(module);
     7f6:	0030      	movs	r0, r6
     7f8:	4b26      	ldr	r3, [pc, #152]	; (894 <_i2c_master_read_packet+0x19c>)
     7fa:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
     7fc:	4643      	mov	r3, r8
     7fe:	1c5f      	adds	r7, r3, #1
     800:	b2bf      	uxth	r7, r7
     802:	2328      	movs	r3, #40	; 0x28
     804:	5ceb      	ldrb	r3, [r5, r3]
     806:	464a      	mov	r2, r9
     808:	6852      	ldr	r2, [r2, #4]
     80a:	4641      	mov	r1, r8
     80c:	5453      	strb	r3, [r2, r1]
				tmp_status = _i2c_master_wait_for_bus(module);
     80e:	0030      	movs	r0, r6
     810:	4b1c      	ldr	r3, [pc, #112]	; (884 <_i2c_master_read_packet+0x18c>)
     812:	4798      	blx	r3
     814:	3c01      	subs	r4, #1
     816:	b2a4      	uxth	r4, r4
			if (tmp_status != STATUS_OK) {
     818:	2800      	cmp	r0, #0
     81a:	d115      	bne.n	848 <_i2c_master_read_packet+0x150>
				packet->data[counter++] = i2c_module->DATA.reg;
     81c:	46b8      	mov	r8, r7
		while (tmp_data_length--) {
     81e:	455c      	cmp	r4, fp
     820:	d014      	beq.n	84c <_i2c_master_read_packet+0x154>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     822:	8b6b      	ldrh	r3, [r5, #26]
     824:	069b      	lsls	r3, r3, #26
     826:	d527      	bpl.n	878 <_i2c_master_read_packet+0x180>
			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
     828:	7af3      	ldrb	r3, [r6, #11]
     82a:	2b00      	cmp	r3, #0
     82c:	d0e3      	beq.n	7f6 <_i2c_master_read_packet+0xfe>
     82e:	4653      	mov	r3, sl
     830:	2b00      	cmp	r3, #0
     832:	d1de      	bne.n	7f2 <_i2c_master_read_packet+0xfa>
     834:	2c00      	cmp	r4, #0
     836:	d1de      	bne.n	7f6 <_i2c_master_read_packet+0xfe>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     838:	686a      	ldr	r2, [r5, #4]
     83a:	2380      	movs	r3, #128	; 0x80
     83c:	02db      	lsls	r3, r3, #11
     83e:	4313      	orrs	r3, r2
     840:	606b      	str	r3, [r5, #4]
     842:	3c01      	subs	r4, #1
     844:	b2a4      	uxth	r4, r4
     846:	e7ea      	b.n	81e <_i2c_master_read_packet+0x126>
				packet->data[counter++] = i2c_module->DATA.reg;
     848:	46b8      	mov	r8, r7
				tmp_status = _i2c_master_wait_for_bus(module);
     84a:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     84c:	7ab3      	ldrb	r3, [r6, #10]
     84e:	2b00      	cmp	r3, #0
     850:	d109      	bne.n	866 <_i2c_master_read_packet+0x16e>
		_i2c_master_wait_for_sync(module);
     852:	0030      	movs	r0, r6
     854:	4b0f      	ldr	r3, [pc, #60]	; (894 <_i2c_master_read_packet+0x19c>)
     856:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
     858:	2328      	movs	r3, #40	; 0x28
     85a:	5cea      	ldrb	r2, [r5, r3]
     85c:	464b      	mov	r3, r9
     85e:	685b      	ldr	r3, [r3, #4]
     860:	4641      	mov	r1, r8
     862:	545a      	strb	r2, [r3, r1]
     864:	e77e      	b.n	764 <_i2c_master_read_packet+0x6c>
			_i2c_master_wait_for_sync(module);
     866:	0030      	movs	r0, r6
     868:	4b0a      	ldr	r3, [pc, #40]	; (894 <_i2c_master_read_packet+0x19c>)
     86a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     86c:	686a      	ldr	r2, [r5, #4]
     86e:	23c0      	movs	r3, #192	; 0xc0
     870:	029b      	lsls	r3, r3, #10
     872:	4313      	orrs	r3, r2
     874:	606b      	str	r3, [r5, #4]
     876:	e7ec      	b.n	852 <_i2c_master_read_packet+0x15a>
				return STATUS_ERR_PACKET_COLLISION;
     878:	2341      	movs	r3, #65	; 0x41
     87a:	9301      	str	r3, [sp, #4]
     87c:	e772      	b.n	764 <_i2c_master_read_packet+0x6c>
     87e:	46c0      	nop			; (mov r8, r8)
     880:	fffbffff 	.word	0xfffbffff
     884:	000006ad 	.word	0x000006ad
     888:	000006d9 	.word	0x000006d9
     88c:	0000067d 	.word	0x0000067d
     890:	0000ffff 	.word	0x0000ffff
     894:	000003a9 	.word	0x000003a9

00000898 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     898:	b5f0      	push	{r4, r5, r6, r7, lr}
     89a:	46de      	mov	lr, fp
     89c:	4657      	mov	r7, sl
     89e:	464e      	mov	r6, r9
     8a0:	4645      	mov	r5, r8
     8a2:	b5e0      	push	{r5, r6, r7, lr}
     8a4:	b083      	sub	sp, #12
     8a6:	0006      	movs	r6, r0
     8a8:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     8aa:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     8ac:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
     8ae:	4b32      	ldr	r3, [pc, #200]	; (978 <_i2c_master_write_packet+0xe0>)
     8b0:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     8b2:	7a7b      	ldrb	r3, [r7, #9]
     8b4:	2b00      	cmp	r3, #0
     8b6:	d11d      	bne.n	8f4 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     8b8:	686b      	ldr	r3, [r5, #4]
     8ba:	4a30      	ldr	r2, [pc, #192]	; (97c <_i2c_master_write_packet+0xe4>)
     8bc:	4013      	ands	r3, r2
     8be:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     8c0:	7a3b      	ldrb	r3, [r7, #8]
     8c2:	2b00      	cmp	r3, #0
     8c4:	d01b      	beq.n	8fe <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     8c6:	883b      	ldrh	r3, [r7, #0]
     8c8:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     8ca:	7a7a      	ldrb	r2, [r7, #9]
     8cc:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     8ce:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     8d0:	2280      	movs	r2, #128	; 0x80
     8d2:	0212      	lsls	r2, r2, #8
     8d4:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     8d6:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     8d8:	0030      	movs	r0, r6
     8da:	4b29      	ldr	r3, [pc, #164]	; (980 <_i2c_master_write_packet+0xe8>)
     8dc:	4798      	blx	r3
     8de:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     8e0:	2800      	cmp	r0, #0
     8e2:	d013      	beq.n	90c <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
     8e4:	9801      	ldr	r0, [sp, #4]
     8e6:	b003      	add	sp, #12
     8e8:	bc3c      	pop	{r2, r3, r4, r5}
     8ea:	4690      	mov	r8, r2
     8ec:	4699      	mov	r9, r3
     8ee:	46a2      	mov	sl, r4
     8f0:	46ab      	mov	fp, r5
     8f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     8f4:	7ab9      	ldrb	r1, [r7, #10]
     8f6:	0030      	movs	r0, r6
     8f8:	4b22      	ldr	r3, [pc, #136]	; (984 <_i2c_master_write_packet+0xec>)
     8fa:	4798      	blx	r3
     8fc:	e7dc      	b.n	8b8 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     8fe:	883b      	ldrh	r3, [r7, #0]
     900:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     902:	7a7a      	ldrb	r2, [r7, #9]
     904:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     906:	4313      	orrs	r3, r2
     908:	626b      	str	r3, [r5, #36]	; 0x24
     90a:	e7e5      	b.n	8d8 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
     90c:	0030      	movs	r0, r6
     90e:	4b1e      	ldr	r3, [pc, #120]	; (988 <_i2c_master_write_packet+0xf0>)
     910:	4798      	blx	r3
     912:	1e03      	subs	r3, r0, #0
     914:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     916:	d1e5      	bne.n	8e4 <_i2c_master_write_packet+0x4c>
     918:	46a0      	mov	r8, r4
     91a:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     91c:	3320      	adds	r3, #32
     91e:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
     920:	4b15      	ldr	r3, [pc, #84]	; (978 <_i2c_master_write_packet+0xe0>)
     922:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
     924:	4b16      	ldr	r3, [pc, #88]	; (980 <_i2c_master_write_packet+0xe8>)
     926:	469a      	mov	sl, r3
		while (tmp_data_length--) {
     928:	4544      	cmp	r4, r8
     92a:	d015      	beq.n	958 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     92c:	8b6b      	ldrh	r3, [r5, #26]
     92e:	464a      	mov	r2, r9
     930:	4213      	tst	r3, r2
     932:	d01d      	beq.n	970 <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
     934:	0030      	movs	r0, r6
     936:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     938:	687b      	ldr	r3, [r7, #4]
     93a:	5d1a      	ldrb	r2, [r3, r4]
     93c:	2328      	movs	r3, #40	; 0x28
     93e:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
     940:	0030      	movs	r0, r6
     942:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
     944:	2800      	cmp	r0, #0
     946:	d106      	bne.n	956 <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     948:	8b6b      	ldrh	r3, [r5, #26]
     94a:	3401      	adds	r4, #1
     94c:	075b      	lsls	r3, r3, #29
     94e:	d5eb      	bpl.n	928 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
     950:	231e      	movs	r3, #30
     952:	9301      	str	r3, [sp, #4]
     954:	e000      	b.n	958 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
     956:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     958:	7ab3      	ldrb	r3, [r6, #10]
     95a:	2b00      	cmp	r3, #0
     95c:	d0c2      	beq.n	8e4 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
     95e:	0030      	movs	r0, r6
     960:	4b05      	ldr	r3, [pc, #20]	; (978 <_i2c_master_write_packet+0xe0>)
     962:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     964:	686a      	ldr	r2, [r5, #4]
     966:	23c0      	movs	r3, #192	; 0xc0
     968:	029b      	lsls	r3, r3, #10
     96a:	4313      	orrs	r3, r2
     96c:	606b      	str	r3, [r5, #4]
     96e:	e7b9      	b.n	8e4 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
     970:	2341      	movs	r3, #65	; 0x41
     972:	9301      	str	r3, [sp, #4]
     974:	e7b6      	b.n	8e4 <_i2c_master_write_packet+0x4c>
     976:	46c0      	nop			; (mov r8, r8)
     978:	000003a9 	.word	0x000003a9
     97c:	fffbffff 	.word	0xfffbffff
     980:	000006ad 	.word	0x000006ad
     984:	000006d9 	.word	0x000006d9
     988:	0000067d 	.word	0x0000067d

0000098c <i2c_master_read_packet_wait>:
{
     98c:	b510      	push	{r4, lr}
	module->send_stop = true;
     98e:	2301      	movs	r3, #1
     990:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     992:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
     994:	4b01      	ldr	r3, [pc, #4]	; (99c <i2c_master_read_packet_wait+0x10>)
     996:	4798      	blx	r3
}
     998:	bd10      	pop	{r4, pc}
     99a:	46c0      	nop			; (mov r8, r8)
     99c:	000006f9 	.word	0x000006f9

000009a0 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     9a0:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
     9a2:	2301      	movs	r3, #1
     9a4:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     9a6:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_write_packet(module, packet);
     9a8:	4b01      	ldr	r3, [pc, #4]	; (9b0 <i2c_master_write_packet_wait+0x10>)
     9aa:	4798      	blx	r3
}
     9ac:	bd10      	pop	{r4, pc}
     9ae:	46c0      	nop			; (mov r8, r8)
     9b0:	00000899 	.word	0x00000899

000009b4 <i2c_master_write_packet_wait_no_stop>:
 *                                      more data
 */
enum status_code i2c_master_write_packet_wait_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     9b4:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = false;
     9b6:	2300      	movs	r3, #0
     9b8:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     9ba:	3301      	adds	r3, #1
     9bc:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_write_packet(module, packet);
     9be:	4b01      	ldr	r3, [pc, #4]	; (9c4 <i2c_master_write_packet_wait_no_stop+0x10>)
     9c0:	4798      	blx	r3
}
     9c2:	bd10      	pop	{r4, pc}
     9c4:	00000899 	.word	0x00000899

000009c8 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     9c8:	b5f0      	push	{r4, r5, r6, r7, lr}
     9ca:	46de      	mov	lr, fp
     9cc:	4657      	mov	r7, sl
     9ce:	464e      	mov	r6, r9
     9d0:	4645      	mov	r5, r8
     9d2:	b5e0      	push	{r5, r6, r7, lr}
     9d4:	b087      	sub	sp, #28
     9d6:	4680      	mov	r8, r0
     9d8:	9104      	str	r1, [sp, #16]
     9da:	0016      	movs	r6, r2
     9dc:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     9de:	2200      	movs	r2, #0
     9e0:	2300      	movs	r3, #0
     9e2:	2100      	movs	r1, #0
     9e4:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     9e6:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     9e8:	2001      	movs	r0, #1
     9ea:	0021      	movs	r1, r4
     9ec:	9600      	str	r6, [sp, #0]
     9ee:	9701      	str	r7, [sp, #4]
     9f0:	465c      	mov	r4, fp
     9f2:	9403      	str	r4, [sp, #12]
     9f4:	4644      	mov	r4, r8
     9f6:	9405      	str	r4, [sp, #20]
     9f8:	e013      	b.n	a22 <long_division+0x5a>
     9fa:	2420      	movs	r4, #32
     9fc:	1a64      	subs	r4, r4, r1
     9fe:	0005      	movs	r5, r0
     a00:	40e5      	lsrs	r5, r4
     a02:	46a8      	mov	r8, r5
     a04:	e014      	b.n	a30 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     a06:	9c00      	ldr	r4, [sp, #0]
     a08:	9d01      	ldr	r5, [sp, #4]
     a0a:	1b12      	subs	r2, r2, r4
     a0c:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     a0e:	465c      	mov	r4, fp
     a10:	464d      	mov	r5, r9
     a12:	432c      	orrs	r4, r5
     a14:	46a3      	mov	fp, r4
     a16:	9c03      	ldr	r4, [sp, #12]
     a18:	4645      	mov	r5, r8
     a1a:	432c      	orrs	r4, r5
     a1c:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     a1e:	3901      	subs	r1, #1
     a20:	d325      	bcc.n	a6e <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     a22:	2420      	movs	r4, #32
     a24:	4264      	negs	r4, r4
     a26:	190c      	adds	r4, r1, r4
     a28:	d4e7      	bmi.n	9fa <long_division+0x32>
     a2a:	0005      	movs	r5, r0
     a2c:	40a5      	lsls	r5, r4
     a2e:	46a8      	mov	r8, r5
     a30:	0004      	movs	r4, r0
     a32:	408c      	lsls	r4, r1
     a34:	46a1      	mov	r9, r4
		r = r << 1;
     a36:	1892      	adds	r2, r2, r2
     a38:	415b      	adcs	r3, r3
     a3a:	0014      	movs	r4, r2
     a3c:	001d      	movs	r5, r3
		if (n & bit_shift) {
     a3e:	9e05      	ldr	r6, [sp, #20]
     a40:	464f      	mov	r7, r9
     a42:	403e      	ands	r6, r7
     a44:	46b4      	mov	ip, r6
     a46:	9e04      	ldr	r6, [sp, #16]
     a48:	4647      	mov	r7, r8
     a4a:	403e      	ands	r6, r7
     a4c:	46b2      	mov	sl, r6
     a4e:	4666      	mov	r6, ip
     a50:	4657      	mov	r7, sl
     a52:	433e      	orrs	r6, r7
     a54:	d003      	beq.n	a5e <long_division+0x96>
			r |= 0x01;
     a56:	0006      	movs	r6, r0
     a58:	4326      	orrs	r6, r4
     a5a:	0032      	movs	r2, r6
     a5c:	002b      	movs	r3, r5
		if (r >= d) {
     a5e:	9c00      	ldr	r4, [sp, #0]
     a60:	9d01      	ldr	r5, [sp, #4]
     a62:	429d      	cmp	r5, r3
     a64:	d8db      	bhi.n	a1e <long_division+0x56>
     a66:	d1ce      	bne.n	a06 <long_division+0x3e>
     a68:	4294      	cmp	r4, r2
     a6a:	d8d8      	bhi.n	a1e <long_division+0x56>
     a6c:	e7cb      	b.n	a06 <long_division+0x3e>
     a6e:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     a70:	4658      	mov	r0, fp
     a72:	0019      	movs	r1, r3
     a74:	b007      	add	sp, #28
     a76:	bc3c      	pop	{r2, r3, r4, r5}
     a78:	4690      	mov	r8, r2
     a7a:	4699      	mov	r9, r3
     a7c:	46a2      	mov	sl, r4
     a7e:	46ab      	mov	fp, r5
     a80:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000a82 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     a82:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     a84:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     a86:	2340      	movs	r3, #64	; 0x40
     a88:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     a8a:	4281      	cmp	r1, r0
     a8c:	d202      	bcs.n	a94 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     a8e:	0018      	movs	r0, r3
     a90:	bd10      	pop	{r4, pc}
		baud_calculated++;
     a92:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     a94:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     a96:	1c63      	adds	r3, r4, #1
     a98:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     a9a:	4288      	cmp	r0, r1
     a9c:	d9f9      	bls.n	a92 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     a9e:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     aa0:	2cff      	cmp	r4, #255	; 0xff
     aa2:	d8f4      	bhi.n	a8e <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     aa4:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     aa6:	2300      	movs	r3, #0
     aa8:	e7f1      	b.n	a8e <_sercom_get_sync_baud_val+0xc>
	...

00000aac <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     aac:	b5f0      	push	{r4, r5, r6, r7, lr}
     aae:	b083      	sub	sp, #12
     ab0:	000f      	movs	r7, r1
     ab2:	0016      	movs	r6, r2
     ab4:	aa08      	add	r2, sp, #32
     ab6:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     ab8:	0004      	movs	r4, r0
     aba:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     abc:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     abe:	42bc      	cmp	r4, r7
     ac0:	d902      	bls.n	ac8 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     ac2:	0010      	movs	r0, r2
     ac4:	b003      	add	sp, #12
     ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     ac8:	2b00      	cmp	r3, #0
     aca:	d114      	bne.n	af6 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     acc:	0002      	movs	r2, r0
     ace:	0008      	movs	r0, r1
     ad0:	2100      	movs	r1, #0
     ad2:	4c19      	ldr	r4, [pc, #100]	; (b38 <_sercom_get_async_baud_val+0x8c>)
     ad4:	47a0      	blx	r4
     ad6:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     ad8:	003a      	movs	r2, r7
     ada:	2300      	movs	r3, #0
     adc:	2000      	movs	r0, #0
     ade:	4c17      	ldr	r4, [pc, #92]	; (b3c <_sercom_get_async_baud_val+0x90>)
     ae0:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     ae2:	2200      	movs	r2, #0
     ae4:	2301      	movs	r3, #1
     ae6:	1a12      	subs	r2, r2, r0
     ae8:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     aea:	0c12      	lsrs	r2, r2, #16
     aec:	041b      	lsls	r3, r3, #16
     aee:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     af0:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     af2:	2200      	movs	r2, #0
     af4:	e7e5      	b.n	ac2 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     af6:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     af8:	2b01      	cmp	r3, #1
     afa:	d1f9      	bne.n	af0 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     afc:	000a      	movs	r2, r1
     afe:	2300      	movs	r3, #0
     b00:	2100      	movs	r1, #0
     b02:	4c0d      	ldr	r4, [pc, #52]	; (b38 <_sercom_get_async_baud_val+0x8c>)
     b04:	47a0      	blx	r4
     b06:	0002      	movs	r2, r0
     b08:	000b      	movs	r3, r1
     b0a:	9200      	str	r2, [sp, #0]
     b0c:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     b0e:	0038      	movs	r0, r7
     b10:	2100      	movs	r1, #0
     b12:	4c0a      	ldr	r4, [pc, #40]	; (b3c <_sercom_get_async_baud_val+0x90>)
     b14:	47a0      	blx	r4
     b16:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     b18:	2380      	movs	r3, #128	; 0x80
     b1a:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     b1c:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     b1e:	4298      	cmp	r0, r3
     b20:	d8cf      	bhi.n	ac2 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     b22:	0f79      	lsrs	r1, r7, #29
     b24:	00f8      	lsls	r0, r7, #3
     b26:	9a00      	ldr	r2, [sp, #0]
     b28:	9b01      	ldr	r3, [sp, #4]
     b2a:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     b2c:	00ea      	lsls	r2, r5, #3
     b2e:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     b30:	b2d2      	uxtb	r2, r2
     b32:	0352      	lsls	r2, r2, #13
     b34:	432a      	orrs	r2, r5
     b36:	e7db      	b.n	af0 <_sercom_get_async_baud_val+0x44>
     b38:	000026b1 	.word	0x000026b1
     b3c:	000009c9 	.word	0x000009c9

00000b40 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     b40:	b510      	push	{r4, lr}
     b42:	b082      	sub	sp, #8
     b44:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     b46:	4b0e      	ldr	r3, [pc, #56]	; (b80 <sercom_set_gclk_generator+0x40>)
     b48:	781b      	ldrb	r3, [r3, #0]
     b4a:	2b00      	cmp	r3, #0
     b4c:	d007      	beq.n	b5e <sercom_set_gclk_generator+0x1e>
     b4e:	2900      	cmp	r1, #0
     b50:	d105      	bne.n	b5e <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     b52:	4b0b      	ldr	r3, [pc, #44]	; (b80 <sercom_set_gclk_generator+0x40>)
     b54:	785b      	ldrb	r3, [r3, #1]
     b56:	4283      	cmp	r3, r0
     b58:	d010      	beq.n	b7c <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     b5a:	201d      	movs	r0, #29
     b5c:	e00c      	b.n	b78 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     b5e:	a901      	add	r1, sp, #4
     b60:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     b62:	2013      	movs	r0, #19
     b64:	4b07      	ldr	r3, [pc, #28]	; (b84 <sercom_set_gclk_generator+0x44>)
     b66:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     b68:	2013      	movs	r0, #19
     b6a:	4b07      	ldr	r3, [pc, #28]	; (b88 <sercom_set_gclk_generator+0x48>)
     b6c:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     b6e:	4b04      	ldr	r3, [pc, #16]	; (b80 <sercom_set_gclk_generator+0x40>)
     b70:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     b72:	2201      	movs	r2, #1
     b74:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     b76:	2000      	movs	r0, #0
}
     b78:	b002      	add	sp, #8
     b7a:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     b7c:	2000      	movs	r0, #0
     b7e:	e7fb      	b.n	b78 <sercom_set_gclk_generator+0x38>
     b80:	20000098 	.word	0x20000098
     b84:	000017cd 	.word	0x000017cd
     b88:	00001741 	.word	0x00001741

00000b8c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     b8c:	4b40      	ldr	r3, [pc, #256]	; (c90 <_sercom_get_default_pad+0x104>)
     b8e:	4298      	cmp	r0, r3
     b90:	d031      	beq.n	bf6 <_sercom_get_default_pad+0x6a>
     b92:	d90a      	bls.n	baa <_sercom_get_default_pad+0x1e>
     b94:	4b3f      	ldr	r3, [pc, #252]	; (c94 <_sercom_get_default_pad+0x108>)
     b96:	4298      	cmp	r0, r3
     b98:	d04d      	beq.n	c36 <_sercom_get_default_pad+0xaa>
     b9a:	4b3f      	ldr	r3, [pc, #252]	; (c98 <_sercom_get_default_pad+0x10c>)
     b9c:	4298      	cmp	r0, r3
     b9e:	d05a      	beq.n	c56 <_sercom_get_default_pad+0xca>
     ba0:	4b3e      	ldr	r3, [pc, #248]	; (c9c <_sercom_get_default_pad+0x110>)
     ba2:	4298      	cmp	r0, r3
     ba4:	d037      	beq.n	c16 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     ba6:	2000      	movs	r0, #0
}
     ba8:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     baa:	4b3d      	ldr	r3, [pc, #244]	; (ca0 <_sercom_get_default_pad+0x114>)
     bac:	4298      	cmp	r0, r3
     bae:	d00c      	beq.n	bca <_sercom_get_default_pad+0x3e>
     bb0:	4b3c      	ldr	r3, [pc, #240]	; (ca4 <_sercom_get_default_pad+0x118>)
     bb2:	4298      	cmp	r0, r3
     bb4:	d1f7      	bne.n	ba6 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     bb6:	2901      	cmp	r1, #1
     bb8:	d017      	beq.n	bea <_sercom_get_default_pad+0x5e>
     bba:	2900      	cmp	r1, #0
     bbc:	d05d      	beq.n	c7a <_sercom_get_default_pad+0xee>
     bbe:	2902      	cmp	r1, #2
     bc0:	d015      	beq.n	bee <_sercom_get_default_pad+0x62>
     bc2:	2903      	cmp	r1, #3
     bc4:	d015      	beq.n	bf2 <_sercom_get_default_pad+0x66>
	return 0;
     bc6:	2000      	movs	r0, #0
     bc8:	e7ee      	b.n	ba8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     bca:	2901      	cmp	r1, #1
     bcc:	d007      	beq.n	bde <_sercom_get_default_pad+0x52>
     bce:	2900      	cmp	r1, #0
     bd0:	d051      	beq.n	c76 <_sercom_get_default_pad+0xea>
     bd2:	2902      	cmp	r1, #2
     bd4:	d005      	beq.n	be2 <_sercom_get_default_pad+0x56>
     bd6:	2903      	cmp	r1, #3
     bd8:	d005      	beq.n	be6 <_sercom_get_default_pad+0x5a>
	return 0;
     bda:	2000      	movs	r0, #0
     bdc:	e7e4      	b.n	ba8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     bde:	4832      	ldr	r0, [pc, #200]	; (ca8 <_sercom_get_default_pad+0x11c>)
     be0:	e7e2      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     be2:	4832      	ldr	r0, [pc, #200]	; (cac <_sercom_get_default_pad+0x120>)
     be4:	e7e0      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     be6:	4832      	ldr	r0, [pc, #200]	; (cb0 <_sercom_get_default_pad+0x124>)
     be8:	e7de      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     bea:	4832      	ldr	r0, [pc, #200]	; (cb4 <_sercom_get_default_pad+0x128>)
     bec:	e7dc      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     bee:	4832      	ldr	r0, [pc, #200]	; (cb8 <_sercom_get_default_pad+0x12c>)
     bf0:	e7da      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     bf2:	4832      	ldr	r0, [pc, #200]	; (cbc <_sercom_get_default_pad+0x130>)
     bf4:	e7d8      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     bf6:	2901      	cmp	r1, #1
     bf8:	d007      	beq.n	c0a <_sercom_get_default_pad+0x7e>
     bfa:	2900      	cmp	r1, #0
     bfc:	d03f      	beq.n	c7e <_sercom_get_default_pad+0xf2>
     bfe:	2902      	cmp	r1, #2
     c00:	d005      	beq.n	c0e <_sercom_get_default_pad+0x82>
     c02:	2903      	cmp	r1, #3
     c04:	d005      	beq.n	c12 <_sercom_get_default_pad+0x86>
	return 0;
     c06:	2000      	movs	r0, #0
     c08:	e7ce      	b.n	ba8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c0a:	482d      	ldr	r0, [pc, #180]	; (cc0 <_sercom_get_default_pad+0x134>)
     c0c:	e7cc      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c0e:	482d      	ldr	r0, [pc, #180]	; (cc4 <_sercom_get_default_pad+0x138>)
     c10:	e7ca      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c12:	482d      	ldr	r0, [pc, #180]	; (cc8 <_sercom_get_default_pad+0x13c>)
     c14:	e7c8      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c16:	2901      	cmp	r1, #1
     c18:	d007      	beq.n	c2a <_sercom_get_default_pad+0x9e>
     c1a:	2900      	cmp	r1, #0
     c1c:	d031      	beq.n	c82 <_sercom_get_default_pad+0xf6>
     c1e:	2902      	cmp	r1, #2
     c20:	d005      	beq.n	c2e <_sercom_get_default_pad+0xa2>
     c22:	2903      	cmp	r1, #3
     c24:	d005      	beq.n	c32 <_sercom_get_default_pad+0xa6>
	return 0;
     c26:	2000      	movs	r0, #0
     c28:	e7be      	b.n	ba8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c2a:	4828      	ldr	r0, [pc, #160]	; (ccc <_sercom_get_default_pad+0x140>)
     c2c:	e7bc      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c2e:	4828      	ldr	r0, [pc, #160]	; (cd0 <_sercom_get_default_pad+0x144>)
     c30:	e7ba      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c32:	4828      	ldr	r0, [pc, #160]	; (cd4 <_sercom_get_default_pad+0x148>)
     c34:	e7b8      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c36:	2901      	cmp	r1, #1
     c38:	d007      	beq.n	c4a <_sercom_get_default_pad+0xbe>
     c3a:	2900      	cmp	r1, #0
     c3c:	d023      	beq.n	c86 <_sercom_get_default_pad+0xfa>
     c3e:	2902      	cmp	r1, #2
     c40:	d005      	beq.n	c4e <_sercom_get_default_pad+0xc2>
     c42:	2903      	cmp	r1, #3
     c44:	d005      	beq.n	c52 <_sercom_get_default_pad+0xc6>
	return 0;
     c46:	2000      	movs	r0, #0
     c48:	e7ae      	b.n	ba8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c4a:	4823      	ldr	r0, [pc, #140]	; (cd8 <_sercom_get_default_pad+0x14c>)
     c4c:	e7ac      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c4e:	4823      	ldr	r0, [pc, #140]	; (cdc <_sercom_get_default_pad+0x150>)
     c50:	e7aa      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c52:	4823      	ldr	r0, [pc, #140]	; (ce0 <_sercom_get_default_pad+0x154>)
     c54:	e7a8      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c56:	2901      	cmp	r1, #1
     c58:	d007      	beq.n	c6a <_sercom_get_default_pad+0xde>
     c5a:	2900      	cmp	r1, #0
     c5c:	d015      	beq.n	c8a <_sercom_get_default_pad+0xfe>
     c5e:	2902      	cmp	r1, #2
     c60:	d005      	beq.n	c6e <_sercom_get_default_pad+0xe2>
     c62:	2903      	cmp	r1, #3
     c64:	d005      	beq.n	c72 <_sercom_get_default_pad+0xe6>
	return 0;
     c66:	2000      	movs	r0, #0
     c68:	e79e      	b.n	ba8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c6a:	481e      	ldr	r0, [pc, #120]	; (ce4 <_sercom_get_default_pad+0x158>)
     c6c:	e79c      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c6e:	481e      	ldr	r0, [pc, #120]	; (ce8 <_sercom_get_default_pad+0x15c>)
     c70:	e79a      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c72:	481e      	ldr	r0, [pc, #120]	; (cec <_sercom_get_default_pad+0x160>)
     c74:	e798      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c76:	481e      	ldr	r0, [pc, #120]	; (cf0 <_sercom_get_default_pad+0x164>)
     c78:	e796      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c7a:	2003      	movs	r0, #3
     c7c:	e794      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c7e:	481d      	ldr	r0, [pc, #116]	; (cf4 <_sercom_get_default_pad+0x168>)
     c80:	e792      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c82:	481d      	ldr	r0, [pc, #116]	; (cf8 <_sercom_get_default_pad+0x16c>)
     c84:	e790      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c86:	481d      	ldr	r0, [pc, #116]	; (cfc <_sercom_get_default_pad+0x170>)
     c88:	e78e      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c8a:	481d      	ldr	r0, [pc, #116]	; (d00 <_sercom_get_default_pad+0x174>)
     c8c:	e78c      	b.n	ba8 <_sercom_get_default_pad+0x1c>
     c8e:	46c0      	nop			; (mov r8, r8)
     c90:	42001000 	.word	0x42001000
     c94:	42001800 	.word	0x42001800
     c98:	42001c00 	.word	0x42001c00
     c9c:	42001400 	.word	0x42001400
     ca0:	42000800 	.word	0x42000800
     ca4:	42000c00 	.word	0x42000c00
     ca8:	00050003 	.word	0x00050003
     cac:	00060003 	.word	0x00060003
     cb0:	00070003 	.word	0x00070003
     cb4:	00010003 	.word	0x00010003
     cb8:	001e0003 	.word	0x001e0003
     cbc:	001f0003 	.word	0x001f0003
     cc0:	00090003 	.word	0x00090003
     cc4:	000a0003 	.word	0x000a0003
     cc8:	000b0003 	.word	0x000b0003
     ccc:	00110003 	.word	0x00110003
     cd0:	00120003 	.word	0x00120003
     cd4:	00130003 	.word	0x00130003
     cd8:	000d0003 	.word	0x000d0003
     cdc:	000e0003 	.word	0x000e0003
     ce0:	000f0003 	.word	0x000f0003
     ce4:	00170003 	.word	0x00170003
     ce8:	00180003 	.word	0x00180003
     cec:	00190003 	.word	0x00190003
     cf0:	00040003 	.word	0x00040003
     cf4:	00080003 	.word	0x00080003
     cf8:	00100003 	.word	0x00100003
     cfc:	000c0003 	.word	0x000c0003
     d00:	00160003 	.word	0x00160003

00000d04 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     d04:	b530      	push	{r4, r5, lr}
     d06:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     d08:	4b0b      	ldr	r3, [pc, #44]	; (d38 <_sercom_get_sercom_inst_index+0x34>)
     d0a:	466a      	mov	r2, sp
     d0c:	cb32      	ldmia	r3!, {r1, r4, r5}
     d0e:	c232      	stmia	r2!, {r1, r4, r5}
     d10:	cb32      	ldmia	r3!, {r1, r4, r5}
     d12:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     d14:	9b00      	ldr	r3, [sp, #0]
     d16:	4283      	cmp	r3, r0
     d18:	d00b      	beq.n	d32 <_sercom_get_sercom_inst_index+0x2e>
     d1a:	2301      	movs	r3, #1
     d1c:	009a      	lsls	r2, r3, #2
     d1e:	4669      	mov	r1, sp
     d20:	5852      	ldr	r2, [r2, r1]
     d22:	4282      	cmp	r2, r0
     d24:	d006      	beq.n	d34 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     d26:	3301      	adds	r3, #1
     d28:	2b06      	cmp	r3, #6
     d2a:	d1f7      	bne.n	d1c <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     d2c:	2000      	movs	r0, #0
}
     d2e:	b007      	add	sp, #28
     d30:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     d32:	2300      	movs	r3, #0
			return i;
     d34:	b2d8      	uxtb	r0, r3
     d36:	e7fa      	b.n	d2e <_sercom_get_sercom_inst_index+0x2a>
     d38:	00004cf4 	.word	0x00004cf4

00000d3c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     d3c:	b5f0      	push	{r4, r5, r6, r7, lr}
     d3e:	46de      	mov	lr, fp
     d40:	4657      	mov	r7, sl
     d42:	464e      	mov	r6, r9
     d44:	4645      	mov	r5, r8
     d46:	b5e0      	push	{r5, r6, r7, lr}
     d48:	b091      	sub	sp, #68	; 0x44
     d4a:	0005      	movs	r5, r0
     d4c:	000c      	movs	r4, r1
     d4e:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     d50:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     d52:	0008      	movs	r0, r1
     d54:	4bab      	ldr	r3, [pc, #684]	; (1004 <usart_init+0x2c8>)
     d56:	4798      	blx	r3
     d58:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d5a:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     d5c:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d5e:	07db      	lsls	r3, r3, #31
     d60:	d506      	bpl.n	d70 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     d62:	b011      	add	sp, #68	; 0x44
     d64:	bc3c      	pop	{r2, r3, r4, r5}
     d66:	4690      	mov	r8, r2
     d68:	4699      	mov	r9, r3
     d6a:	46a2      	mov	sl, r4
     d6c:	46ab      	mov	fp, r5
     d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d70:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     d72:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d74:	079b      	lsls	r3, r3, #30
     d76:	d4f4      	bmi.n	d62 <usart_init+0x26>
     d78:	49a3      	ldr	r1, [pc, #652]	; (1008 <usart_init+0x2cc>)
     d7a:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     d7c:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     d7e:	2301      	movs	r3, #1
     d80:	40bb      	lsls	r3, r7
     d82:	4303      	orrs	r3, r0
     d84:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     d86:	a90f      	add	r1, sp, #60	; 0x3c
     d88:	272d      	movs	r7, #45	; 0x2d
     d8a:	5df3      	ldrb	r3, [r6, r7]
     d8c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     d8e:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     d90:	b2d3      	uxtb	r3, r2
     d92:	9302      	str	r3, [sp, #8]
     d94:	0018      	movs	r0, r3
     d96:	4b9d      	ldr	r3, [pc, #628]	; (100c <usart_init+0x2d0>)
     d98:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     d9a:	9802      	ldr	r0, [sp, #8]
     d9c:	4b9c      	ldr	r3, [pc, #624]	; (1010 <usart_init+0x2d4>)
     d9e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     da0:	5df0      	ldrb	r0, [r6, r7]
     da2:	2100      	movs	r1, #0
     da4:	4b9b      	ldr	r3, [pc, #620]	; (1014 <usart_init+0x2d8>)
     da6:	4798      	blx	r3
	module->character_size = config->character_size;
     da8:	7af3      	ldrb	r3, [r6, #11]
     daa:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     dac:	2324      	movs	r3, #36	; 0x24
     dae:	5cf3      	ldrb	r3, [r6, r3]
     db0:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     db2:	2325      	movs	r3, #37	; 0x25
     db4:	5cf3      	ldrb	r3, [r6, r3]
     db6:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
     db8:	7ef3      	ldrb	r3, [r6, #27]
     dba:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     dbc:	7f33      	ldrb	r3, [r6, #28]
     dbe:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
     dc0:	682b      	ldr	r3, [r5, #0]
     dc2:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     dc4:	0018      	movs	r0, r3
     dc6:	4b8f      	ldr	r3, [pc, #572]	; (1004 <usart_init+0x2c8>)
     dc8:	4798      	blx	r3
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     dca:	3014      	adds	r0, #20
	uint16_t baud  = 0;
     dcc:	2200      	movs	r2, #0
     dce:	230e      	movs	r3, #14
     dd0:	a906      	add	r1, sp, #24
     dd2:	468c      	mov	ip, r1
     dd4:	4463      	add	r3, ip
     dd6:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
     dd8:	8a32      	ldrh	r2, [r6, #16]
     dda:	9202      	str	r2, [sp, #8]
     ddc:	2380      	movs	r3, #128	; 0x80
     dde:	01db      	lsls	r3, r3, #7
     de0:	429a      	cmp	r2, r3
     de2:	d100      	bne.n	de6 <usart_init+0xaa>
     de4:	e09b      	b.n	f1e <usart_init+0x1e2>
     de6:	d90f      	bls.n	e08 <usart_init+0xcc>
     de8:	23c0      	movs	r3, #192	; 0xc0
     dea:	01db      	lsls	r3, r3, #7
     dec:	9a02      	ldr	r2, [sp, #8]
     dee:	429a      	cmp	r2, r3
     df0:	d100      	bne.n	df4 <usart_init+0xb8>
     df2:	e08f      	b.n	f14 <usart_init+0x1d8>
     df4:	2380      	movs	r3, #128	; 0x80
     df6:	021b      	lsls	r3, r3, #8
     df8:	429a      	cmp	r2, r3
     dfa:	d000      	beq.n	dfe <usart_init+0xc2>
     dfc:	e0fd      	b.n	ffa <usart_init+0x2be>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     dfe:	2303      	movs	r3, #3
     e00:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     e02:	2300      	movs	r3, #0
     e04:	9307      	str	r3, [sp, #28]
     e06:	e008      	b.n	e1a <usart_init+0xde>
	switch (config->sample_rate) {
     e08:	2380      	movs	r3, #128	; 0x80
     e0a:	019b      	lsls	r3, r3, #6
     e0c:	429a      	cmp	r2, r3
     e0e:	d000      	beq.n	e12 <usart_init+0xd6>
     e10:	e0f3      	b.n	ffa <usart_init+0x2be>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     e12:	2310      	movs	r3, #16
     e14:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     e16:	3b0f      	subs	r3, #15
     e18:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
     e1a:	6833      	ldr	r3, [r6, #0]
     e1c:	469b      	mov	fp, r3
		(uint32_t)config->mux_setting |
     e1e:	68f3      	ldr	r3, [r6, #12]
     e20:	9305      	str	r3, [sp, #20]
		config->sample_adjustment |
     e22:	6973      	ldr	r3, [r6, #20]
     e24:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     e26:	7e33      	ldrb	r3, [r6, #24]
     e28:	9303      	str	r3, [sp, #12]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     e2a:	2326      	movs	r3, #38	; 0x26
     e2c:	5cf3      	ldrb	r3, [r6, r3]
     e2e:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     e30:	6873      	ldr	r3, [r6, #4]
     e32:	4699      	mov	r9, r3
	switch (transfer_mode)
     e34:	2b00      	cmp	r3, #0
     e36:	d100      	bne.n	e3a <usart_init+0xfe>
     e38:	e09d      	b.n	f76 <usart_init+0x23a>
     e3a:	2380      	movs	r3, #128	; 0x80
     e3c:	055b      	lsls	r3, r3, #21
     e3e:	4599      	cmp	r9, r3
     e40:	d100      	bne.n	e44 <usart_init+0x108>
     e42:	e081      	b.n	f48 <usart_init+0x20c>
	if(config->encoding_format_enable) {
     e44:	7e73      	ldrb	r3, [r6, #25]
     e46:	2b00      	cmp	r3, #0
     e48:	d002      	beq.n	e50 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     e4a:	7eb3      	ldrb	r3, [r6, #26]
     e4c:	4642      	mov	r2, r8
     e4e:	7393      	strb	r3, [r2, #14]
	usart_hw->BAUD.reg = baud;
     e50:	230e      	movs	r3, #14
     e52:	aa06      	add	r2, sp, #24
     e54:	4694      	mov	ip, r2
     e56:	4463      	add	r3, ip
     e58:	881b      	ldrh	r3, [r3, #0]
     e5a:	4642      	mov	r2, r8
     e5c:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
     e5e:	465b      	mov	r3, fp
     e60:	9a05      	ldr	r2, [sp, #20]
     e62:	4313      	orrs	r3, r2
     e64:	9a04      	ldr	r2, [sp, #16]
     e66:	4313      	orrs	r3, r2
     e68:	464a      	mov	r2, r9
     e6a:	4313      	orrs	r3, r2
     e6c:	9f02      	ldr	r7, [sp, #8]
     e6e:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     e70:	9b03      	ldr	r3, [sp, #12]
     e72:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
     e74:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     e76:	4653      	mov	r3, sl
     e78:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     e7a:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
     e7c:	2327      	movs	r3, #39	; 0x27
     e7e:	5cf3      	ldrb	r3, [r6, r3]
     e80:	2b00      	cmp	r3, #0
     e82:	d101      	bne.n	e88 <usart_init+0x14c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     e84:	3304      	adds	r3, #4
     e86:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     e88:	7e73      	ldrb	r3, [r6, #25]
     e8a:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     e8c:	7f32      	ldrb	r2, [r6, #28]
     e8e:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     e90:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     e92:	7f72      	ldrb	r2, [r6, #29]
     e94:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     e96:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     e98:	2224      	movs	r2, #36	; 0x24
     e9a:	5cb2      	ldrb	r2, [r6, r2]
     e9c:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     e9e:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     ea0:	2225      	movs	r2, #37	; 0x25
     ea2:	5cb2      	ldrb	r2, [r6, r2]
     ea4:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     ea6:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
     ea8:	7ab1      	ldrb	r1, [r6, #10]
     eaa:	7af2      	ldrb	r2, [r6, #11]
     eac:	4311      	orrs	r1, r2
     eae:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
     eb0:	8933      	ldrh	r3, [r6, #8]
     eb2:	2bff      	cmp	r3, #255	; 0xff
     eb4:	d100      	bne.n	eb8 <usart_init+0x17c>
     eb6:	e082      	b.n	fbe <usart_init+0x282>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     eb8:	2280      	movs	r2, #128	; 0x80
     eba:	0452      	lsls	r2, r2, #17
     ebc:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     ebe:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     ec0:	232c      	movs	r3, #44	; 0x2c
     ec2:	5cf3      	ldrb	r3, [r6, r3]
     ec4:	2b00      	cmp	r3, #0
     ec6:	d103      	bne.n	ed0 <usart_init+0x194>
     ec8:	4b53      	ldr	r3, [pc, #332]	; (1018 <usart_init+0x2dc>)
     eca:	789b      	ldrb	r3, [r3, #2]
     ecc:	079b      	lsls	r3, r3, #30
     ece:	d501      	bpl.n	ed4 <usart_init+0x198>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     ed0:	2380      	movs	r3, #128	; 0x80
     ed2:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     ed4:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     ed6:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     ed8:	2b00      	cmp	r3, #0
     eda:	d1fc      	bne.n	ed6 <usart_init+0x19a>
	usart_hw->CTRLB.reg = ctrlb;
     edc:	4643      	mov	r3, r8
     ede:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
     ee0:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     ee2:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     ee4:	2b00      	cmp	r3, #0
     ee6:	d1fc      	bne.n	ee2 <usart_init+0x1a6>
	usart_hw->CTRLA.reg = ctrla;
     ee8:	4643      	mov	r3, r8
     eea:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     eec:	ab0e      	add	r3, sp, #56	; 0x38
     eee:	2280      	movs	r2, #128	; 0x80
     ef0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     ef2:	2200      	movs	r2, #0
     ef4:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
     ef6:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     ef8:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     efa:	6b33      	ldr	r3, [r6, #48]	; 0x30
     efc:	930a      	str	r3, [sp, #40]	; 0x28
     efe:	6b73      	ldr	r3, [r6, #52]	; 0x34
     f00:	930b      	str	r3, [sp, #44]	; 0x2c
     f02:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     f04:	930c      	str	r3, [sp, #48]	; 0x30
     f06:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     f08:	9302      	str	r3, [sp, #8]
     f0a:	930d      	str	r3, [sp, #52]	; 0x34
     f0c:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     f0e:	ad0a      	add	r5, sp, #40	; 0x28
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     f10:	4e42      	ldr	r6, [pc, #264]	; (101c <usart_init+0x2e0>)
     f12:	e063      	b.n	fdc <usart_init+0x2a0>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     f14:	2308      	movs	r3, #8
     f16:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     f18:	3b07      	subs	r3, #7
     f1a:	9307      	str	r3, [sp, #28]
     f1c:	e77d      	b.n	e1a <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
     f1e:	6833      	ldr	r3, [r6, #0]
     f20:	469b      	mov	fp, r3
		(uint32_t)config->mux_setting |
     f22:	68f3      	ldr	r3, [r6, #12]
     f24:	9305      	str	r3, [sp, #20]
		config->sample_adjustment |
     f26:	6973      	ldr	r3, [r6, #20]
     f28:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     f2a:	7e33      	ldrb	r3, [r6, #24]
     f2c:	9303      	str	r3, [sp, #12]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     f2e:	2326      	movs	r3, #38	; 0x26
     f30:	5cf3      	ldrb	r3, [r6, r3]
     f32:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     f34:	6873      	ldr	r3, [r6, #4]
     f36:	4699      	mov	r9, r3
	switch (transfer_mode)
     f38:	2b00      	cmp	r3, #0
     f3a:	d018      	beq.n	f6e <usart_init+0x232>
     f3c:	2380      	movs	r3, #128	; 0x80
     f3e:	055b      	lsls	r3, r3, #21
     f40:	4599      	cmp	r9, r3
     f42:	d001      	beq.n	f48 <usart_init+0x20c>
	enum status_code status_code = STATUS_OK;
     f44:	2000      	movs	r0, #0
     f46:	e025      	b.n	f94 <usart_init+0x258>
			if (!config->use_external_clock) {
     f48:	2327      	movs	r3, #39	; 0x27
     f4a:	5cf3      	ldrb	r3, [r6, r3]
     f4c:	2b00      	cmp	r3, #0
     f4e:	d000      	beq.n	f52 <usart_init+0x216>
     f50:	e778      	b.n	e44 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     f52:	6a33      	ldr	r3, [r6, #32]
     f54:	001f      	movs	r7, r3
     f56:	b2c0      	uxtb	r0, r0
     f58:	4b31      	ldr	r3, [pc, #196]	; (1020 <usart_init+0x2e4>)
     f5a:	4798      	blx	r3
     f5c:	0001      	movs	r1, r0
     f5e:	220e      	movs	r2, #14
     f60:	ab06      	add	r3, sp, #24
     f62:	469c      	mov	ip, r3
     f64:	4462      	add	r2, ip
     f66:	0038      	movs	r0, r7
     f68:	4b2e      	ldr	r3, [pc, #184]	; (1024 <usart_init+0x2e8>)
     f6a:	4798      	blx	r3
     f6c:	e012      	b.n	f94 <usart_init+0x258>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     f6e:	2308      	movs	r3, #8
     f70:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     f72:	2300      	movs	r3, #0
     f74:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
     f76:	2327      	movs	r3, #39	; 0x27
     f78:	5cf3      	ldrb	r3, [r6, r3]
     f7a:	2b00      	cmp	r3, #0
     f7c:	d00e      	beq.n	f9c <usart_init+0x260>
				status_code =
     f7e:	9b06      	ldr	r3, [sp, #24]
     f80:	9300      	str	r3, [sp, #0]
     f82:	9b07      	ldr	r3, [sp, #28]
     f84:	220e      	movs	r2, #14
     f86:	a906      	add	r1, sp, #24
     f88:	468c      	mov	ip, r1
     f8a:	4462      	add	r2, ip
     f8c:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     f8e:	6a30      	ldr	r0, [r6, #32]
     f90:	4f25      	ldr	r7, [pc, #148]	; (1028 <usart_init+0x2ec>)
     f92:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
     f94:	2800      	cmp	r0, #0
     f96:	d000      	beq.n	f9a <usart_init+0x25e>
     f98:	e6e3      	b.n	d62 <usart_init+0x26>
     f9a:	e753      	b.n	e44 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
     f9c:	6a33      	ldr	r3, [r6, #32]
     f9e:	001f      	movs	r7, r3
     fa0:	b2c0      	uxtb	r0, r0
     fa2:	4b1f      	ldr	r3, [pc, #124]	; (1020 <usart_init+0x2e4>)
     fa4:	4798      	blx	r3
     fa6:	0001      	movs	r1, r0
				status_code =
     fa8:	9b06      	ldr	r3, [sp, #24]
     faa:	9300      	str	r3, [sp, #0]
     fac:	9b07      	ldr	r3, [sp, #28]
     fae:	220e      	movs	r2, #14
     fb0:	a806      	add	r0, sp, #24
     fb2:	4684      	mov	ip, r0
     fb4:	4462      	add	r2, ip
     fb6:	0038      	movs	r0, r7
     fb8:	4f1b      	ldr	r7, [pc, #108]	; (1028 <usart_init+0x2ec>)
     fba:	47b8      	blx	r7
     fbc:	e7ea      	b.n	f94 <usart_init+0x258>
		if(config->lin_slave_enable) {
     fbe:	7ef3      	ldrb	r3, [r6, #27]
     fc0:	2b00      	cmp	r3, #0
     fc2:	d100      	bne.n	fc6 <usart_init+0x28a>
     fc4:	e77c      	b.n	ec0 <usart_init+0x184>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     fc6:	2380      	movs	r3, #128	; 0x80
     fc8:	04db      	lsls	r3, r3, #19
     fca:	431f      	orrs	r7, r3
     fcc:	e778      	b.n	ec0 <usart_init+0x184>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     fce:	0020      	movs	r0, r4
     fd0:	4b16      	ldr	r3, [pc, #88]	; (102c <usart_init+0x2f0>)
     fd2:	4798      	blx	r3
     fd4:	e007      	b.n	fe6 <usart_init+0x2aa>
     fd6:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     fd8:	2f04      	cmp	r7, #4
     fda:	d00c      	beq.n	ff6 <usart_init+0x2ba>
     fdc:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     fde:	00bb      	lsls	r3, r7, #2
     fe0:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
     fe2:	2800      	cmp	r0, #0
     fe4:	d0f3      	beq.n	fce <usart_init+0x292>
		if (current_pinmux != PINMUX_UNUSED) {
     fe6:	1c43      	adds	r3, r0, #1
     fe8:	d0f5      	beq.n	fd6 <usart_init+0x29a>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     fea:	a90e      	add	r1, sp, #56	; 0x38
     fec:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     fee:	0c00      	lsrs	r0, r0, #16
     ff0:	b2c0      	uxtb	r0, r0
     ff2:	47b0      	blx	r6
     ff4:	e7ef      	b.n	fd6 <usart_init+0x29a>
	return status_code;
     ff6:	2000      	movs	r0, #0
     ff8:	e6b3      	b.n	d62 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     ffa:	2310      	movs	r3, #16
     ffc:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     ffe:	2300      	movs	r3, #0
    1000:	9307      	str	r3, [sp, #28]
    1002:	e70a      	b.n	e1a <usart_init+0xde>
    1004:	00000d05 	.word	0x00000d05
    1008:	40000400 	.word	0x40000400
    100c:	000017cd 	.word	0x000017cd
    1010:	00001741 	.word	0x00001741
    1014:	00000b41 	.word	0x00000b41
    1018:	41002000 	.word	0x41002000
    101c:	000018c5 	.word	0x000018c5
    1020:	000017e9 	.word	0x000017e9
    1024:	00000a83 	.word	0x00000a83
    1028:	00000aad 	.word	0x00000aad
    102c:	00000b8d 	.word	0x00000b8d

00001030 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1030:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1032:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1034:	2a00      	cmp	r2, #0
    1036:	d101      	bne.n	103c <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    1038:	0018      	movs	r0, r3
    103a:	4770      	bx	lr
	SercomUsart *const usart_hw = &(module->hw->USART);
    103c:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE)) {
    103e:	7e10      	ldrb	r0, [r2, #24]
		return STATUS_BUSY;
    1040:	3b17      	subs	r3, #23
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE)) {
    1042:	07c0      	lsls	r0, r0, #31
    1044:	d5f8      	bpl.n	1038 <usart_write_wait+0x8>
	usart_hw->DATA.reg = tx_data;
    1046:	8511      	strh	r1, [r2, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1048:	2102      	movs	r1, #2
    104a:	7e13      	ldrb	r3, [r2, #24]
    104c:	420b      	tst	r3, r1
    104e:	d0fc      	beq.n	104a <usart_write_wait+0x1a>
	return STATUS_OK;
    1050:	2300      	movs	r3, #0
    1052:	e7f1      	b.n	1038 <usart_write_wait+0x8>

00001054 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1054:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1056:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    1058:	2a00      	cmp	r2, #0
    105a:	d101      	bne.n	1060 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    105c:	0018      	movs	r0, r3
    105e:	4770      	bx	lr
	SercomUsart *const usart_hw = &(module->hw->USART);
    1060:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1062:	7e10      	ldrb	r0, [r2, #24]
		return STATUS_BUSY;
    1064:	3b17      	subs	r3, #23
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1066:	0740      	lsls	r0, r0, #29
    1068:	d5f8      	bpl.n	105c <usart_read_wait+0x8>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    106a:	8b53      	ldrh	r3, [r2, #26]
    106c:	b2db      	uxtb	r3, r3
	if (error_code) {
    106e:	0698      	lsls	r0, r3, #26
    1070:	d01d      	beq.n	10ae <usart_read_wait+0x5a>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1072:	0798      	lsls	r0, r3, #30
    1074:	d503      	bpl.n	107e <usart_read_wait+0x2a>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1076:	2302      	movs	r3, #2
    1078:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    107a:	3318      	adds	r3, #24
    107c:	e7ee      	b.n	105c <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    107e:	0758      	lsls	r0, r3, #29
    1080:	d503      	bpl.n	108a <usart_read_wait+0x36>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1082:	2304      	movs	r3, #4
    1084:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    1086:	331a      	adds	r3, #26
    1088:	e7e8      	b.n	105c <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    108a:	07d8      	lsls	r0, r3, #31
    108c:	d503      	bpl.n	1096 <usart_read_wait+0x42>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    108e:	2301      	movs	r3, #1
    1090:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    1092:	3312      	adds	r3, #18
    1094:	e7e2      	b.n	105c <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1096:	06d8      	lsls	r0, r3, #27
    1098:	d503      	bpl.n	10a2 <usart_read_wait+0x4e>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    109a:	2310      	movs	r3, #16
    109c:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    109e:	3332      	adds	r3, #50	; 0x32
    10a0:	e7dc      	b.n	105c <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    10a2:	069b      	lsls	r3, r3, #26
    10a4:	d503      	bpl.n	10ae <usart_read_wait+0x5a>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    10a6:	2320      	movs	r3, #32
    10a8:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    10aa:	3321      	adds	r3, #33	; 0x21
    10ac:	e7d6      	b.n	105c <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    10ae:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    10b0:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    10b2:	2300      	movs	r3, #0
    10b4:	e7d2      	b.n	105c <usart_read_wait+0x8>
	...

000010b8 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    10b8:	4b0c      	ldr	r3, [pc, #48]	; (10ec <cpu_irq_enter_critical+0x34>)
    10ba:	681b      	ldr	r3, [r3, #0]
    10bc:	2b00      	cmp	r3, #0
    10be:	d106      	bne.n	10ce <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    10c0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    10c4:	2b00      	cmp	r3, #0
    10c6:	d007      	beq.n	10d8 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    10c8:	2200      	movs	r2, #0
    10ca:	4b09      	ldr	r3, [pc, #36]	; (10f0 <cpu_irq_enter_critical+0x38>)
    10cc:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    10ce:	4a07      	ldr	r2, [pc, #28]	; (10ec <cpu_irq_enter_critical+0x34>)
    10d0:	6813      	ldr	r3, [r2, #0]
    10d2:	3301      	adds	r3, #1
    10d4:	6013      	str	r3, [r2, #0]
}
    10d6:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    10d8:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    10da:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    10de:	2200      	movs	r2, #0
    10e0:	4b04      	ldr	r3, [pc, #16]	; (10f4 <cpu_irq_enter_critical+0x3c>)
    10e2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    10e4:	3201      	adds	r2, #1
    10e6:	4b02      	ldr	r3, [pc, #8]	; (10f0 <cpu_irq_enter_critical+0x38>)
    10e8:	701a      	strb	r2, [r3, #0]
    10ea:	e7f0      	b.n	10ce <cpu_irq_enter_critical+0x16>
    10ec:	2000009c 	.word	0x2000009c
    10f0:	200000a0 	.word	0x200000a0
    10f4:	2000000c 	.word	0x2000000c

000010f8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    10f8:	4b08      	ldr	r3, [pc, #32]	; (111c <cpu_irq_leave_critical+0x24>)
    10fa:	681a      	ldr	r2, [r3, #0]
    10fc:	3a01      	subs	r2, #1
    10fe:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1100:	681b      	ldr	r3, [r3, #0]
    1102:	2b00      	cmp	r3, #0
    1104:	d109      	bne.n	111a <cpu_irq_leave_critical+0x22>
    1106:	4b06      	ldr	r3, [pc, #24]	; (1120 <cpu_irq_leave_critical+0x28>)
    1108:	781b      	ldrb	r3, [r3, #0]
    110a:	2b00      	cmp	r3, #0
    110c:	d005      	beq.n	111a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    110e:	2201      	movs	r2, #1
    1110:	4b04      	ldr	r3, [pc, #16]	; (1124 <cpu_irq_leave_critical+0x2c>)
    1112:	701a      	strb	r2, [r3, #0]
    1114:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1118:	b662      	cpsie	i
	}
}
    111a:	4770      	bx	lr
    111c:	2000009c 	.word	0x2000009c
    1120:	200000a0 	.word	0x200000a0
    1124:	2000000c 	.word	0x2000000c

00001128 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    1128:	b5f0      	push	{r4, r5, r6, r7, lr}
    112a:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    112c:	ac01      	add	r4, sp, #4
    112e:	2501      	movs	r5, #1
    1130:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    1132:	2700      	movs	r7, #0
    1134:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1136:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    1138:	0021      	movs	r1, r4
    113a:	2017      	movs	r0, #23
    113c:	4e06      	ldr	r6, [pc, #24]	; (1158 <system_board_init+0x30>)
    113e:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1140:	2280      	movs	r2, #128	; 0x80
    1142:	0412      	lsls	r2, r2, #16
    1144:	4b05      	ldr	r3, [pc, #20]	; (115c <system_board_init+0x34>)
    1146:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    1148:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    114a:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    114c:	0021      	movs	r1, r4
    114e:	2037      	movs	r0, #55	; 0x37
    1150:	47b0      	blx	r6
}
    1152:	b003      	add	sp, #12
    1154:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1156:	46c0      	nop			; (mov r8, r8)
    1158:	00001161 	.word	0x00001161
    115c:	41004400 	.word	0x41004400

00001160 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1160:	b500      	push	{lr}
    1162:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1164:	ab01      	add	r3, sp, #4
    1166:	2280      	movs	r2, #128	; 0x80
    1168:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    116a:	780a      	ldrb	r2, [r1, #0]
    116c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    116e:	784a      	ldrb	r2, [r1, #1]
    1170:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1172:	788a      	ldrb	r2, [r1, #2]
    1174:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1176:	0019      	movs	r1, r3
    1178:	4b01      	ldr	r3, [pc, #4]	; (1180 <port_pin_set_config+0x20>)
    117a:	4798      	blx	r3
}
    117c:	b003      	add	sp, #12
    117e:	bd00      	pop	{pc}
    1180:	000018c5 	.word	0x000018c5

00001184 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1184:	b510      	push	{r4, lr}
	switch (clock_source) {
    1186:	2808      	cmp	r0, #8
    1188:	d803      	bhi.n	1192 <system_clock_source_get_hz+0xe>
    118a:	0080      	lsls	r0, r0, #2
    118c:	4b1c      	ldr	r3, [pc, #112]	; (1200 <system_clock_source_get_hz+0x7c>)
    118e:	581b      	ldr	r3, [r3, r0]
    1190:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1192:	2000      	movs	r0, #0
    1194:	e032      	b.n	11fc <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    1196:	4b1b      	ldr	r3, [pc, #108]	; (1204 <system_clock_source_get_hz+0x80>)
    1198:	6918      	ldr	r0, [r3, #16]
    119a:	e02f      	b.n	11fc <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    119c:	4b1a      	ldr	r3, [pc, #104]	; (1208 <system_clock_source_get_hz+0x84>)
    119e:	6a1b      	ldr	r3, [r3, #32]
    11a0:	059b      	lsls	r3, r3, #22
    11a2:	0f9b      	lsrs	r3, r3, #30
    11a4:	4819      	ldr	r0, [pc, #100]	; (120c <system_clock_source_get_hz+0x88>)
    11a6:	40d8      	lsrs	r0, r3
    11a8:	e028      	b.n	11fc <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    11aa:	4b16      	ldr	r3, [pc, #88]	; (1204 <system_clock_source_get_hz+0x80>)
    11ac:	6958      	ldr	r0, [r3, #20]
    11ae:	e025      	b.n	11fc <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    11b0:	4b14      	ldr	r3, [pc, #80]	; (1204 <system_clock_source_get_hz+0x80>)
    11b2:	681b      	ldr	r3, [r3, #0]
			return 0;
    11b4:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    11b6:	079b      	lsls	r3, r3, #30
    11b8:	d520      	bpl.n	11fc <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    11ba:	4913      	ldr	r1, [pc, #76]	; (1208 <system_clock_source_get_hz+0x84>)
    11bc:	2210      	movs	r2, #16
    11be:	68cb      	ldr	r3, [r1, #12]
    11c0:	421a      	tst	r2, r3
    11c2:	d0fc      	beq.n	11be <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    11c4:	4b0f      	ldr	r3, [pc, #60]	; (1204 <system_clock_source_get_hz+0x80>)
    11c6:	681a      	ldr	r2, [r3, #0]
    11c8:	2324      	movs	r3, #36	; 0x24
    11ca:	4013      	ands	r3, r2
    11cc:	2b04      	cmp	r3, #4
    11ce:	d001      	beq.n	11d4 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    11d0:	480f      	ldr	r0, [pc, #60]	; (1210 <system_clock_source_get_hz+0x8c>)
    11d2:	e013      	b.n	11fc <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    11d4:	2000      	movs	r0, #0
    11d6:	4b0f      	ldr	r3, [pc, #60]	; (1214 <system_clock_source_get_hz+0x90>)
    11d8:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    11da:	4b0a      	ldr	r3, [pc, #40]	; (1204 <system_clock_source_get_hz+0x80>)
    11dc:	689b      	ldr	r3, [r3, #8]
    11de:	041b      	lsls	r3, r3, #16
    11e0:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    11e2:	4358      	muls	r0, r3
    11e4:	e00a      	b.n	11fc <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    11e6:	2350      	movs	r3, #80	; 0x50
    11e8:	4a07      	ldr	r2, [pc, #28]	; (1208 <system_clock_source_get_hz+0x84>)
    11ea:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    11ec:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    11ee:	075b      	lsls	r3, r3, #29
    11f0:	d504      	bpl.n	11fc <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    11f2:	4b04      	ldr	r3, [pc, #16]	; (1204 <system_clock_source_get_hz+0x80>)
    11f4:	68d8      	ldr	r0, [r3, #12]
    11f6:	e001      	b.n	11fc <system_clock_source_get_hz+0x78>
		return 32768UL;
    11f8:	2080      	movs	r0, #128	; 0x80
    11fa:	0200      	lsls	r0, r0, #8
	}
}
    11fc:	bd10      	pop	{r4, pc}
    11fe:	46c0      	nop			; (mov r8, r8)
    1200:	00004d0c 	.word	0x00004d0c
    1204:	200000a4 	.word	0x200000a4
    1208:	40000800 	.word	0x40000800
    120c:	007a1200 	.word	0x007a1200
    1210:	02dc6c00 	.word	0x02dc6c00
    1214:	000017e9 	.word	0x000017e9

00001218 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1218:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    121a:	490c      	ldr	r1, [pc, #48]	; (124c <system_clock_source_osc8m_set_config+0x34>)
    121c:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    121e:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1220:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1222:	7840      	ldrb	r0, [r0, #1]
    1224:	2201      	movs	r2, #1
    1226:	4010      	ands	r0, r2
    1228:	0180      	lsls	r0, r0, #6
    122a:	2640      	movs	r6, #64	; 0x40
    122c:	43b3      	bics	r3, r6
    122e:	4303      	orrs	r3, r0
    1230:	402a      	ands	r2, r5
    1232:	01d2      	lsls	r2, r2, #7
    1234:	2080      	movs	r0, #128	; 0x80
    1236:	4383      	bics	r3, r0
    1238:	4313      	orrs	r3, r2
    123a:	2203      	movs	r2, #3
    123c:	4022      	ands	r2, r4
    123e:	0212      	lsls	r2, r2, #8
    1240:	4803      	ldr	r0, [pc, #12]	; (1250 <system_clock_source_osc8m_set_config+0x38>)
    1242:	4003      	ands	r3, r0
    1244:	4313      	orrs	r3, r2
    1246:	620b      	str	r3, [r1, #32]
}
    1248:	bd70      	pop	{r4, r5, r6, pc}
    124a:	46c0      	nop			; (mov r8, r8)
    124c:	40000800 	.word	0x40000800
    1250:	fffffcff 	.word	0xfffffcff

00001254 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    1254:	b5f0      	push	{r4, r5, r6, r7, lr}
    1256:	46de      	mov	lr, fp
    1258:	4657      	mov	r7, sl
    125a:	464e      	mov	r6, r9
    125c:	4645      	mov	r5, r8
    125e:	b5e0      	push	{r5, r6, r7, lr}
    1260:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    1262:	4b26      	ldr	r3, [pc, #152]	; (12fc <system_clock_source_xosc32k_set_config+0xa8>)
    1264:	469b      	mov	fp, r3
    1266:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    1268:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    126a:	7800      	ldrb	r0, [r0, #0]
    126c:	4242      	negs	r2, r0
    126e:	4142      	adcs	r2, r0
    1270:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    1272:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    1274:	78ca      	ldrb	r2, [r1, #3]
    1276:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    1278:	790a      	ldrb	r2, [r1, #4]
    127a:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    127c:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    127e:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    1280:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    1282:	688a      	ldr	r2, [r1, #8]
    1284:	491e      	ldr	r1, [pc, #120]	; (1300 <system_clock_source_xosc32k_set_config+0xac>)
    1286:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    1288:	2101      	movs	r1, #1
    128a:	464a      	mov	r2, r9
    128c:	0092      	lsls	r2, r2, #2
    128e:	4691      	mov	r9, r2
    1290:	2204      	movs	r2, #4
    1292:	4393      	bics	r3, r2
    1294:	464a      	mov	r2, r9
    1296:	4313      	orrs	r3, r2
    1298:	4642      	mov	r2, r8
    129a:	400a      	ands	r2, r1
    129c:	00d2      	lsls	r2, r2, #3
    129e:	4690      	mov	r8, r2
    12a0:	2208      	movs	r2, #8
    12a2:	4393      	bics	r3, r2
    12a4:	4642      	mov	r2, r8
    12a6:	4313      	orrs	r3, r2
    12a8:	4662      	mov	r2, ip
    12aa:	400a      	ands	r2, r1
    12ac:	0112      	lsls	r2, r2, #4
    12ae:	4694      	mov	ip, r2
    12b0:	2210      	movs	r2, #16
    12b2:	4393      	bics	r3, r2
    12b4:	4662      	mov	r2, ip
    12b6:	4313      	orrs	r3, r2
    12b8:	4008      	ands	r0, r1
    12ba:	0140      	lsls	r0, r0, #5
    12bc:	2220      	movs	r2, #32
    12be:	4393      	bics	r3, r2
    12c0:	4303      	orrs	r3, r0
    12c2:	400f      	ands	r7, r1
    12c4:	01bf      	lsls	r7, r7, #6
    12c6:	2040      	movs	r0, #64	; 0x40
    12c8:	4383      	bics	r3, r0
    12ca:	433b      	orrs	r3, r7
    12cc:	400e      	ands	r6, r1
    12ce:	01f6      	lsls	r6, r6, #7
    12d0:	3040      	adds	r0, #64	; 0x40
    12d2:	4383      	bics	r3, r0
    12d4:	4333      	orrs	r3, r6
    12d6:	3879      	subs	r0, #121	; 0x79
    12d8:	4005      	ands	r5, r0
    12da:	022d      	lsls	r5, r5, #8
    12dc:	4809      	ldr	r0, [pc, #36]	; (1304 <system_clock_source_xosc32k_set_config+0xb0>)
    12de:	4003      	ands	r3, r0
    12e0:	432b      	orrs	r3, r5
    12e2:	4021      	ands	r1, r4
    12e4:	0309      	lsls	r1, r1, #12
    12e6:	4808      	ldr	r0, [pc, #32]	; (1308 <system_clock_source_xosc32k_set_config+0xb4>)
    12e8:	4003      	ands	r3, r0
    12ea:	430b      	orrs	r3, r1
    12ec:	465a      	mov	r2, fp
    12ee:	8293      	strh	r3, [r2, #20]
}
    12f0:	bc3c      	pop	{r2, r3, r4, r5}
    12f2:	4690      	mov	r8, r2
    12f4:	4699      	mov	r9, r3
    12f6:	46a2      	mov	sl, r4
    12f8:	46ab      	mov	fp, r5
    12fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    12fc:	40000800 	.word	0x40000800
    1300:	200000a4 	.word	0x200000a4
    1304:	fffff8ff 	.word	0xfffff8ff
    1308:	ffffefff 	.word	0xffffefff

0000130c <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    130c:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    130e:	7a03      	ldrb	r3, [r0, #8]
    1310:	069b      	lsls	r3, r3, #26
    1312:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    1314:	8942      	ldrh	r2, [r0, #10]
    1316:	0592      	lsls	r2, r2, #22
    1318:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    131a:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    131c:	4918      	ldr	r1, [pc, #96]	; (1380 <system_clock_source_dfll_set_config+0x74>)
    131e:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    1320:	7983      	ldrb	r3, [r0, #6]
    1322:	79c2      	ldrb	r2, [r0, #7]
    1324:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    1326:	8842      	ldrh	r2, [r0, #2]
    1328:	8884      	ldrh	r4, [r0, #4]
    132a:	4322      	orrs	r2, r4
    132c:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    132e:	7842      	ldrb	r2, [r0, #1]
    1330:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    1332:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    1334:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    1336:	7803      	ldrb	r3, [r0, #0]
    1338:	2b04      	cmp	r3, #4
    133a:	d011      	beq.n	1360 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    133c:	2b20      	cmp	r3, #32
    133e:	d10e      	bne.n	135e <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1340:	7b03      	ldrb	r3, [r0, #12]
    1342:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    1344:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1346:	4313      	orrs	r3, r2
    1348:	89c2      	ldrh	r2, [r0, #14]
    134a:	0412      	lsls	r2, r2, #16
    134c:	490d      	ldr	r1, [pc, #52]	; (1384 <system_clock_source_dfll_set_config+0x78>)
    134e:	400a      	ands	r2, r1
    1350:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    1352:	4a0b      	ldr	r2, [pc, #44]	; (1380 <system_clock_source_dfll_set_config+0x74>)
    1354:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    1356:	6811      	ldr	r1, [r2, #0]
    1358:	4b0b      	ldr	r3, [pc, #44]	; (1388 <system_clock_source_dfll_set_config+0x7c>)
    135a:	430b      	orrs	r3, r1
    135c:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    135e:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1360:	7b03      	ldrb	r3, [r0, #12]
    1362:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    1364:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1366:	4313      	orrs	r3, r2
    1368:	89c2      	ldrh	r2, [r0, #14]
    136a:	0412      	lsls	r2, r2, #16
    136c:	4905      	ldr	r1, [pc, #20]	; (1384 <system_clock_source_dfll_set_config+0x78>)
    136e:	400a      	ands	r2, r1
    1370:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    1372:	4a03      	ldr	r2, [pc, #12]	; (1380 <system_clock_source_dfll_set_config+0x74>)
    1374:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    1376:	6813      	ldr	r3, [r2, #0]
    1378:	2104      	movs	r1, #4
    137a:	430b      	orrs	r3, r1
    137c:	6013      	str	r3, [r2, #0]
    137e:	e7ee      	b.n	135e <system_clock_source_dfll_set_config+0x52>
    1380:	200000a4 	.word	0x200000a4
    1384:	03ff0000 	.word	0x03ff0000
    1388:	00000424 	.word	0x00000424

0000138c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    138c:	2808      	cmp	r0, #8
    138e:	d803      	bhi.n	1398 <system_clock_source_enable+0xc>
    1390:	0080      	lsls	r0, r0, #2
    1392:	4b25      	ldr	r3, [pc, #148]	; (1428 <system_clock_source_enable+0x9c>)
    1394:	581b      	ldr	r3, [r3, r0]
    1396:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1398:	2017      	movs	r0, #23
    139a:	e044      	b.n	1426 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    139c:	4a23      	ldr	r2, [pc, #140]	; (142c <system_clock_source_enable+0xa0>)
    139e:	6a13      	ldr	r3, [r2, #32]
    13a0:	2102      	movs	r1, #2
    13a2:	430b      	orrs	r3, r1
    13a4:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    13a6:	2000      	movs	r0, #0
    13a8:	e03d      	b.n	1426 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    13aa:	4a20      	ldr	r2, [pc, #128]	; (142c <system_clock_source_enable+0xa0>)
    13ac:	6993      	ldr	r3, [r2, #24]
    13ae:	2102      	movs	r1, #2
    13b0:	430b      	orrs	r3, r1
    13b2:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    13b4:	2000      	movs	r0, #0
		break;
    13b6:	e036      	b.n	1426 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    13b8:	4a1c      	ldr	r2, [pc, #112]	; (142c <system_clock_source_enable+0xa0>)
    13ba:	8a13      	ldrh	r3, [r2, #16]
    13bc:	2102      	movs	r1, #2
    13be:	430b      	orrs	r3, r1
    13c0:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    13c2:	2000      	movs	r0, #0
		break;
    13c4:	e02f      	b.n	1426 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    13c6:	4a19      	ldr	r2, [pc, #100]	; (142c <system_clock_source_enable+0xa0>)
    13c8:	8a93      	ldrh	r3, [r2, #20]
    13ca:	2102      	movs	r1, #2
    13cc:	430b      	orrs	r3, r1
    13ce:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    13d0:	2000      	movs	r0, #0
		break;
    13d2:	e028      	b.n	1426 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    13d4:	4916      	ldr	r1, [pc, #88]	; (1430 <system_clock_source_enable+0xa4>)
    13d6:	680b      	ldr	r3, [r1, #0]
    13d8:	2202      	movs	r2, #2
    13da:	4313      	orrs	r3, r2
    13dc:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    13de:	4b13      	ldr	r3, [pc, #76]	; (142c <system_clock_source_enable+0xa0>)
    13e0:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    13e2:	0019      	movs	r1, r3
    13e4:	320e      	adds	r2, #14
    13e6:	68cb      	ldr	r3, [r1, #12]
    13e8:	421a      	tst	r2, r3
    13ea:	d0fc      	beq.n	13e6 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    13ec:	4a10      	ldr	r2, [pc, #64]	; (1430 <system_clock_source_enable+0xa4>)
    13ee:	6891      	ldr	r1, [r2, #8]
    13f0:	4b0e      	ldr	r3, [pc, #56]	; (142c <system_clock_source_enable+0xa0>)
    13f2:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    13f4:	6852      	ldr	r2, [r2, #4]
    13f6:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    13f8:	2200      	movs	r2, #0
    13fa:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    13fc:	0019      	movs	r1, r3
    13fe:	3210      	adds	r2, #16
    1400:	68cb      	ldr	r3, [r1, #12]
    1402:	421a      	tst	r2, r3
    1404:	d0fc      	beq.n	1400 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1406:	4b0a      	ldr	r3, [pc, #40]	; (1430 <system_clock_source_enable+0xa4>)
    1408:	681b      	ldr	r3, [r3, #0]
    140a:	b29b      	uxth	r3, r3
    140c:	4a07      	ldr	r2, [pc, #28]	; (142c <system_clock_source_enable+0xa0>)
    140e:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    1410:	2000      	movs	r0, #0
    1412:	e008      	b.n	1426 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1414:	4905      	ldr	r1, [pc, #20]	; (142c <system_clock_source_enable+0xa0>)
    1416:	2244      	movs	r2, #68	; 0x44
    1418:	5c8b      	ldrb	r3, [r1, r2]
    141a:	2002      	movs	r0, #2
    141c:	4303      	orrs	r3, r0
    141e:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    1420:	2000      	movs	r0, #0
		break;
    1422:	e000      	b.n	1426 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    1424:	2000      	movs	r0, #0
}
    1426:	4770      	bx	lr
    1428:	00004d30 	.word	0x00004d30
    142c:	40000800 	.word	0x40000800
    1430:	200000a4 	.word	0x200000a4

00001434 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1434:	b5f0      	push	{r4, r5, r6, r7, lr}
    1436:	b08f      	sub	sp, #60	; 0x3c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1438:	22c2      	movs	r2, #194	; 0xc2
    143a:	00d2      	lsls	r2, r2, #3
    143c:	4b47      	ldr	r3, [pc, #284]	; (155c <system_clock_init+0x128>)
    143e:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1440:	4a47      	ldr	r2, [pc, #284]	; (1560 <system_clock_init+0x12c>)
    1442:	6853      	ldr	r3, [r2, #4]
    1444:	211e      	movs	r1, #30
    1446:	438b      	bics	r3, r1
    1448:	391a      	subs	r1, #26
    144a:	430b      	orrs	r3, r1
    144c:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    144e:	2202      	movs	r2, #2
    1450:	ab01      	add	r3, sp, #4
    1452:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1454:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1456:	4d43      	ldr	r5, [pc, #268]	; (1564 <system_clock_init+0x130>)
    1458:	b2e0      	uxtb	r0, r4
    145a:	a901      	add	r1, sp, #4
    145c:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    145e:	3401      	adds	r4, #1
    1460:	2c25      	cmp	r4, #37	; 0x25
    1462:	d1f9      	bne.n	1458 <system_clock_init+0x24>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    1464:	a80a      	add	r0, sp, #40	; 0x28
    1466:	2300      	movs	r3, #0
    1468:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control   = false;
    146a:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    146c:	2280      	movs	r2, #128	; 0x80
    146e:	0212      	lsls	r2, r2, #8
    1470:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    1472:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    1474:	2201      	movs	r2, #1
    1476:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    1478:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    147a:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    147c:	3202      	adds	r2, #2
    147e:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    1480:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    1482:	4b39      	ldr	r3, [pc, #228]	; (1568 <system_clock_init+0x134>)
    1484:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    1486:	2005      	movs	r0, #5
    1488:	4b38      	ldr	r3, [pc, #224]	; (156c <system_clock_init+0x138>)
    148a:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    148c:	4933      	ldr	r1, [pc, #204]	; (155c <system_clock_init+0x128>)
    148e:	2202      	movs	r2, #2
    1490:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    1492:	421a      	tst	r2, r3
    1494:	d0fc      	beq.n	1490 <system_clock_init+0x5c>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    1496:	4a31      	ldr	r2, [pc, #196]	; (155c <system_clock_init+0x128>)
    1498:	8a93      	ldrh	r3, [r2, #20]
    149a:	2180      	movs	r1, #128	; 0x80
    149c:	430b      	orrs	r3, r1
    149e:	8293      	strh	r3, [r2, #20]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    14a0:	ab05      	add	r3, sp, #20
    14a2:	2100      	movs	r1, #0
    14a4:	2200      	movs	r2, #0
    14a6:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    14a8:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    14aa:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    14ac:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    14ae:	313f      	adds	r1, #63	; 0x3f
    14b0:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    14b2:	393b      	subs	r1, #59	; 0x3b
    14b4:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    14b6:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    14b8:	4b2d      	ldr	r3, [pc, #180]	; (1570 <system_clock_init+0x13c>)
    14ba:	681b      	ldr	r3, [r3, #0]
    14bc:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    14be:	2b3f      	cmp	r3, #63	; 0x3f
    14c0:	d04a      	beq.n	1558 <system_clock_init+0x124>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    14c2:	a805      	add	r0, sp, #20
    14c4:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    14c6:	4b2b      	ldr	r3, [pc, #172]	; (1574 <system_clock_init+0x140>)
    14c8:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    14ca:	2307      	movs	r3, #7
    14cc:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    14ce:	3338      	adds	r3, #56	; 0x38
    14d0:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    14d2:	4b29      	ldr	r3, [pc, #164]	; (1578 <system_clock_init+0x144>)
    14d4:	4798      	blx	r3
	config->run_in_standby  = false;
    14d6:	a804      	add	r0, sp, #16
    14d8:	2500      	movs	r5, #0
    14da:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    14dc:	2601      	movs	r6, #1
    14de:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    14e0:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    14e2:	4b26      	ldr	r3, [pc, #152]	; (157c <system_clock_init+0x148>)
    14e4:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    14e6:	2006      	movs	r0, #6
    14e8:	4f20      	ldr	r7, [pc, #128]	; (156c <system_clock_init+0x138>)
    14ea:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    14ec:	4b24      	ldr	r3, [pc, #144]	; (1580 <system_clock_init+0x14c>)
    14ee:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    14f0:	ac01      	add	r4, sp, #4
    14f2:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    14f4:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    14f6:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    14f8:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    14fa:	2305      	movs	r3, #5
    14fc:	7023      	strb	r3, [r4, #0]
    14fe:	0021      	movs	r1, r4
    1500:	2001      	movs	r0, #1
    1502:	4b20      	ldr	r3, [pc, #128]	; (1584 <system_clock_init+0x150>)
    1504:	4798      	blx	r3
    1506:	2001      	movs	r0, #1
    1508:	4b1f      	ldr	r3, [pc, #124]	; (1588 <system_clock_init+0x154>)
    150a:	4798      	blx	r3
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    150c:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    150e:	0021      	movs	r1, r4
    1510:	2000      	movs	r0, #0
    1512:	4b14      	ldr	r3, [pc, #80]	; (1564 <system_clock_init+0x130>)
    1514:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    1516:	2000      	movs	r0, #0
    1518:	4b1c      	ldr	r3, [pc, #112]	; (158c <system_clock_init+0x158>)
    151a:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    151c:	2007      	movs	r0, #7
    151e:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1520:	490e      	ldr	r1, [pc, #56]	; (155c <system_clock_init+0x128>)
    1522:	22d0      	movs	r2, #208	; 0xd0
    1524:	68cb      	ldr	r3, [r1, #12]
    1526:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    1528:	2bd0      	cmp	r3, #208	; 0xd0
    152a:	d1fb      	bne.n	1524 <system_clock_init+0xf0>
	PM->CPUSEL.reg = (uint32_t)divider;
    152c:	4a18      	ldr	r2, [pc, #96]	; (1590 <system_clock_init+0x15c>)
    152e:	2300      	movs	r3, #0
    1530:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    1532:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    1534:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    1536:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    1538:	a901      	add	r1, sp, #4
    153a:	2201      	movs	r2, #1
    153c:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    153e:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    1540:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    1542:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1544:	3307      	adds	r3, #7
    1546:	700b      	strb	r3, [r1, #0]
    1548:	2000      	movs	r0, #0
    154a:	4b0e      	ldr	r3, [pc, #56]	; (1584 <system_clock_init+0x150>)
    154c:	4798      	blx	r3
    154e:	2000      	movs	r0, #0
    1550:	4b0d      	ldr	r3, [pc, #52]	; (1588 <system_clock_init+0x154>)
    1552:	4798      	blx	r3
#endif
}
    1554:	b00f      	add	sp, #60	; 0x3c
    1556:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    1558:	3b20      	subs	r3, #32
    155a:	e7b2      	b.n	14c2 <system_clock_init+0x8e>
    155c:	40000800 	.word	0x40000800
    1560:	41004000 	.word	0x41004000
    1564:	000017cd 	.word	0x000017cd
    1568:	00001255 	.word	0x00001255
    156c:	0000138d 	.word	0x0000138d
    1570:	00806024 	.word	0x00806024
    1574:	000005b9 	.word	0x000005b9
    1578:	0000130d 	.word	0x0000130d
    157c:	00001219 	.word	0x00001219
    1580:	00001595 	.word	0x00001595
    1584:	000015b9 	.word	0x000015b9
    1588:	00001671 	.word	0x00001671
    158c:	00001741 	.word	0x00001741
    1590:	40000400 	.word	0x40000400

00001594 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    1594:	4a06      	ldr	r2, [pc, #24]	; (15b0 <system_gclk_init+0x1c>)
    1596:	6993      	ldr	r3, [r2, #24]
    1598:	2108      	movs	r1, #8
    159a:	430b      	orrs	r3, r1
    159c:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    159e:	2201      	movs	r2, #1
    15a0:	4b04      	ldr	r3, [pc, #16]	; (15b4 <system_gclk_init+0x20>)
    15a2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    15a4:	0019      	movs	r1, r3
    15a6:	780b      	ldrb	r3, [r1, #0]
    15a8:	4213      	tst	r3, r2
    15aa:	d1fc      	bne.n	15a6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    15ac:	4770      	bx	lr
    15ae:	46c0      	nop			; (mov r8, r8)
    15b0:	40000400 	.word	0x40000400
    15b4:	40000c00 	.word	0x40000c00

000015b8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    15b8:	b570      	push	{r4, r5, r6, lr}
    15ba:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    15bc:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    15be:	780d      	ldrb	r5, [r1, #0]
    15c0:	022d      	lsls	r5, r5, #8
    15c2:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    15c4:	784b      	ldrb	r3, [r1, #1]
    15c6:	2b00      	cmp	r3, #0
    15c8:	d002      	beq.n	15d0 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    15ca:	2380      	movs	r3, #128	; 0x80
    15cc:	02db      	lsls	r3, r3, #11
    15ce:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    15d0:	7a4b      	ldrb	r3, [r1, #9]
    15d2:	2b00      	cmp	r3, #0
    15d4:	d002      	beq.n	15dc <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    15d6:	2380      	movs	r3, #128	; 0x80
    15d8:	031b      	lsls	r3, r3, #12
    15da:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    15dc:	6848      	ldr	r0, [r1, #4]
    15de:	2801      	cmp	r0, #1
    15e0:	d910      	bls.n	1604 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    15e2:	1e43      	subs	r3, r0, #1
    15e4:	4218      	tst	r0, r3
    15e6:	d134      	bne.n	1652 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    15e8:	2802      	cmp	r0, #2
    15ea:	d930      	bls.n	164e <system_gclk_gen_set_config+0x96>
    15ec:	2302      	movs	r3, #2
    15ee:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    15f0:	3201      	adds	r2, #1
						mask <<= 1) {
    15f2:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    15f4:	4298      	cmp	r0, r3
    15f6:	d8fb      	bhi.n	15f0 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    15f8:	0212      	lsls	r2, r2, #8
    15fa:	4332      	orrs	r2, r6
    15fc:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    15fe:	2380      	movs	r3, #128	; 0x80
    1600:	035b      	lsls	r3, r3, #13
    1602:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1604:	7a0b      	ldrb	r3, [r1, #8]
    1606:	2b00      	cmp	r3, #0
    1608:	d002      	beq.n	1610 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    160a:	2380      	movs	r3, #128	; 0x80
    160c:	039b      	lsls	r3, r3, #14
    160e:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1610:	4a13      	ldr	r2, [pc, #76]	; (1660 <system_gclk_gen_set_config+0xa8>)
    1612:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1614:	b25b      	sxtb	r3, r3
    1616:	2b00      	cmp	r3, #0
    1618:	dbfb      	blt.n	1612 <system_gclk_gen_set_config+0x5a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    161a:	4b12      	ldr	r3, [pc, #72]	; (1664 <system_gclk_gen_set_config+0xac>)
    161c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    161e:	4b12      	ldr	r3, [pc, #72]	; (1668 <system_gclk_gen_set_config+0xb0>)
    1620:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1622:	4a0f      	ldr	r2, [pc, #60]	; (1660 <system_gclk_gen_set_config+0xa8>)
    1624:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1626:	b25b      	sxtb	r3, r3
    1628:	2b00      	cmp	r3, #0
    162a:	dbfb      	blt.n	1624 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    162c:	4b0c      	ldr	r3, [pc, #48]	; (1660 <system_gclk_gen_set_config+0xa8>)
    162e:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1630:	001a      	movs	r2, r3
    1632:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1634:	b25b      	sxtb	r3, r3
    1636:	2b00      	cmp	r3, #0
    1638:	dbfb      	blt.n	1632 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    163a:	4a09      	ldr	r2, [pc, #36]	; (1660 <system_gclk_gen_set_config+0xa8>)
    163c:	6853      	ldr	r3, [r2, #4]
    163e:	2180      	movs	r1, #128	; 0x80
    1640:	0249      	lsls	r1, r1, #9
    1642:	400b      	ands	r3, r1
    1644:	431d      	orrs	r5, r3
    1646:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1648:	4b08      	ldr	r3, [pc, #32]	; (166c <system_gclk_gen_set_config+0xb4>)
    164a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    164c:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    164e:	2200      	movs	r2, #0
    1650:	e7d2      	b.n	15f8 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1652:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    1654:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1656:	2380      	movs	r3, #128	; 0x80
    1658:	029b      	lsls	r3, r3, #10
    165a:	431d      	orrs	r5, r3
    165c:	e7d2      	b.n	1604 <system_gclk_gen_set_config+0x4c>
    165e:	46c0      	nop			; (mov r8, r8)
    1660:	40000c00 	.word	0x40000c00
    1664:	000010b9 	.word	0x000010b9
    1668:	40000c08 	.word	0x40000c08
    166c:	000010f9 	.word	0x000010f9

00001670 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1670:	b510      	push	{r4, lr}
    1672:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1674:	4a0b      	ldr	r2, [pc, #44]	; (16a4 <system_gclk_gen_enable+0x34>)
    1676:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1678:	b25b      	sxtb	r3, r3
    167a:	2b00      	cmp	r3, #0
    167c:	dbfb      	blt.n	1676 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    167e:	4b0a      	ldr	r3, [pc, #40]	; (16a8 <system_gclk_gen_enable+0x38>)
    1680:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1682:	4b0a      	ldr	r3, [pc, #40]	; (16ac <system_gclk_gen_enable+0x3c>)
    1684:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1686:	4a07      	ldr	r2, [pc, #28]	; (16a4 <system_gclk_gen_enable+0x34>)
    1688:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    168a:	b25b      	sxtb	r3, r3
    168c:	2b00      	cmp	r3, #0
    168e:	dbfb      	blt.n	1688 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1690:	4a04      	ldr	r2, [pc, #16]	; (16a4 <system_gclk_gen_enable+0x34>)
    1692:	6851      	ldr	r1, [r2, #4]
    1694:	2380      	movs	r3, #128	; 0x80
    1696:	025b      	lsls	r3, r3, #9
    1698:	430b      	orrs	r3, r1
    169a:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    169c:	4b04      	ldr	r3, [pc, #16]	; (16b0 <system_gclk_gen_enable+0x40>)
    169e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    16a0:	bd10      	pop	{r4, pc}
    16a2:	46c0      	nop			; (mov r8, r8)
    16a4:	40000c00 	.word	0x40000c00
    16a8:	000010b9 	.word	0x000010b9
    16ac:	40000c04 	.word	0x40000c04
    16b0:	000010f9 	.word	0x000010f9

000016b4 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    16b4:	b570      	push	{r4, r5, r6, lr}
    16b6:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    16b8:	4a1a      	ldr	r2, [pc, #104]	; (1724 <system_gclk_gen_get_hz+0x70>)
    16ba:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    16bc:	b25b      	sxtb	r3, r3
    16be:	2b00      	cmp	r3, #0
    16c0:	dbfb      	blt.n	16ba <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    16c2:	4b19      	ldr	r3, [pc, #100]	; (1728 <system_gclk_gen_get_hz+0x74>)
    16c4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    16c6:	4b19      	ldr	r3, [pc, #100]	; (172c <system_gclk_gen_get_hz+0x78>)
    16c8:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    16ca:	4a16      	ldr	r2, [pc, #88]	; (1724 <system_gclk_gen_get_hz+0x70>)
    16cc:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    16ce:	b25b      	sxtb	r3, r3
    16d0:	2b00      	cmp	r3, #0
    16d2:	dbfb      	blt.n	16cc <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    16d4:	4e13      	ldr	r6, [pc, #76]	; (1724 <system_gclk_gen_get_hz+0x70>)
    16d6:	6870      	ldr	r0, [r6, #4]
    16d8:	04c0      	lsls	r0, r0, #19
    16da:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    16dc:	4b14      	ldr	r3, [pc, #80]	; (1730 <system_gclk_gen_get_hz+0x7c>)
    16de:	4798      	blx	r3
    16e0:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    16e2:	4b12      	ldr	r3, [pc, #72]	; (172c <system_gclk_gen_get_hz+0x78>)
    16e4:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    16e6:	6876      	ldr	r6, [r6, #4]
    16e8:	02f6      	lsls	r6, r6, #11
    16ea:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    16ec:	4b11      	ldr	r3, [pc, #68]	; (1734 <system_gclk_gen_get_hz+0x80>)
    16ee:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    16f0:	4a0c      	ldr	r2, [pc, #48]	; (1724 <system_gclk_gen_get_hz+0x70>)
    16f2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    16f4:	b25b      	sxtb	r3, r3
    16f6:	2b00      	cmp	r3, #0
    16f8:	dbfb      	blt.n	16f2 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    16fa:	4b0a      	ldr	r3, [pc, #40]	; (1724 <system_gclk_gen_get_hz+0x70>)
    16fc:	689c      	ldr	r4, [r3, #8]
    16fe:	0224      	lsls	r4, r4, #8
    1700:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1702:	4b0d      	ldr	r3, [pc, #52]	; (1738 <system_gclk_gen_get_hz+0x84>)
    1704:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1706:	2e00      	cmp	r6, #0
    1708:	d107      	bne.n	171a <system_gclk_gen_get_hz+0x66>
    170a:	2c01      	cmp	r4, #1
    170c:	d907      	bls.n	171e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    170e:	0021      	movs	r1, r4
    1710:	0028      	movs	r0, r5
    1712:	4b0a      	ldr	r3, [pc, #40]	; (173c <system_gclk_gen_get_hz+0x88>)
    1714:	4798      	blx	r3
    1716:	0005      	movs	r5, r0
    1718:	e001      	b.n	171e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    171a:	3401      	adds	r4, #1
    171c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    171e:	0028      	movs	r0, r5
    1720:	bd70      	pop	{r4, r5, r6, pc}
    1722:	46c0      	nop			; (mov r8, r8)
    1724:	40000c00 	.word	0x40000c00
    1728:	000010b9 	.word	0x000010b9
    172c:	40000c04 	.word	0x40000c04
    1730:	00001185 	.word	0x00001185
    1734:	40000c08 	.word	0x40000c08
    1738:	000010f9 	.word	0x000010f9
    173c:	00002559 	.word	0x00002559

00001740 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1740:	b510      	push	{r4, lr}
    1742:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1744:	4b06      	ldr	r3, [pc, #24]	; (1760 <system_gclk_chan_enable+0x20>)
    1746:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1748:	4b06      	ldr	r3, [pc, #24]	; (1764 <system_gclk_chan_enable+0x24>)
    174a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    174c:	4a06      	ldr	r2, [pc, #24]	; (1768 <system_gclk_chan_enable+0x28>)
    174e:	8853      	ldrh	r3, [r2, #2]
    1750:	2180      	movs	r1, #128	; 0x80
    1752:	01c9      	lsls	r1, r1, #7
    1754:	430b      	orrs	r3, r1
    1756:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1758:	4b04      	ldr	r3, [pc, #16]	; (176c <system_gclk_chan_enable+0x2c>)
    175a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    175c:	bd10      	pop	{r4, pc}
    175e:	46c0      	nop			; (mov r8, r8)
    1760:	000010b9 	.word	0x000010b9
    1764:	40000c02 	.word	0x40000c02
    1768:	40000c00 	.word	0x40000c00
    176c:	000010f9 	.word	0x000010f9

00001770 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1770:	b510      	push	{r4, lr}
    1772:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1774:	4b0f      	ldr	r3, [pc, #60]	; (17b4 <system_gclk_chan_disable+0x44>)
    1776:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1778:	4b0f      	ldr	r3, [pc, #60]	; (17b8 <system_gclk_chan_disable+0x48>)
    177a:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    177c:	4a0f      	ldr	r2, [pc, #60]	; (17bc <system_gclk_chan_disable+0x4c>)
    177e:	8853      	ldrh	r3, [r2, #2]
    1780:	051b      	lsls	r3, r3, #20
    1782:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1784:	8853      	ldrh	r3, [r2, #2]
    1786:	490e      	ldr	r1, [pc, #56]	; (17c0 <system_gclk_chan_disable+0x50>)
    1788:	400b      	ands	r3, r1
    178a:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    178c:	8853      	ldrh	r3, [r2, #2]
    178e:	490d      	ldr	r1, [pc, #52]	; (17c4 <system_gclk_chan_disable+0x54>)
    1790:	400b      	ands	r3, r1
    1792:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1794:	0011      	movs	r1, r2
    1796:	2280      	movs	r2, #128	; 0x80
    1798:	01d2      	lsls	r2, r2, #7
    179a:	884b      	ldrh	r3, [r1, #2]
    179c:	4213      	tst	r3, r2
    179e:	d1fc      	bne.n	179a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    17a0:	4906      	ldr	r1, [pc, #24]	; (17bc <system_gclk_chan_disable+0x4c>)
    17a2:	884a      	ldrh	r2, [r1, #2]
    17a4:	0203      	lsls	r3, r0, #8
    17a6:	4806      	ldr	r0, [pc, #24]	; (17c0 <system_gclk_chan_disable+0x50>)
    17a8:	4002      	ands	r2, r0
    17aa:	4313      	orrs	r3, r2
    17ac:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    17ae:	4b06      	ldr	r3, [pc, #24]	; (17c8 <system_gclk_chan_disable+0x58>)
    17b0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    17b2:	bd10      	pop	{r4, pc}
    17b4:	000010b9 	.word	0x000010b9
    17b8:	40000c02 	.word	0x40000c02
    17bc:	40000c00 	.word	0x40000c00
    17c0:	fffff0ff 	.word	0xfffff0ff
    17c4:	ffffbfff 	.word	0xffffbfff
    17c8:	000010f9 	.word	0x000010f9

000017cc <system_gclk_chan_set_config>:
{
    17cc:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    17ce:	780c      	ldrb	r4, [r1, #0]
    17d0:	0224      	lsls	r4, r4, #8
    17d2:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    17d4:	4b02      	ldr	r3, [pc, #8]	; (17e0 <system_gclk_chan_set_config+0x14>)
    17d6:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    17d8:	b2a4      	uxth	r4, r4
    17da:	4b02      	ldr	r3, [pc, #8]	; (17e4 <system_gclk_chan_set_config+0x18>)
    17dc:	805c      	strh	r4, [r3, #2]
}
    17de:	bd10      	pop	{r4, pc}
    17e0:	00001771 	.word	0x00001771
    17e4:	40000c00 	.word	0x40000c00

000017e8 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    17e8:	b510      	push	{r4, lr}
    17ea:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    17ec:	4b06      	ldr	r3, [pc, #24]	; (1808 <system_gclk_chan_get_hz+0x20>)
    17ee:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    17f0:	4b06      	ldr	r3, [pc, #24]	; (180c <system_gclk_chan_get_hz+0x24>)
    17f2:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    17f4:	4b06      	ldr	r3, [pc, #24]	; (1810 <system_gclk_chan_get_hz+0x28>)
    17f6:	885c      	ldrh	r4, [r3, #2]
    17f8:	0524      	lsls	r4, r4, #20
    17fa:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    17fc:	4b05      	ldr	r3, [pc, #20]	; (1814 <system_gclk_chan_get_hz+0x2c>)
    17fe:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1800:	0020      	movs	r0, r4
    1802:	4b05      	ldr	r3, [pc, #20]	; (1818 <system_gclk_chan_get_hz+0x30>)
    1804:	4798      	blx	r3
}
    1806:	bd10      	pop	{r4, pc}
    1808:	000010b9 	.word	0x000010b9
    180c:	40000c02 	.word	0x40000c02
    1810:	40000c00 	.word	0x40000c00
    1814:	000010f9 	.word	0x000010f9
    1818:	000016b5 	.word	0x000016b5

0000181c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    181c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    181e:	78d3      	ldrb	r3, [r2, #3]
    1820:	2b00      	cmp	r3, #0
    1822:	d135      	bne.n	1890 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1824:	7813      	ldrb	r3, [r2, #0]
    1826:	2b80      	cmp	r3, #128	; 0x80
    1828:	d029      	beq.n	187e <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    182a:	061b      	lsls	r3, r3, #24
    182c:	2480      	movs	r4, #128	; 0x80
    182e:	0264      	lsls	r4, r4, #9
    1830:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1832:	7854      	ldrb	r4, [r2, #1]
    1834:	2502      	movs	r5, #2
    1836:	43ac      	bics	r4, r5
    1838:	d106      	bne.n	1848 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    183a:	7894      	ldrb	r4, [r2, #2]
    183c:	2c00      	cmp	r4, #0
    183e:	d120      	bne.n	1882 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1840:	2480      	movs	r4, #128	; 0x80
    1842:	02a4      	lsls	r4, r4, #10
    1844:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1846:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1848:	7854      	ldrb	r4, [r2, #1]
    184a:	3c01      	subs	r4, #1
    184c:	2c01      	cmp	r4, #1
    184e:	d91c      	bls.n	188a <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1850:	040d      	lsls	r5, r1, #16
    1852:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1854:	24a0      	movs	r4, #160	; 0xa0
    1856:	05e4      	lsls	r4, r4, #23
    1858:	432c      	orrs	r4, r5
    185a:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    185c:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    185e:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1860:	24d0      	movs	r4, #208	; 0xd0
    1862:	0624      	lsls	r4, r4, #24
    1864:	432c      	orrs	r4, r5
    1866:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1868:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    186a:	78d4      	ldrb	r4, [r2, #3]
    186c:	2c00      	cmp	r4, #0
    186e:	d122      	bne.n	18b6 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1870:	035b      	lsls	r3, r3, #13
    1872:	d51c      	bpl.n	18ae <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1874:	7893      	ldrb	r3, [r2, #2]
    1876:	2b01      	cmp	r3, #1
    1878:	d01e      	beq.n	18b8 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    187a:	6141      	str	r1, [r0, #20]
    187c:	e017      	b.n	18ae <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    187e:	2300      	movs	r3, #0
    1880:	e7d7      	b.n	1832 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1882:	24c0      	movs	r4, #192	; 0xc0
    1884:	02e4      	lsls	r4, r4, #11
    1886:	4323      	orrs	r3, r4
    1888:	e7dd      	b.n	1846 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    188a:	4c0d      	ldr	r4, [pc, #52]	; (18c0 <_system_pinmux_config+0xa4>)
    188c:	4023      	ands	r3, r4
    188e:	e7df      	b.n	1850 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1890:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1892:	040c      	lsls	r4, r1, #16
    1894:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1896:	23a0      	movs	r3, #160	; 0xa0
    1898:	05db      	lsls	r3, r3, #23
    189a:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    189c:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    189e:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    18a0:	23d0      	movs	r3, #208	; 0xd0
    18a2:	061b      	lsls	r3, r3, #24
    18a4:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    18a6:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    18a8:	78d3      	ldrb	r3, [r2, #3]
    18aa:	2b00      	cmp	r3, #0
    18ac:	d103      	bne.n	18b6 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    18ae:	7853      	ldrb	r3, [r2, #1]
    18b0:	3b01      	subs	r3, #1
    18b2:	2b01      	cmp	r3, #1
    18b4:	d902      	bls.n	18bc <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    18b6:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    18b8:	6181      	str	r1, [r0, #24]
    18ba:	e7f8      	b.n	18ae <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    18bc:	6081      	str	r1, [r0, #8]
}
    18be:	e7fa      	b.n	18b6 <_system_pinmux_config+0x9a>
    18c0:	fffbffff 	.word	0xfffbffff

000018c4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    18c4:	b510      	push	{r4, lr}
    18c6:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    18c8:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    18ca:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    18cc:	2900      	cmp	r1, #0
    18ce:	d104      	bne.n	18da <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    18d0:	0943      	lsrs	r3, r0, #5
    18d2:	01db      	lsls	r3, r3, #7
    18d4:	4905      	ldr	r1, [pc, #20]	; (18ec <system_pinmux_pin_set_config+0x28>)
    18d6:	468c      	mov	ip, r1
    18d8:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    18da:	241f      	movs	r4, #31
    18dc:	4020      	ands	r0, r4
    18de:	2101      	movs	r1, #1
    18e0:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    18e2:	0018      	movs	r0, r3
    18e4:	4b02      	ldr	r3, [pc, #8]	; (18f0 <system_pinmux_pin_set_config+0x2c>)
    18e6:	4798      	blx	r3
}
    18e8:	bd10      	pop	{r4, pc}
    18ea:	46c0      	nop			; (mov r8, r8)
    18ec:	41004400 	.word	0x41004400
    18f0:	0000181d 	.word	0x0000181d

000018f4 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    18f4:	4770      	bx	lr
	...

000018f8 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    18f8:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    18fa:	4b05      	ldr	r3, [pc, #20]	; (1910 <system_init+0x18>)
    18fc:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    18fe:	4b05      	ldr	r3, [pc, #20]	; (1914 <system_init+0x1c>)
    1900:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1902:	4b05      	ldr	r3, [pc, #20]	; (1918 <system_init+0x20>)
    1904:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1906:	4b05      	ldr	r3, [pc, #20]	; (191c <system_init+0x24>)
    1908:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    190a:	4b05      	ldr	r3, [pc, #20]	; (1920 <system_init+0x28>)
    190c:	4798      	blx	r3
}
    190e:	bd10      	pop	{r4, pc}
    1910:	00001435 	.word	0x00001435
    1914:	00001129 	.word	0x00001129
    1918:	000018f5 	.word	0x000018f5
    191c:	000018f5 	.word	0x000018f5
    1920:	000018f5 	.word	0x000018f5

00001924 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1924:	e7fe      	b.n	1924 <Dummy_Handler>
	...

00001928 <Reset_Handler>:
{
    1928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    192a:	4a2a      	ldr	r2, [pc, #168]	; (19d4 <Reset_Handler+0xac>)
    192c:	4b2a      	ldr	r3, [pc, #168]	; (19d8 <Reset_Handler+0xb0>)
    192e:	429a      	cmp	r2, r3
    1930:	d011      	beq.n	1956 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    1932:	001a      	movs	r2, r3
    1934:	4b29      	ldr	r3, [pc, #164]	; (19dc <Reset_Handler+0xb4>)
    1936:	429a      	cmp	r2, r3
    1938:	d20d      	bcs.n	1956 <Reset_Handler+0x2e>
    193a:	4a29      	ldr	r2, [pc, #164]	; (19e0 <Reset_Handler+0xb8>)
    193c:	3303      	adds	r3, #3
    193e:	1a9b      	subs	r3, r3, r2
    1940:	089b      	lsrs	r3, r3, #2
    1942:	3301      	adds	r3, #1
    1944:	009b      	lsls	r3, r3, #2
    1946:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1948:	4823      	ldr	r0, [pc, #140]	; (19d8 <Reset_Handler+0xb0>)
    194a:	4922      	ldr	r1, [pc, #136]	; (19d4 <Reset_Handler+0xac>)
    194c:	588c      	ldr	r4, [r1, r2]
    194e:	5084      	str	r4, [r0, r2]
    1950:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    1952:	429a      	cmp	r2, r3
    1954:	d1fa      	bne.n	194c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    1956:	4a23      	ldr	r2, [pc, #140]	; (19e4 <Reset_Handler+0xbc>)
    1958:	4b23      	ldr	r3, [pc, #140]	; (19e8 <Reset_Handler+0xc0>)
    195a:	429a      	cmp	r2, r3
    195c:	d20a      	bcs.n	1974 <Reset_Handler+0x4c>
    195e:	43d3      	mvns	r3, r2
    1960:	4921      	ldr	r1, [pc, #132]	; (19e8 <Reset_Handler+0xc0>)
    1962:	185b      	adds	r3, r3, r1
    1964:	2103      	movs	r1, #3
    1966:	438b      	bics	r3, r1
    1968:	3304      	adds	r3, #4
    196a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    196c:	2100      	movs	r1, #0
    196e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    1970:	4293      	cmp	r3, r2
    1972:	d1fc      	bne.n	196e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1974:	4a1d      	ldr	r2, [pc, #116]	; (19ec <Reset_Handler+0xc4>)
    1976:	21ff      	movs	r1, #255	; 0xff
    1978:	4b1d      	ldr	r3, [pc, #116]	; (19f0 <Reset_Handler+0xc8>)
    197a:	438b      	bics	r3, r1
    197c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    197e:	39fd      	subs	r1, #253	; 0xfd
    1980:	2390      	movs	r3, #144	; 0x90
    1982:	005b      	lsls	r3, r3, #1
    1984:	4a1b      	ldr	r2, [pc, #108]	; (19f4 <Reset_Handler+0xcc>)
    1986:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1988:	4a1b      	ldr	r2, [pc, #108]	; (19f8 <Reset_Handler+0xd0>)
    198a:	78d3      	ldrb	r3, [r2, #3]
    198c:	2503      	movs	r5, #3
    198e:	43ab      	bics	r3, r5
    1990:	2402      	movs	r4, #2
    1992:	4323      	orrs	r3, r4
    1994:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1996:	78d3      	ldrb	r3, [r2, #3]
    1998:	270c      	movs	r7, #12
    199a:	43bb      	bics	r3, r7
    199c:	2608      	movs	r6, #8
    199e:	4333      	orrs	r3, r6
    19a0:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    19a2:	4b16      	ldr	r3, [pc, #88]	; (19fc <Reset_Handler+0xd4>)
    19a4:	7b98      	ldrb	r0, [r3, #14]
    19a6:	2230      	movs	r2, #48	; 0x30
    19a8:	4390      	bics	r0, r2
    19aa:	2220      	movs	r2, #32
    19ac:	4310      	orrs	r0, r2
    19ae:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    19b0:	7b99      	ldrb	r1, [r3, #14]
    19b2:	43b9      	bics	r1, r7
    19b4:	4331      	orrs	r1, r6
    19b6:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    19b8:	7b9a      	ldrb	r2, [r3, #14]
    19ba:	43aa      	bics	r2, r5
    19bc:	4322      	orrs	r2, r4
    19be:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    19c0:	4a0f      	ldr	r2, [pc, #60]	; (1a00 <Reset_Handler+0xd8>)
    19c2:	6853      	ldr	r3, [r2, #4]
    19c4:	2180      	movs	r1, #128	; 0x80
    19c6:	430b      	orrs	r3, r1
    19c8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    19ca:	4b0e      	ldr	r3, [pc, #56]	; (1a04 <Reset_Handler+0xdc>)
    19cc:	4798      	blx	r3
        main();
    19ce:	4b0e      	ldr	r3, [pc, #56]	; (1a08 <Reset_Handler+0xe0>)
    19d0:	4798      	blx	r3
    19d2:	e7fe      	b.n	19d2 <Reset_Handler+0xaa>
    19d4:	00004e90 	.word	0x00004e90
    19d8:	20000000 	.word	0x20000000
    19dc:	2000007c 	.word	0x2000007c
    19e0:	20000004 	.word	0x20000004
    19e4:	2000007c 	.word	0x2000007c
    19e8:	20003cb0 	.word	0x20003cb0
    19ec:	e000ed00 	.word	0xe000ed00
    19f0:	00000000 	.word	0x00000000
    19f4:	41007000 	.word	0x41007000
    19f8:	41005000 	.word	0x41005000
    19fc:	41004800 	.word	0x41004800
    1a00:	41004000 	.word	0x41004000
    1a04:	000042fd 	.word	0x000042fd
    1a08:	000023c1 	.word	0x000023c1

00001a0c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    1a0c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1a0e:	4a06      	ldr	r2, [pc, #24]	; (1a28 <_sbrk+0x1c>)
    1a10:	6812      	ldr	r2, [r2, #0]
    1a12:	2a00      	cmp	r2, #0
    1a14:	d004      	beq.n	1a20 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    1a16:	4a04      	ldr	r2, [pc, #16]	; (1a28 <_sbrk+0x1c>)
    1a18:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1a1a:	18c3      	adds	r3, r0, r3
    1a1c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    1a1e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1a20:	4902      	ldr	r1, [pc, #8]	; (1a2c <_sbrk+0x20>)
    1a22:	4a01      	ldr	r2, [pc, #4]	; (1a28 <_sbrk+0x1c>)
    1a24:	6011      	str	r1, [r2, #0]
    1a26:	e7f6      	b.n	1a16 <_sbrk+0xa>
    1a28:	200000bc 	.word	0x200000bc
    1a2c:	20005cb0 	.word	0x20005cb0

00001a30 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    1a30:	2001      	movs	r0, #1
    1a32:	4240      	negs	r0, r0
    1a34:	4770      	bx	lr

00001a36 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    1a36:	2380      	movs	r3, #128	; 0x80
    1a38:	019b      	lsls	r3, r3, #6
    1a3a:	604b      	str	r3, [r1, #4]

	return 0;
}
    1a3c:	2000      	movs	r0, #0
    1a3e:	4770      	bx	lr

00001a40 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    1a40:	2001      	movs	r0, #1
    1a42:	4770      	bx	lr

00001a44 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    1a44:	2000      	movs	r0, #0
    1a46:	4770      	bx	lr

00001a48 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
    1a48:	0003      	movs	r3, r0
    1a4a:	3308      	adds	r3, #8
    1a4c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1a4e:	2201      	movs	r2, #1
    1a50:	4252      	negs	r2, r2
    1a52:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
    1a54:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
    1a56:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
    1a58:	2300      	movs	r3, #0
    1a5a:	6003      	str	r3, [r0, #0]
}
    1a5c:	4770      	bx	lr

00001a5e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    1a5e:	2300      	movs	r3, #0
    1a60:	6103      	str	r3, [r0, #16]
}
    1a62:	4770      	bx	lr

00001a64 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
    1a64:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
    1a66:	685a      	ldr	r2, [r3, #4]
    1a68:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
    1a6a:	6842      	ldr	r2, [r0, #4]
    1a6c:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
    1a6e:	685a      	ldr	r2, [r3, #4]
    1a70:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
    1a72:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
    1a74:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    1a76:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    1a78:	6803      	ldr	r3, [r0, #0]
    1a7a:	3301      	adds	r3, #1
    1a7c:	6003      	str	r3, [r0, #0]
}
    1a7e:	4770      	bx	lr

00001a80 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
    1a80:	b510      	push	{r4, lr}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
    1a82:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1a84:	1c63      	adds	r3, r4, #1
    1a86:	d014      	beq.n	1ab2 <vListInsert+0x32>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
    1a88:	0003      	movs	r3, r0
    1a8a:	3308      	adds	r3, #8
    1a8c:	68c2      	ldr	r2, [r0, #12]
    1a8e:	6812      	ldr	r2, [r2, #0]
    1a90:	4294      	cmp	r4, r2
    1a92:	d304      	bcc.n	1a9e <vListInsert+0x1e>
    1a94:	685b      	ldr	r3, [r3, #4]
    1a96:	685a      	ldr	r2, [r3, #4]
    1a98:	6812      	ldr	r2, [r2, #0]
    1a9a:	4294      	cmp	r4, r2
    1a9c:	d2fa      	bcs.n	1a94 <vListInsert+0x14>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1a9e:	685a      	ldr	r2, [r3, #4]
    1aa0:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
    1aa2:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
    1aa4:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
    1aa6:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    1aa8:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    1aaa:	6803      	ldr	r3, [r0, #0]
    1aac:	3301      	adds	r3, #1
    1aae:	6003      	str	r3, [r0, #0]
}
    1ab0:	bd10      	pop	{r4, pc}
		pxIterator = pxList->xListEnd.pxPrevious;
    1ab2:	6903      	ldr	r3, [r0, #16]
    1ab4:	e7f3      	b.n	1a9e <vListInsert+0x1e>

00001ab6 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1ab6:	6843      	ldr	r3, [r0, #4]
    1ab8:	6882      	ldr	r2, [r0, #8]
    1aba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    1abc:	6883      	ldr	r3, [r0, #8]
    1abe:	6842      	ldr	r2, [r0, #4]
    1ac0:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
    1ac2:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1ac4:	685a      	ldr	r2, [r3, #4]
    1ac6:	4290      	cmp	r0, r2
    1ac8:	d006      	beq.n	1ad8 <uxListRemove+0x22>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
	}

	pxItemToRemove->pvContainer = NULL;
    1aca:	2200      	movs	r2, #0
    1acc:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
    1ace:	681a      	ldr	r2, [r3, #0]
    1ad0:	3a01      	subs	r2, #1
    1ad2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    1ad4:	6818      	ldr	r0, [r3, #0]
}
    1ad6:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1ad8:	6882      	ldr	r2, [r0, #8]
    1ada:	605a      	str	r2, [r3, #4]
    1adc:	e7f5      	b.n	1aca <uxListRemove+0x14>
	...

00001ae0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
    1ae0:	4a06      	ldr	r2, [pc, #24]	; (1afc <pxCurrentTCBConst3>)
    1ae2:	6813      	ldr	r3, [r2, #0]
    1ae4:	6818      	ldr	r0, [r3, #0]
    1ae6:	3020      	adds	r0, #32
    1ae8:	f380 8809 	msr	PSP, r0
    1aec:	2002      	movs	r0, #2
    1aee:	f380 8814 	msr	CONTROL, r0
    1af2:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
    1af4:	46ae      	mov	lr, r5
    1af6:	b662      	cpsie	i
    1af8:	bd00      	pop	{pc}
    1afa:	46c0      	nop			; (mov r8, r8)

00001afc <pxCurrentTCBConst3>:
    1afc:	20003b60 	.word	0x20003b60

00001b00 <pxPortInitialiseStack>:
{
    1b00:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
    1b02:	1f03      	subs	r3, r0, #4
    1b04:	2480      	movs	r4, #128	; 0x80
    1b06:	0464      	lsls	r4, r4, #17
    1b08:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
    1b0a:	3b04      	subs	r3, #4
    1b0c:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
    1b0e:	3b18      	subs	r3, #24
    1b10:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
    1b12:	3840      	subs	r0, #64	; 0x40
}
    1b14:	bd10      	pop	{r4, pc}
	...

00001b18 <SVC_Handler>:
	__asm volatile (
    1b18:	4b08      	ldr	r3, [pc, #32]	; (1b3c <pxCurrentTCBConst2>)
    1b1a:	6819      	ldr	r1, [r3, #0]
    1b1c:	6808      	ldr	r0, [r1, #0]
    1b1e:	3010      	adds	r0, #16
    1b20:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    1b22:	46a0      	mov	r8, r4
    1b24:	46a9      	mov	r9, r5
    1b26:	46b2      	mov	sl, r6
    1b28:	46bb      	mov	fp, r7
    1b2a:	f380 8809 	msr	PSP, r0
    1b2e:	3820      	subs	r0, #32
    1b30:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    1b32:	4671      	mov	r1, lr
    1b34:	200d      	movs	r0, #13
    1b36:	4301      	orrs	r1, r0
    1b38:	4708      	bx	r1
    1b3a:	46c0      	nop			; (mov r8, r8)

00001b3c <pxCurrentTCBConst2>:
    1b3c:	20003b60 	.word	0x20003b60

00001b40 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
    1b40:	2280      	movs	r2, #128	; 0x80
    1b42:	0552      	lsls	r2, r2, #21
    1b44:	4b03      	ldr	r3, [pc, #12]	; (1b54 <vPortYield+0x14>)
    1b46:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
    1b48:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    1b4c:	f3bf 8f6f 	isb	sy
}
    1b50:	4770      	bx	lr
    1b52:	46c0      	nop			; (mov r8, r8)
    1b54:	e000ed04 	.word	0xe000ed04

00001b58 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
    1b58:	b672      	cpsid	i
    uxCriticalNesting++;
    1b5a:	4a04      	ldr	r2, [pc, #16]	; (1b6c <vPortEnterCritical+0x14>)
    1b5c:	6813      	ldr	r3, [r2, #0]
    1b5e:	3301      	adds	r3, #1
    1b60:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
    1b62:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    1b66:	f3bf 8f6f 	isb	sy
}
    1b6a:	4770      	bx	lr
    1b6c:	20000010 	.word	0x20000010

00001b70 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
    uxCriticalNesting--;
    1b70:	4a03      	ldr	r2, [pc, #12]	; (1b80 <vPortExitCritical+0x10>)
    1b72:	6813      	ldr	r3, [r2, #0]
    1b74:	3b01      	subs	r3, #1
    1b76:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
    1b78:	2b00      	cmp	r3, #0
    1b7a:	d100      	bne.n	1b7e <vPortExitCritical+0xe>
    {
        portENABLE_INTERRUPTS();
    1b7c:	b662      	cpsie	i
    }
}
    1b7e:	4770      	bx	lr
    1b80:	20000010 	.word	0x20000010

00001b84 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    1b84:	f3ef 8009 	mrs	r0, PSP
    1b88:	4b0e      	ldr	r3, [pc, #56]	; (1bc4 <pxCurrentTCBConst>)
    1b8a:	681a      	ldr	r2, [r3, #0]
    1b8c:	3820      	subs	r0, #32
    1b8e:	6010      	str	r0, [r2, #0]
    1b90:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    1b92:	4644      	mov	r4, r8
    1b94:	464d      	mov	r5, r9
    1b96:	4656      	mov	r6, sl
    1b98:	465f      	mov	r7, fp
    1b9a:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    1b9c:	b508      	push	{r3, lr}
    1b9e:	b672      	cpsid	i
    1ba0:	f000 fb8a 	bl	22b8 <vTaskSwitchContext>
    1ba4:	b662      	cpsie	i
    1ba6:	bc0c      	pop	{r2, r3}
    1ba8:	6811      	ldr	r1, [r2, #0]
    1baa:	6808      	ldr	r0, [r1, #0]
    1bac:	3010      	adds	r0, #16
    1bae:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    1bb0:	46a0      	mov	r8, r4
    1bb2:	46a9      	mov	r9, r5
    1bb4:	46b2      	mov	sl, r6
    1bb6:	46bb      	mov	fp, r7
    1bb8:	f380 8809 	msr	PSP, r0
    1bbc:	3820      	subs	r0, #32
    1bbe:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    1bc0:	4718      	bx	r3
    1bc2:	46c0      	nop			; (mov r8, r8)

00001bc4 <pxCurrentTCBConst>:
    1bc4:	20003b60 	.word	0x20003b60

00001bc8 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    1bc8:	b510      	push	{r4, lr}
unsigned long ulDummy;

	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
    1bca:	2280      	movs	r2, #128	; 0x80
    1bcc:	0552      	lsls	r2, r2, #21
    1bce:	4b03      	ldr	r3, [pc, #12]	; (1bdc <SysTick_Handler+0x14>)
    1bd0:	601a      	str	r2, [r3, #0]
	#endif

	ulDummy = portSET_INTERRUPT_MASK_FROM_ISR();
    1bd2:	b672      	cpsid	i
	{
		vTaskIncrementTick();
    1bd4:	4b02      	ldr	r3, [pc, #8]	; (1be0 <SysTick_Handler+0x18>)
    1bd6:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulDummy );
    1bd8:	b662      	cpsie	i
}
    1bda:	bd10      	pop	{r4, pc}
    1bdc:	e000ed04 	.word	0xe000ed04
    1be0:	00001f95 	.word	0x00001f95

00001be4 <vPortSetupTimerInterrupt>:
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_VAL)  = 0; /* Load the SysTick Counter Value */
    1be4:	2200      	movs	r2, #0
    1be6:	4b04      	ldr	r3, [pc, #16]	; (1bf8 <vPortSetupTimerInterrupt+0x14>)
    1be8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
    1bea:	4a04      	ldr	r2, [pc, #16]	; (1bfc <vPortSetupTimerInterrupt+0x18>)
    1bec:	4b04      	ldr	r3, [pc, #16]	; (1c00 <vPortSetupTimerInterrupt+0x1c>)
    1bee:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
    1bf0:	2207      	movs	r2, #7
    1bf2:	4b04      	ldr	r3, [pc, #16]	; (1c04 <vPortSetupTimerInterrupt+0x20>)
    1bf4:	601a      	str	r2, [r3, #0]
}
    1bf6:	4770      	bx	lr
    1bf8:	e000e018 	.word	0xe000e018
    1bfc:	00001f3f 	.word	0x00001f3f
    1c00:	e000e014 	.word	0xe000e014
    1c04:	e000e010 	.word	0xe000e010

00001c08 <xPortStartScheduler>:
{
    1c08:	b510      	push	{r4, lr}
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
    1c0a:	4b0a      	ldr	r3, [pc, #40]	; (1c34 <xPortStartScheduler+0x2c>)
    1c0c:	6819      	ldr	r1, [r3, #0]
    1c0e:	22ff      	movs	r2, #255	; 0xff
    1c10:	0412      	lsls	r2, r2, #16
    1c12:	430a      	orrs	r2, r1
    1c14:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
    1c16:	6819      	ldr	r1, [r3, #0]
    1c18:	22ff      	movs	r2, #255	; 0xff
    1c1a:	0612      	lsls	r2, r2, #24
    1c1c:	430a      	orrs	r2, r1
    1c1e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
    1c20:	4b05      	ldr	r3, [pc, #20]	; (1c38 <xPortStartScheduler+0x30>)
    1c22:	4798      	blx	r3
	uxCriticalNesting = 0;
    1c24:	2200      	movs	r2, #0
    1c26:	4b05      	ldr	r3, [pc, #20]	; (1c3c <xPortStartScheduler+0x34>)
    1c28:	601a      	str	r2, [r3, #0]
	vPortStartFirstTask();
    1c2a:	4b05      	ldr	r3, [pc, #20]	; (1c40 <xPortStartScheduler+0x38>)
    1c2c:	4798      	blx	r3
}
    1c2e:	2000      	movs	r0, #0
    1c30:	bd10      	pop	{r4, pc}
    1c32:	46c0      	nop			; (mov r8, r8)
    1c34:	e000ed20 	.word	0xe000ed20
    1c38:	00001be5 	.word	0x00001be5
    1c3c:	20000010 	.word	0x20000010
    1c40:	00001ae1 	.word	0x00001ae1

00001c44 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
    1c44:	b570      	push	{r4, r5, r6, lr}
    1c46:	0004      	movs	r4, r0
void *pvReturn = NULL;
static unsigned char *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1c48:	0743      	lsls	r3, r0, #29
    1c4a:	d002      	beq.n	1c52 <pvPortMalloc+0xe>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1c4c:	2307      	movs	r3, #7
    1c4e:	439c      	bics	r4, r3
    1c50:	3408      	adds	r4, #8
		}
	#endif

	vTaskSuspendAll();
    1c52:	4b11      	ldr	r3, [pc, #68]	; (1c98 <pvPortMalloc+0x54>)
    1c54:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
    1c56:	4b11      	ldr	r3, [pc, #68]	; (1c9c <pvPortMalloc+0x58>)
    1c58:	681b      	ldr	r3, [r3, #0]
    1c5a:	2b00      	cmp	r3, #0
    1c5c:	d010      	beq.n	1c80 <pvPortMalloc+0x3c>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( unsigned char * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
    1c5e:	4b10      	ldr	r3, [pc, #64]	; (1ca0 <pvPortMalloc+0x5c>)
    1c60:	681b      	ldr	r3, [r3, #0]
    1c62:	18e4      	adds	r4, r4, r3
    1c64:	4a0f      	ldr	r2, [pc, #60]	; (1ca4 <pvPortMalloc+0x60>)
    1c66:	4294      	cmp	r4, r2
    1c68:	d811      	bhi.n	1c8e <pvPortMalloc+0x4a>
    1c6a:	42a3      	cmp	r3, r4
    1c6c:	d211      	bcs.n	1c92 <pvPortMalloc+0x4e>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
    1c6e:	4a0b      	ldr	r2, [pc, #44]	; (1c9c <pvPortMalloc+0x58>)
    1c70:	6815      	ldr	r5, [r2, #0]
    1c72:	18ed      	adds	r5, r5, r3
			xNextFreeByte += xWantedSize;
    1c74:	4b0a      	ldr	r3, [pc, #40]	; (1ca0 <pvPortMalloc+0x5c>)
    1c76:	601c      	str	r4, [r3, #0]
		}
	}
	xTaskResumeAll();
    1c78:	4b0b      	ldr	r3, [pc, #44]	; (1ca8 <pvPortMalloc+0x64>)
    1c7a:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
    1c7c:	0028      	movs	r0, r5
    1c7e:	bd70      	pop	{r4, r5, r6, pc}
			pucAlignedHeap = ( unsigned char * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK ) );
    1c80:	2207      	movs	r2, #7
    1c82:	4b0a      	ldr	r3, [pc, #40]	; (1cac <pvPortMalloc+0x68>)
    1c84:	3308      	adds	r3, #8
    1c86:	4393      	bics	r3, r2
    1c88:	4a04      	ldr	r2, [pc, #16]	; (1c9c <pvPortMalloc+0x58>)
    1c8a:	6013      	str	r3, [r2, #0]
    1c8c:	e7e7      	b.n	1c5e <pvPortMalloc+0x1a>
void *pvReturn = NULL;
    1c8e:	2500      	movs	r5, #0
    1c90:	e7f2      	b.n	1c78 <pvPortMalloc+0x34>
    1c92:	2500      	movs	r5, #0
    1c94:	e7f0      	b.n	1c78 <pvPortMalloc+0x34>
    1c96:	46c0      	nop			; (mov r8, r8)
    1c98:	00001f65 	.word	0x00001f65
    1c9c:	200000c0 	.word	0x200000c0
    1ca0:	20003b5c 	.word	0x20003b5c
    1ca4:	00003a8f 	.word	0x00003a8f
    1ca8:	000020b1 	.word	0x000020b1
    1cac:	200000c4 	.word	0x200000c4

00001cb0 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
    1cb0:	2800      	cmp	r0, #0
    1cb2:	d001      	beq.n	1cb8 <vPortFree+0x8>
    1cb4:	b672      	cpsid	i
    1cb6:	e7fe      	b.n	1cb6 <vPortFree+0x6>
}
    1cb8:	4770      	bx	lr
	...

00001cbc <prvAddCurrentTaskToDelayedList>:
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
    1cbc:	b510      	push	{r4, lr}
    1cbe:	0004      	movs	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    1cc0:	4b0e      	ldr	r3, [pc, #56]	; (1cfc <prvAddCurrentTaskToDelayedList+0x40>)
    1cc2:	681b      	ldr	r3, [r3, #0]
    1cc4:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
    1cc6:	4b0e      	ldr	r3, [pc, #56]	; (1d00 <prvAddCurrentTaskToDelayedList+0x44>)
    1cc8:	681b      	ldr	r3, [r3, #0]
    1cca:	4298      	cmp	r0, r3
    1ccc:	d30d      	bcc.n	1cea <prvAddCurrentTaskToDelayedList+0x2e>
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    1cce:	4b0d      	ldr	r3, [pc, #52]	; (1d04 <prvAddCurrentTaskToDelayedList+0x48>)
    1cd0:	6818      	ldr	r0, [r3, #0]
    1cd2:	4b0a      	ldr	r3, [pc, #40]	; (1cfc <prvAddCurrentTaskToDelayedList+0x40>)
    1cd4:	6819      	ldr	r1, [r3, #0]
    1cd6:	3104      	adds	r1, #4
    1cd8:	4b0b      	ldr	r3, [pc, #44]	; (1d08 <prvAddCurrentTaskToDelayedList+0x4c>)
    1cda:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    1cdc:	4b0b      	ldr	r3, [pc, #44]	; (1d0c <prvAddCurrentTaskToDelayedList+0x50>)
    1cde:	681b      	ldr	r3, [r3, #0]
    1ce0:	429c      	cmp	r4, r3
    1ce2:	d209      	bcs.n	1cf8 <prvAddCurrentTaskToDelayedList+0x3c>
		{
			xNextTaskUnblockTime = xTimeToWake;
    1ce4:	4b09      	ldr	r3, [pc, #36]	; (1d0c <prvAddCurrentTaskToDelayedList+0x50>)
    1ce6:	601c      	str	r4, [r3, #0]
		}
	}
}
    1ce8:	e006      	b.n	1cf8 <prvAddCurrentTaskToDelayedList+0x3c>
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    1cea:	4b09      	ldr	r3, [pc, #36]	; (1d10 <prvAddCurrentTaskToDelayedList+0x54>)
    1cec:	6818      	ldr	r0, [r3, #0]
    1cee:	4b03      	ldr	r3, [pc, #12]	; (1cfc <prvAddCurrentTaskToDelayedList+0x40>)
    1cf0:	6819      	ldr	r1, [r3, #0]
    1cf2:	3104      	adds	r1, #4
    1cf4:	4b04      	ldr	r3, [pc, #16]	; (1d08 <prvAddCurrentTaskToDelayedList+0x4c>)
    1cf6:	4798      	blx	r3
}
    1cf8:	bd10      	pop	{r4, pc}
    1cfa:	46c0      	nop			; (mov r8, r8)
    1cfc:	20003b60 	.word	0x20003b60
    1d00:	20003c5c 	.word	0x20003c5c
    1d04:	20003b64 	.word	0x20003b64
    1d08:	00001a81 	.word	0x00001a81
    1d0c:	20000014 	.word	0x20000014
    1d10:	20003b68 	.word	0x20003b68

00001d14 <xTaskGenericCreate>:
{
    1d14:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d16:	46d6      	mov	lr, sl
    1d18:	464f      	mov	r7, r9
    1d1a:	b580      	push	{r7, lr}
    1d1c:	b083      	sub	sp, #12
    1d1e:	0005      	movs	r5, r0
    1d20:	9100      	str	r1, [sp, #0]
    1d22:	0016      	movs	r6, r2
    1d24:	9301      	str	r3, [sp, #4]
    1d26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1d28:	4699      	mov	r9, r3
    1d2a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
	configASSERT( pxTaskCode );
    1d2c:	2800      	cmp	r0, #0
    1d2e:	d003      	beq.n	1d38 <xTaskGenericCreate+0x24>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
    1d30:	2b04      	cmp	r3, #4
    1d32:	d903      	bls.n	1d3c <xTaskGenericCreate+0x28>
    1d34:	b672      	cpsid	i
    1d36:	e7fe      	b.n	1d36 <xTaskGenericCreate+0x22>
	configASSERT( pxTaskCode );
    1d38:	b672      	cpsid	i
    1d3a:	e7fe      	b.n	1d3a <xTaskGenericCreate+0x26>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
    1d3c:	2040      	movs	r0, #64	; 0x40
    1d3e:	4b5a      	ldr	r3, [pc, #360]	; (1ea8 <xTaskGenericCreate+0x194>)
    1d40:	4798      	blx	r3
    1d42:	1e04      	subs	r4, r0, #0

	if( pxNewTCB != NULL )
    1d44:	d00c      	beq.n	1d60 <xTaskGenericCreate+0x4c>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
    1d46:	2f00      	cmp	r7, #0
    1d48:	d000      	beq.n	1d4c <xTaskGenericCreate+0x38>
    1d4a:	e078      	b.n	1e3e <xTaskGenericCreate+0x12a>
    1d4c:	00b0      	lsls	r0, r6, #2
    1d4e:	4b56      	ldr	r3, [pc, #344]	; (1ea8 <xTaskGenericCreate+0x194>)
    1d50:	4798      	blx	r3
    1d52:	1e07      	subs	r7, r0, #0
    1d54:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
    1d56:	d000      	beq.n	1d5a <xTaskGenericCreate+0x46>
    1d58:	e072      	b.n	1e40 <xTaskGenericCreate+0x12c>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
    1d5a:	0020      	movs	r0, r4
    1d5c:	4b53      	ldr	r3, [pc, #332]	; (1eac <xTaskGenericCreate+0x198>)
    1d5e:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    1d60:	2001      	movs	r0, #1
    1d62:	4240      	negs	r0, r0
    1d64:	e05a      	b.n	1e1c <xTaskGenericCreate+0x108>
		if( ( void * ) pxCreatedTask != NULL )
    1d66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1d68:	2b00      	cmp	r3, #0
    1d6a:	d000      	beq.n	1d6e <xTaskGenericCreate+0x5a>
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
    1d6c:	601c      	str	r4, [r3, #0]
		taskENTER_CRITICAL();
    1d6e:	4b50      	ldr	r3, [pc, #320]	; (1eb0 <xTaskGenericCreate+0x19c>)
    1d70:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
    1d72:	4a50      	ldr	r2, [pc, #320]	; (1eb4 <xTaskGenericCreate+0x1a0>)
    1d74:	6813      	ldr	r3, [r2, #0]
    1d76:	3301      	adds	r3, #1
    1d78:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
    1d7a:	4b4f      	ldr	r3, [pc, #316]	; (1eb8 <xTaskGenericCreate+0x1a4>)
    1d7c:	681b      	ldr	r3, [r3, #0]
    1d7e:	2b00      	cmp	r3, #0
    1d80:	d151      	bne.n	1e26 <xTaskGenericCreate+0x112>
				pxCurrentTCB =  pxNewTCB;
    1d82:	4b4d      	ldr	r3, [pc, #308]	; (1eb8 <xTaskGenericCreate+0x1a4>)
    1d84:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
    1d86:	6813      	ldr	r3, [r2, #0]
    1d88:	2b01      	cmp	r3, #1
    1d8a:	d11f      	bne.n	1dcc <xTaskGenericCreate+0xb8>
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
    1d8c:	4e4b      	ldr	r6, [pc, #300]	; (1ebc <xTaskGenericCreate+0x1a8>)
    1d8e:	0030      	movs	r0, r6
    1d90:	4d4b      	ldr	r5, [pc, #300]	; (1ec0 <xTaskGenericCreate+0x1ac>)
    1d92:	47a8      	blx	r5
    1d94:	0030      	movs	r0, r6
    1d96:	3014      	adds	r0, #20
    1d98:	47a8      	blx	r5
    1d9a:	0030      	movs	r0, r6
    1d9c:	3028      	adds	r0, #40	; 0x28
    1d9e:	47a8      	blx	r5
    1da0:	0030      	movs	r0, r6
    1da2:	303c      	adds	r0, #60	; 0x3c
    1da4:	47a8      	blx	r5
    1da6:	0030      	movs	r0, r6
    1da8:	3050      	adds	r0, #80	; 0x50
    1daa:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList1 );
    1dac:	4f45      	ldr	r7, [pc, #276]	; (1ec4 <xTaskGenericCreate+0x1b0>)
    1dae:	0038      	movs	r0, r7
    1db0:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
    1db2:	4e45      	ldr	r6, [pc, #276]	; (1ec8 <xTaskGenericCreate+0x1b4>)
    1db4:	0030      	movs	r0, r6
    1db6:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
    1db8:	4844      	ldr	r0, [pc, #272]	; (1ecc <xTaskGenericCreate+0x1b8>)
    1dba:	47a8      	blx	r5
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
    1dbc:	4844      	ldr	r0, [pc, #272]	; (1ed0 <xTaskGenericCreate+0x1bc>)
    1dbe:	47a8      	blx	r5
		vListInitialise( ( xList * ) &xSuspendedTaskList );
    1dc0:	4844      	ldr	r0, [pc, #272]	; (1ed4 <xTaskGenericCreate+0x1c0>)
    1dc2:	47a8      	blx	r5
	pxDelayedTaskList = &xDelayedTaskList1;
    1dc4:	4b44      	ldr	r3, [pc, #272]	; (1ed8 <xTaskGenericCreate+0x1c4>)
    1dc6:	601f      	str	r7, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    1dc8:	4b44      	ldr	r3, [pc, #272]	; (1edc <xTaskGenericCreate+0x1c8>)
    1dca:	601e      	str	r6, [r3, #0]
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
    1dcc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1dce:	4a44      	ldr	r2, [pc, #272]	; (1ee0 <xTaskGenericCreate+0x1cc>)
    1dd0:	6812      	ldr	r2, [r2, #0]
    1dd2:	4293      	cmp	r3, r2
    1dd4:	d901      	bls.n	1dda <xTaskGenericCreate+0xc6>
				uxTopUsedPriority = pxNewTCB->uxPriority;
    1dd6:	4a42      	ldr	r2, [pc, #264]	; (1ee0 <xTaskGenericCreate+0x1cc>)
    1dd8:	6013      	str	r3, [r2, #0]
			uxTaskNumber++;
    1dda:	4942      	ldr	r1, [pc, #264]	; (1ee4 <xTaskGenericCreate+0x1d0>)
    1ddc:	680a      	ldr	r2, [r1, #0]
    1dde:	3201      	adds	r2, #1
    1de0:	600a      	str	r2, [r1, #0]
			prvAddTaskToReadyQueue( pxNewTCB );
    1de2:	4a41      	ldr	r2, [pc, #260]	; (1ee8 <xTaskGenericCreate+0x1d4>)
    1de4:	6812      	ldr	r2, [r2, #0]
    1de6:	4293      	cmp	r3, r2
    1de8:	d901      	bls.n	1dee <xTaskGenericCreate+0xda>
    1dea:	4a3f      	ldr	r2, [pc, #252]	; (1ee8 <xTaskGenericCreate+0x1d4>)
    1dec:	6013      	str	r3, [r2, #0]
    1dee:	009a      	lsls	r2, r3, #2
    1df0:	18d3      	adds	r3, r2, r3
    1df2:	009b      	lsls	r3, r3, #2
    1df4:	4831      	ldr	r0, [pc, #196]	; (1ebc <xTaskGenericCreate+0x1a8>)
    1df6:	18c0      	adds	r0, r0, r3
    1df8:	9900      	ldr	r1, [sp, #0]
    1dfa:	4b3c      	ldr	r3, [pc, #240]	; (1eec <xTaskGenericCreate+0x1d8>)
    1dfc:	4798      	blx	r3
		taskEXIT_CRITICAL();
    1dfe:	4b3c      	ldr	r3, [pc, #240]	; (1ef0 <xTaskGenericCreate+0x1dc>)
    1e00:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
    1e02:	4b3c      	ldr	r3, [pc, #240]	; (1ef4 <xTaskGenericCreate+0x1e0>)
    1e04:	681b      	ldr	r3, [r3, #0]
    1e06:	2001      	movs	r0, #1
    1e08:	2b00      	cmp	r3, #0
    1e0a:	d007      	beq.n	1e1c <xTaskGenericCreate+0x108>
			if( pxCurrentTCB->uxPriority < uxPriority )
    1e0c:	4b2a      	ldr	r3, [pc, #168]	; (1eb8 <xTaskGenericCreate+0x1a4>)
    1e0e:	681b      	ldr	r3, [r3, #0]
    1e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1e12:	4599      	cmp	r9, r3
    1e14:	d902      	bls.n	1e1c <xTaskGenericCreate+0x108>
				portYIELD_WITHIN_API();
    1e16:	4b38      	ldr	r3, [pc, #224]	; (1ef8 <xTaskGenericCreate+0x1e4>)
    1e18:	4798      	blx	r3
    1e1a:	2001      	movs	r0, #1
}
    1e1c:	b003      	add	sp, #12
    1e1e:	bc0c      	pop	{r2, r3}
    1e20:	4691      	mov	r9, r2
    1e22:	469a      	mov	sl, r3
    1e24:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if( xSchedulerRunning == pdFALSE )
    1e26:	4b33      	ldr	r3, [pc, #204]	; (1ef4 <xTaskGenericCreate+0x1e0>)
    1e28:	681b      	ldr	r3, [r3, #0]
    1e2a:	2b00      	cmp	r3, #0
    1e2c:	d1ce      	bne.n	1dcc <xTaskGenericCreate+0xb8>
					if( pxCurrentTCB->uxPriority <= uxPriority )
    1e2e:	4b22      	ldr	r3, [pc, #136]	; (1eb8 <xTaskGenericCreate+0x1a4>)
    1e30:	681b      	ldr	r3, [r3, #0]
    1e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1e34:	4599      	cmp	r9, r3
    1e36:	d3c9      	bcc.n	1dcc <xTaskGenericCreate+0xb8>
						pxCurrentTCB = pxNewTCB;
    1e38:	4b1f      	ldr	r3, [pc, #124]	; (1eb8 <xTaskGenericCreate+0x1a4>)
    1e3a:	601c      	str	r4, [r3, #0]
    1e3c:	e7c6      	b.n	1dcc <xTaskGenericCreate+0xb8>
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
    1e3e:	6307      	str	r7, [r0, #48]	; 0x30
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
    1e40:	00b2      	lsls	r2, r6, #2
    1e42:	21a5      	movs	r1, #165	; 0xa5
    1e44:	0038      	movs	r0, r7
    1e46:	4b2d      	ldr	r3, [pc, #180]	; (1efc <xTaskGenericCreate+0x1e8>)
    1e48:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
    1e4a:	4b2d      	ldr	r3, [pc, #180]	; (1f00 <xTaskGenericCreate+0x1ec>)
    1e4c:	18f3      	adds	r3, r6, r3
    1e4e:	009b      	lsls	r3, r3, #2
    1e50:	6b22      	ldr	r2, [r4, #48]	; 0x30
    1e52:	4694      	mov	ip, r2
    1e54:	4463      	add	r3, ip
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
    1e56:	2607      	movs	r6, #7
    1e58:	43b3      	bics	r3, r6
    1e5a:	469a      	mov	sl, r3
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
    1e5c:	0020      	movs	r0, r4
    1e5e:	3034      	adds	r0, #52	; 0x34
    1e60:	2208      	movs	r2, #8
    1e62:	9900      	ldr	r1, [sp, #0]
    1e64:	4b27      	ldr	r3, [pc, #156]	; (1f04 <xTaskGenericCreate+0x1f0>)
    1e66:	4798      	blx	r3
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
    1e68:	2200      	movs	r2, #0
    1e6a:	233b      	movs	r3, #59	; 0x3b
    1e6c:	54e2      	strb	r2, [r4, r3]
	pxTCB->uxPriority = uxPriority;
    1e6e:	464b      	mov	r3, r9
    1e70:	62e3      	str	r3, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
    1e72:	63e3      	str	r3, [r4, #60]	; 0x3c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    1e74:	1d23      	adds	r3, r4, #4
    1e76:	9300      	str	r3, [sp, #0]
    1e78:	0018      	movs	r0, r3
    1e7a:	4f23      	ldr	r7, [pc, #140]	; (1f08 <xTaskGenericCreate+0x1f4>)
    1e7c:	47b8      	blx	r7
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    1e7e:	0020      	movs	r0, r4
    1e80:	3018      	adds	r0, #24
    1e82:	47b8      	blx	r7
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    1e84:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
    1e86:	2305      	movs	r3, #5
    1e88:	464a      	mov	r2, r9
    1e8a:	1a9b      	subs	r3, r3, r2
    1e8c:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    1e8e:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    1e90:	9a01      	ldr	r2, [sp, #4]
    1e92:	0029      	movs	r1, r5
    1e94:	4650      	mov	r0, sl
    1e96:	4b1d      	ldr	r3, [pc, #116]	; (1f0c <xTaskGenericCreate+0x1f8>)
    1e98:	4798      	blx	r3
    1e9a:	6020      	str	r0, [r4, #0]
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
    1e9c:	4230      	tst	r0, r6
    1e9e:	d100      	bne.n	1ea2 <xTaskGenericCreate+0x18e>
    1ea0:	e761      	b.n	1d66 <xTaskGenericCreate+0x52>
    1ea2:	b672      	cpsid	i
    1ea4:	e7fe      	b.n	1ea4 <xTaskGenericCreate+0x190>
    1ea6:	46c0      	nop			; (mov r8, r8)
    1ea8:	00001c45 	.word	0x00001c45
    1eac:	00001cb1 	.word	0x00001cb1
    1eb0:	00001b59 	.word	0x00001b59
    1eb4:	20003bd0 	.word	0x20003bd0
    1eb8:	20003b60 	.word	0x20003b60
    1ebc:	20003b6c 	.word	0x20003b6c
    1ec0:	00001a49 	.word	0x00001a49
    1ec4:	20003bec 	.word	0x20003bec
    1ec8:	20003c00 	.word	0x20003c00
    1ecc:	20003c1c 	.word	0x20003c1c
    1ed0:	20003c48 	.word	0x20003c48
    1ed4:	20003c34 	.word	0x20003c34
    1ed8:	20003b64 	.word	0x20003b64
    1edc:	20003b68 	.word	0x20003b68
    1ee0:	20003be8 	.word	0x20003be8
    1ee4:	20003bdc 	.word	0x20003bdc
    1ee8:	20003be4 	.word	0x20003be4
    1eec:	00001a65 	.word	0x00001a65
    1ef0:	00001b71 	.word	0x00001b71
    1ef4:	20003c30 	.word	0x20003c30
    1ef8:	00001b41 	.word	0x00001b41
    1efc:	00004345 	.word	0x00004345
    1f00:	3fffffff 	.word	0x3fffffff
    1f04:	00004429 	.word	0x00004429
    1f08:	00001a5f 	.word	0x00001a5f
    1f0c:	00001b01 	.word	0x00001b01

00001f10 <vTaskStartScheduler>:
{
    1f10:	b510      	push	{r4, lr}
    1f12:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
    1f14:	2300      	movs	r3, #0
    1f16:	9303      	str	r3, [sp, #12]
    1f18:	9302      	str	r3, [sp, #8]
    1f1a:	9301      	str	r3, [sp, #4]
    1f1c:	9300      	str	r3, [sp, #0]
    1f1e:	2264      	movs	r2, #100	; 0x64
    1f20:	490a      	ldr	r1, [pc, #40]	; (1f4c <vTaskStartScheduler+0x3c>)
    1f22:	480b      	ldr	r0, [pc, #44]	; (1f50 <vTaskStartScheduler+0x40>)
    1f24:	4c0b      	ldr	r4, [pc, #44]	; (1f54 <vTaskStartScheduler+0x44>)
    1f26:	47a0      	blx	r4
	if( xReturn == pdPASS )
    1f28:	2801      	cmp	r0, #1
    1f2a:	d003      	beq.n	1f34 <vTaskStartScheduler+0x24>
		configASSERT( xReturn );
    1f2c:	2800      	cmp	r0, #0
    1f2e:	d10a      	bne.n	1f46 <vTaskStartScheduler+0x36>
    1f30:	b672      	cpsid	i
    1f32:	e7fe      	b.n	1f32 <vTaskStartScheduler+0x22>
		portDISABLE_INTERRUPTS();
    1f34:	b672      	cpsid	i
		xSchedulerRunning = pdTRUE;
    1f36:	2201      	movs	r2, #1
    1f38:	4b07      	ldr	r3, [pc, #28]	; (1f58 <vTaskStartScheduler+0x48>)
    1f3a:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
    1f3c:	2200      	movs	r2, #0
    1f3e:	4b07      	ldr	r3, [pc, #28]	; (1f5c <vTaskStartScheduler+0x4c>)
    1f40:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
    1f42:	4b07      	ldr	r3, [pc, #28]	; (1f60 <vTaskStartScheduler+0x50>)
    1f44:	4798      	blx	r3
}
    1f46:	b004      	add	sp, #16
    1f48:	bd10      	pop	{r4, pc}
    1f4a:	46c0      	nop			; (mov r8, r8)
    1f4c:	00004d54 	.word	0x00004d54
    1f50:	00002229 	.word	0x00002229
    1f54:	00001d15 	.word	0x00001d15
    1f58:	20003c30 	.word	0x20003c30
    1f5c:	20003c5c 	.word	0x20003c5c
    1f60:	00001c09 	.word	0x00001c09

00001f64 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
    1f64:	4a02      	ldr	r2, [pc, #8]	; (1f70 <vTaskSuspendAll+0xc>)
    1f66:	6813      	ldr	r3, [r2, #0]
    1f68:	3301      	adds	r3, #1
    1f6a:	6013      	str	r3, [r2, #0]
}
    1f6c:	4770      	bx	lr
    1f6e:	46c0      	nop			; (mov r8, r8)
    1f70:	20003bd8 	.word	0x20003bd8

00001f74 <xTaskGetTickCount>:
{
    1f74:	b510      	push	{r4, lr}
	taskENTER_CRITICAL();
    1f76:	4b04      	ldr	r3, [pc, #16]	; (1f88 <xTaskGetTickCount+0x14>)
    1f78:	4798      	blx	r3
		xTicks = xTickCount;
    1f7a:	4b04      	ldr	r3, [pc, #16]	; (1f8c <xTaskGetTickCount+0x18>)
    1f7c:	681c      	ldr	r4, [r3, #0]
	taskEXIT_CRITICAL();
    1f7e:	4b04      	ldr	r3, [pc, #16]	; (1f90 <xTaskGetTickCount+0x1c>)
    1f80:	4798      	blx	r3
}
    1f82:	0020      	movs	r0, r4
    1f84:	bd10      	pop	{r4, pc}
    1f86:	46c0      	nop			; (mov r8, r8)
    1f88:	00001b59 	.word	0x00001b59
    1f8c:	20003c5c 	.word	0x20003c5c
    1f90:	00001b71 	.word	0x00001b71

00001f94 <vTaskIncrementTick>:
{
    1f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    1f96:	4b3b      	ldr	r3, [pc, #236]	; (2084 <STACK_SIZE+0x84>)
    1f98:	681b      	ldr	r3, [r3, #0]
    1f9a:	2b00      	cmp	r3, #0
    1f9c:	d16d      	bne.n	207a <STACK_SIZE+0x7a>
		++xTickCount;
    1f9e:	4b3a      	ldr	r3, [pc, #232]	; (2088 <STACK_SIZE+0x88>)
    1fa0:	681a      	ldr	r2, [r3, #0]
    1fa2:	3201      	adds	r2, #1
    1fa4:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
    1fa6:	681b      	ldr	r3, [r3, #0]
    1fa8:	2b00      	cmp	r3, #0
    1faa:	d118      	bne.n	1fde <vTaskIncrementTick+0x4a>
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
    1fac:	4b37      	ldr	r3, [pc, #220]	; (208c <STACK_SIZE+0x8c>)
    1fae:	681b      	ldr	r3, [r3, #0]
    1fb0:	681b      	ldr	r3, [r3, #0]
    1fb2:	2b00      	cmp	r3, #0
    1fb4:	d001      	beq.n	1fba <vTaskIncrementTick+0x26>
    1fb6:	b672      	cpsid	i
    1fb8:	e7fe      	b.n	1fb8 <vTaskIncrementTick+0x24>
			pxTemp = pxDelayedTaskList;
    1fba:	4b34      	ldr	r3, [pc, #208]	; (208c <STACK_SIZE+0x8c>)
    1fbc:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
    1fbe:	4a34      	ldr	r2, [pc, #208]	; (2090 <STACK_SIZE+0x90>)
    1fc0:	6810      	ldr	r0, [r2, #0]
    1fc2:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
    1fc4:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
    1fc6:	4933      	ldr	r1, [pc, #204]	; (2094 <STACK_SIZE+0x94>)
    1fc8:	680a      	ldr	r2, [r1, #0]
    1fca:	3201      	adds	r2, #1
    1fcc:	600a      	str	r2, [r1, #0]
			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    1fce:	681b      	ldr	r3, [r3, #0]
    1fd0:	681b      	ldr	r3, [r3, #0]
    1fd2:	2b00      	cmp	r3, #0
    1fd4:	d11a      	bne.n	200c <STACK_SIZE+0xc>
				xNextTaskUnblockTime = portMAX_DELAY;
    1fd6:	2201      	movs	r2, #1
    1fd8:	4252      	negs	r2, r2
    1fda:	4b2f      	ldr	r3, [pc, #188]	; (2098 <STACK_SIZE+0x98>)
    1fdc:	601a      	str	r2, [r3, #0]
		prvCheckDelayedTasks();
    1fde:	4b2a      	ldr	r3, [pc, #168]	; (2088 <STACK_SIZE+0x88>)
    1fe0:	681a      	ldr	r2, [r3, #0]
    1fe2:	4b2d      	ldr	r3, [pc, #180]	; (2098 <STACK_SIZE+0x98>)
    1fe4:	681b      	ldr	r3, [r3, #0]
    1fe6:	429a      	cmp	r2, r3
    1fe8:	d34b      	bcc.n	2082 <STACK_SIZE+0x82>
    1fea:	4b28      	ldr	r3, [pc, #160]	; (208c <STACK_SIZE+0x8c>)
    1fec:	681b      	ldr	r3, [r3, #0]
    1fee:	681b      	ldr	r3, [r3, #0]
    1ff0:	2b00      	cmp	r3, #0
    1ff2:	d013      	beq.n	201c <STACK_SIZE+0x1c>
    1ff4:	4b25      	ldr	r3, [pc, #148]	; (208c <STACK_SIZE+0x8c>)
    1ff6:	681b      	ldr	r3, [r3, #0]
    1ff8:	68db      	ldr	r3, [r3, #12]
    1ffa:	68dc      	ldr	r4, [r3, #12]
    1ffc:	6863      	ldr	r3, [r4, #4]
    1ffe:	4a22      	ldr	r2, [pc, #136]	; (2088 <STACK_SIZE+0x88>)
    2000:	6812      	ldr	r2, [r2, #0]
    2002:	4293      	cmp	r3, r2
    2004:	d80f      	bhi.n	2026 <STACK_SIZE+0x26>
    2006:	4f25      	ldr	r7, [pc, #148]	; (209c <STACK_SIZE+0x9c>)
    2008:	4e25      	ldr	r6, [pc, #148]	; (20a0 <STACK_SIZE+0xa0>)
    200a:	e025      	b.n	2058 <STACK_SIZE+0x58>
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    200c:	4b1f      	ldr	r3, [pc, #124]	; (208c <STACK_SIZE+0x8c>)
    200e:	681b      	ldr	r3, [r3, #0]
    2010:	68db      	ldr	r3, [r3, #12]
    2012:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    2014:	685a      	ldr	r2, [r3, #4]
    2016:	4b20      	ldr	r3, [pc, #128]	; (2098 <STACK_SIZE+0x98>)
    2018:	601a      	str	r2, [r3, #0]
    201a:	e7e0      	b.n	1fde <vTaskIncrementTick+0x4a>
		prvCheckDelayedTasks();
    201c:	2201      	movs	r2, #1
    201e:	4252      	negs	r2, r2
    2020:	4b1d      	ldr	r3, [pc, #116]	; (2098 <STACK_SIZE+0x98>)
    2022:	601a      	str	r2, [r3, #0]
    2024:	e02d      	b.n	2082 <STACK_SIZE+0x82>
    2026:	4a1c      	ldr	r2, [pc, #112]	; (2098 <STACK_SIZE+0x98>)
    2028:	6013      	str	r3, [r2, #0]
    202a:	e02a      	b.n	2082 <STACK_SIZE+0x82>
    202c:	0098      	lsls	r0, r3, #2
    202e:	18c0      	adds	r0, r0, r3
    2030:	0080      	lsls	r0, r0, #2
    2032:	4b1c      	ldr	r3, [pc, #112]	; (20a4 <STACK_SIZE+0xa4>)
    2034:	1818      	adds	r0, r3, r0
    2036:	0029      	movs	r1, r5
    2038:	4b1b      	ldr	r3, [pc, #108]	; (20a8 <STACK_SIZE+0xa8>)
    203a:	4798      	blx	r3
    203c:	4b13      	ldr	r3, [pc, #76]	; (208c <STACK_SIZE+0x8c>)
    203e:	681b      	ldr	r3, [r3, #0]
    2040:	681b      	ldr	r3, [r3, #0]
    2042:	2b00      	cmp	r3, #0
    2044:	d0ea      	beq.n	201c <STACK_SIZE+0x1c>
    2046:	4b11      	ldr	r3, [pc, #68]	; (208c <STACK_SIZE+0x8c>)
    2048:	681b      	ldr	r3, [r3, #0]
    204a:	68db      	ldr	r3, [r3, #12]
    204c:	68dc      	ldr	r4, [r3, #12]
    204e:	6863      	ldr	r3, [r4, #4]
    2050:	4a0d      	ldr	r2, [pc, #52]	; (2088 <STACK_SIZE+0x88>)
    2052:	6812      	ldr	r2, [r2, #0]
    2054:	4293      	cmp	r3, r2
    2056:	d8e6      	bhi.n	2026 <STACK_SIZE+0x26>
    2058:	1d25      	adds	r5, r4, #4
    205a:	0028      	movs	r0, r5
    205c:	47b8      	blx	r7
    205e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2060:	2b00      	cmp	r3, #0
    2062:	d003      	beq.n	206c <STACK_SIZE+0x6c>
    2064:	0020      	movs	r0, r4
    2066:	3018      	adds	r0, #24
    2068:	4b0c      	ldr	r3, [pc, #48]	; (209c <STACK_SIZE+0x9c>)
    206a:	4798      	blx	r3
    206c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    206e:	6832      	ldr	r2, [r6, #0]
    2070:	4293      	cmp	r3, r2
    2072:	d9db      	bls.n	202c <STACK_SIZE+0x2c>
    2074:	4a0a      	ldr	r2, [pc, #40]	; (20a0 <STACK_SIZE+0xa0>)
    2076:	6013      	str	r3, [r2, #0]
    2078:	e7d8      	b.n	202c <STACK_SIZE+0x2c>
		++uxMissedTicks;
    207a:	4a0c      	ldr	r2, [pc, #48]	; (20ac <STACK_SIZE+0xac>)
    207c:	6813      	ldr	r3, [r2, #0]
    207e:	3301      	adds	r3, #1
    2080:	6013      	str	r3, [r2, #0]
}
    2082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2084:	20003bd8 	.word	0x20003bd8
    2088:	20003c5c 	.word	0x20003c5c
    208c:	20003b64 	.word	0x20003b64
    2090:	20003b68 	.word	0x20003b68
    2094:	20003c18 	.word	0x20003c18
    2098:	20000014 	.word	0x20000014
    209c:	00001ab7 	.word	0x00001ab7
    20a0:	20003be4 	.word	0x20003be4
    20a4:	20003b6c 	.word	0x20003b6c
    20a8:	00001a65 	.word	0x00001a65
    20ac:	20003bd4 	.word	0x20003bd4

000020b0 <xTaskResumeAll>:
{
    20b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
    20b2:	4b2e      	ldr	r3, [pc, #184]	; (216c <xTaskResumeAll+0xbc>)
    20b4:	681b      	ldr	r3, [r3, #0]
    20b6:	2b00      	cmp	r3, #0
    20b8:	d101      	bne.n	20be <xTaskResumeAll+0xe>
    20ba:	b672      	cpsid	i
    20bc:	e7fe      	b.n	20bc <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
    20be:	4b2c      	ldr	r3, [pc, #176]	; (2170 <xTaskResumeAll+0xc0>)
    20c0:	4798      	blx	r3
		--uxSchedulerSuspended;
    20c2:	4b2a      	ldr	r3, [pc, #168]	; (216c <xTaskResumeAll+0xbc>)
    20c4:	681a      	ldr	r2, [r3, #0]
    20c6:	3a01      	subs	r2, #1
    20c8:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    20ca:	681b      	ldr	r3, [r3, #0]
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
    20cc:	2400      	movs	r4, #0
		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    20ce:	2b00      	cmp	r3, #0
    20d0:	d103      	bne.n	20da <xTaskResumeAll+0x2a>
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
    20d2:	4b28      	ldr	r3, [pc, #160]	; (2174 <xTaskResumeAll+0xc4>)
    20d4:	681b      	ldr	r3, [r3, #0]
    20d6:	2b00      	cmp	r3, #0
    20d8:	d103      	bne.n	20e2 <xTaskResumeAll+0x32>
	taskEXIT_CRITICAL();
    20da:	4b27      	ldr	r3, [pc, #156]	; (2178 <xTaskResumeAll+0xc8>)
    20dc:	4798      	blx	r3
}
    20de:	0020      	movs	r0, r4
    20e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
    20e2:	4d26      	ldr	r5, [pc, #152]	; (217c <xTaskResumeAll+0xcc>)
    20e4:	682b      	ldr	r3, [r5, #0]
    20e6:	2b00      	cmp	r3, #0
    20e8:	d021      	beq.n	212e <xTaskResumeAll+0x7e>
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
    20ea:	4b24      	ldr	r3, [pc, #144]	; (217c <xTaskResumeAll+0xcc>)
    20ec:	68db      	ldr	r3, [r3, #12]
    20ee:	68df      	ldr	r7, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
    20f0:	0038      	movs	r0, r7
    20f2:	3018      	adds	r0, #24
    20f4:	4b22      	ldr	r3, [pc, #136]	; (2180 <xTaskResumeAll+0xd0>)
    20f6:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
    20f8:	1d3e      	adds	r6, r7, #4
    20fa:	0030      	movs	r0, r6
    20fc:	4b20      	ldr	r3, [pc, #128]	; (2180 <xTaskResumeAll+0xd0>)
    20fe:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
    2100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2102:	4a20      	ldr	r2, [pc, #128]	; (2184 <xTaskResumeAll+0xd4>)
    2104:	6812      	ldr	r2, [r2, #0]
    2106:	4293      	cmp	r3, r2
    2108:	d901      	bls.n	210e <xTaskResumeAll+0x5e>
    210a:	4a1e      	ldr	r2, [pc, #120]	; (2184 <xTaskResumeAll+0xd4>)
    210c:	6013      	str	r3, [r2, #0]
    210e:	0098      	lsls	r0, r3, #2
    2110:	18c0      	adds	r0, r0, r3
    2112:	0080      	lsls	r0, r0, #2
    2114:	4b1c      	ldr	r3, [pc, #112]	; (2188 <xTaskResumeAll+0xd8>)
    2116:	1818      	adds	r0, r3, r0
    2118:	0031      	movs	r1, r6
    211a:	4b1c      	ldr	r3, [pc, #112]	; (218c <xTaskResumeAll+0xdc>)
    211c:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    211e:	4b1c      	ldr	r3, [pc, #112]	; (2190 <xTaskResumeAll+0xe0>)
    2120:	681b      	ldr	r3, [r3, #0]
    2122:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    2124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2126:	429a      	cmp	r2, r3
    2128:	d3dc      	bcc.n	20e4 <xTaskResumeAll+0x34>
						xYieldRequired = pdTRUE;
    212a:	2401      	movs	r4, #1
    212c:	e7da      	b.n	20e4 <xTaskResumeAll+0x34>
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
    212e:	4b19      	ldr	r3, [pc, #100]	; (2194 <xTaskResumeAll+0xe4>)
    2130:	681b      	ldr	r3, [r3, #0]
    2132:	2b00      	cmp	r3, #0
    2134:	d013      	beq.n	215e <xTaskResumeAll+0xae>
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
    2136:	4b17      	ldr	r3, [pc, #92]	; (2194 <xTaskResumeAll+0xe4>)
    2138:	681b      	ldr	r3, [r3, #0]
    213a:	2b00      	cmp	r3, #0
    213c:	d008      	beq.n	2150 <xTaskResumeAll+0xa0>
						vTaskIncrementTick();
    213e:	4d16      	ldr	r5, [pc, #88]	; (2198 <xTaskResumeAll+0xe8>)
						--uxMissedTicks;
    2140:	4c14      	ldr	r4, [pc, #80]	; (2194 <xTaskResumeAll+0xe4>)
						vTaskIncrementTick();
    2142:	47a8      	blx	r5
						--uxMissedTicks;
    2144:	6823      	ldr	r3, [r4, #0]
    2146:	3b01      	subs	r3, #1
    2148:	6023      	str	r3, [r4, #0]
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
    214a:	6823      	ldr	r3, [r4, #0]
    214c:	2b00      	cmp	r3, #0
    214e:	d1f8      	bne.n	2142 <xTaskResumeAll+0x92>
					xMissedYield = pdFALSE;
    2150:	2200      	movs	r2, #0
    2152:	4b12      	ldr	r3, [pc, #72]	; (219c <xTaskResumeAll+0xec>)
    2154:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
    2156:	4b12      	ldr	r3, [pc, #72]	; (21a0 <xTaskResumeAll+0xf0>)
    2158:	4798      	blx	r3
					xAlreadyYielded = pdTRUE;
    215a:	2401      	movs	r4, #1
    215c:	e7bd      	b.n	20da <xTaskResumeAll+0x2a>
				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
    215e:	2c01      	cmp	r4, #1
    2160:	d0f6      	beq.n	2150 <xTaskResumeAll+0xa0>
    2162:	4b0e      	ldr	r3, [pc, #56]	; (219c <xTaskResumeAll+0xec>)
    2164:	681b      	ldr	r3, [r3, #0]
    2166:	2b01      	cmp	r3, #1
    2168:	d1b7      	bne.n	20da <xTaskResumeAll+0x2a>
    216a:	e7f1      	b.n	2150 <xTaskResumeAll+0xa0>
    216c:	20003bd8 	.word	0x20003bd8
    2170:	00001b59 	.word	0x00001b59
    2174:	20003bd0 	.word	0x20003bd0
    2178:	00001b71 	.word	0x00001b71
    217c:	20003c1c 	.word	0x20003c1c
    2180:	00001ab7 	.word	0x00001ab7
    2184:	20003be4 	.word	0x20003be4
    2188:	20003b6c 	.word	0x20003b6c
    218c:	00001a65 	.word	0x00001a65
    2190:	20003b60 	.word	0x20003b60
    2194:	20003bd4 	.word	0x20003bd4
    2198:	00001f95 	.word	0x00001f95
    219c:	20003c14 	.word	0x20003c14
    21a0:	00001b41 	.word	0x00001b41

000021a4 <vTaskDelayUntil>:
	{
    21a4:	b570      	push	{r4, r5, r6, lr}
    21a6:	0005      	movs	r5, r0
    21a8:	000c      	movs	r4, r1
		configASSERT( pxPreviousWakeTime );
    21aa:	2800      	cmp	r0, #0
    21ac:	d003      	beq.n	21b6 <vTaskDelayUntil+0x12>
		configASSERT( ( xTimeIncrement > 0U ) );
    21ae:	2900      	cmp	r1, #0
    21b0:	d103      	bne.n	21ba <vTaskDelayUntil+0x16>
    21b2:	b672      	cpsid	i
    21b4:	e7fe      	b.n	21b4 <vTaskDelayUntil+0x10>
		configASSERT( pxPreviousWakeTime );
    21b6:	b672      	cpsid	i
    21b8:	e7fe      	b.n	21b8 <vTaskDelayUntil+0x14>
		vTaskSuspendAll();
    21ba:	4b14      	ldr	r3, [pc, #80]	; (220c <vTaskDelayUntil+0x68>)
    21bc:	4798      	blx	r3
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    21be:	682b      	ldr	r3, [r5, #0]
    21c0:	18e4      	adds	r4, r4, r3
			if( xTickCount < *pxPreviousWakeTime )
    21c2:	4a13      	ldr	r2, [pc, #76]	; (2210 <vTaskDelayUntil+0x6c>)
    21c4:	6812      	ldr	r2, [r2, #0]
    21c6:	4293      	cmp	r3, r2
    21c8:	d915      	bls.n	21f6 <vTaskDelayUntil+0x52>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
    21ca:	42a3      	cmp	r3, r4
    21cc:	d919      	bls.n	2202 <vTaskDelayUntil+0x5e>
    21ce:	4b10      	ldr	r3, [pc, #64]	; (2210 <vTaskDelayUntil+0x6c>)
    21d0:	681b      	ldr	r3, [r3, #0]
			*pxPreviousWakeTime = xTimeToWake;
    21d2:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
    21d4:	429c      	cmp	r4, r3
    21d6:	d907      	bls.n	21e8 <vTaskDelayUntil+0x44>
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
    21d8:	4b0e      	ldr	r3, [pc, #56]	; (2214 <vTaskDelayUntil+0x70>)
    21da:	6818      	ldr	r0, [r3, #0]
    21dc:	3004      	adds	r0, #4
    21de:	4b0e      	ldr	r3, [pc, #56]	; (2218 <vTaskDelayUntil+0x74>)
    21e0:	4798      	blx	r3
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    21e2:	0020      	movs	r0, r4
    21e4:	4b0d      	ldr	r3, [pc, #52]	; (221c <vTaskDelayUntil+0x78>)
    21e6:	4798      	blx	r3
		xAlreadyYielded = xTaskResumeAll();
    21e8:	4b0d      	ldr	r3, [pc, #52]	; (2220 <vTaskDelayUntil+0x7c>)
    21ea:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
    21ec:	2800      	cmp	r0, #0
    21ee:	d101      	bne.n	21f4 <vTaskDelayUntil+0x50>
			portYIELD_WITHIN_API();
    21f0:	4b0c      	ldr	r3, [pc, #48]	; (2224 <vTaskDelayUntil+0x80>)
    21f2:	4798      	blx	r3
	}
    21f4:	bd70      	pop	{r4, r5, r6, pc}
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
    21f6:	42a3      	cmp	r3, r4
    21f8:	d805      	bhi.n	2206 <vTaskDelayUntil+0x62>
    21fa:	4b05      	ldr	r3, [pc, #20]	; (2210 <vTaskDelayUntil+0x6c>)
    21fc:	681b      	ldr	r3, [r3, #0]
    21fe:	429c      	cmp	r4, r3
    2200:	d801      	bhi.n	2206 <vTaskDelayUntil+0x62>
			*pxPreviousWakeTime = xTimeToWake;
    2202:	602c      	str	r4, [r5, #0]
    2204:	e7f0      	b.n	21e8 <vTaskDelayUntil+0x44>
    2206:	602c      	str	r4, [r5, #0]
    2208:	e7e6      	b.n	21d8 <vTaskDelayUntil+0x34>
    220a:	46c0      	nop			; (mov r8, r8)
    220c:	00001f65 	.word	0x00001f65
    2210:	20003c5c 	.word	0x20003c5c
    2214:	20003b60 	.word	0x20003b60
    2218:	00001ab7 	.word	0x00001ab7
    221c:	00001cbd 	.word	0x00001cbd
    2220:	000020b1 	.word	0x000020b1
    2224:	00001b41 	.word	0x00001b41

00002228 <prvIdleTask>:
{
    2228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    222a:	46ce      	mov	lr, r9
    222c:	4647      	mov	r7, r8
    222e:	b580      	push	{r7, lr}
			vTaskSuspendAll();
    2230:	4b16      	ldr	r3, [pc, #88]	; (228c <prvIdleTask+0x64>)
    2232:	4698      	mov	r8, r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    2234:	4f16      	ldr	r7, [pc, #88]	; (2290 <prvIdleTask+0x68>)
			xTaskResumeAll();
    2236:	4e17      	ldr	r6, [pc, #92]	; (2294 <prvIdleTask+0x6c>)
    2238:	e026      	b.n	2288 <prvIdleTask+0x60>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
    223a:	4b17      	ldr	r3, [pc, #92]	; (2298 <prvIdleTask+0x70>)
    223c:	681b      	ldr	r3, [r3, #0]
    223e:	2b01      	cmp	r3, #1
    2240:	d820      	bhi.n	2284 <prvIdleTask+0x5c>
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
    2242:	682b      	ldr	r3, [r5, #0]
    2244:	2b00      	cmp	r3, #0
    2246:	d0f8      	beq.n	223a <prvIdleTask+0x12>
			vTaskSuspendAll();
    2248:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    224a:	683c      	ldr	r4, [r7, #0]
			xTaskResumeAll();
    224c:	47b0      	blx	r6
			if( xListIsEmpty == pdFALSE )
    224e:	2c00      	cmp	r4, #0
    2250:	d0f7      	beq.n	2242 <prvIdleTask+0x1a>
				taskENTER_CRITICAL();
    2252:	4b12      	ldr	r3, [pc, #72]	; (229c <prvIdleTask+0x74>)
    2254:	4798      	blx	r3
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
    2256:	4b0e      	ldr	r3, [pc, #56]	; (2290 <prvIdleTask+0x68>)
    2258:	68db      	ldr	r3, [r3, #12]
    225a:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
    225c:	1d20      	adds	r0, r4, #4
    225e:	4b10      	ldr	r3, [pc, #64]	; (22a0 <prvIdleTask+0x78>)
    2260:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
    2262:	4a10      	ldr	r2, [pc, #64]	; (22a4 <prvIdleTask+0x7c>)
    2264:	6813      	ldr	r3, [r2, #0]
    2266:	3b01      	subs	r3, #1
    2268:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
    226a:	4a0f      	ldr	r2, [pc, #60]	; (22a8 <prvIdleTask+0x80>)
    226c:	6813      	ldr	r3, [r2, #0]
    226e:	3b01      	subs	r3, #1
    2270:	6013      	str	r3, [r2, #0]
				taskEXIT_CRITICAL();
    2272:	4b0e      	ldr	r3, [pc, #56]	; (22ac <prvIdleTask+0x84>)
    2274:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
    2276:	6b20      	ldr	r0, [r4, #48]	; 0x30
    2278:	4b0d      	ldr	r3, [pc, #52]	; (22b0 <prvIdleTask+0x88>)
    227a:	4699      	mov	r9, r3
    227c:	4798      	blx	r3
		vPortFree( pxTCB );
    227e:	0020      	movs	r0, r4
    2280:	47c8      	blx	r9
    2282:	e7de      	b.n	2242 <prvIdleTask+0x1a>
				taskYIELD();
    2284:	4b0b      	ldr	r3, [pc, #44]	; (22b4 <prvIdleTask+0x8c>)
    2286:	4798      	blx	r3
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
    2288:	4d07      	ldr	r5, [pc, #28]	; (22a8 <prvIdleTask+0x80>)
    228a:	e7da      	b.n	2242 <prvIdleTask+0x1a>
    228c:	00001f65 	.word	0x00001f65
    2290:	20003c48 	.word	0x20003c48
    2294:	000020b1 	.word	0x000020b1
    2298:	20003b6c 	.word	0x20003b6c
    229c:	00001b59 	.word	0x00001b59
    22a0:	00001ab7 	.word	0x00001ab7
    22a4:	20003bd0 	.word	0x20003bd0
    22a8:	20003be0 	.word	0x20003be0
    22ac:	00001b71 	.word	0x00001b71
    22b0:	00001cb1 	.word	0x00001cb1
    22b4:	00001b41 	.word	0x00001b41

000022b8 <vTaskSwitchContext>:
{
    22b8:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
    22ba:	4b24      	ldr	r3, [pc, #144]	; (234c <vTaskSwitchContext+0x94>)
    22bc:	681b      	ldr	r3, [r3, #0]
    22be:	2b00      	cmp	r3, #0
    22c0:	d11e      	bne.n	2300 <vTaskSwitchContext+0x48>
		taskSELECT_HIGHEST_PRIORITY_TASK();
    22c2:	4b23      	ldr	r3, [pc, #140]	; (2350 <vTaskSwitchContext+0x98>)
    22c4:	681a      	ldr	r2, [r3, #0]
    22c6:	0093      	lsls	r3, r2, #2
    22c8:	189b      	adds	r3, r3, r2
    22ca:	009b      	lsls	r3, r3, #2
    22cc:	4a21      	ldr	r2, [pc, #132]	; (2354 <vTaskSwitchContext+0x9c>)
    22ce:	589b      	ldr	r3, [r3, r2]
    22d0:	2b00      	cmp	r3, #0
    22d2:	d119      	bne.n	2308 <vTaskSwitchContext+0x50>
    22d4:	4b1e      	ldr	r3, [pc, #120]	; (2350 <vTaskSwitchContext+0x98>)
    22d6:	681b      	ldr	r3, [r3, #0]
    22d8:	2b00      	cmp	r3, #0
    22da:	d00f      	beq.n	22fc <vTaskSwitchContext+0x44>
    22dc:	4a1c      	ldr	r2, [pc, #112]	; (2350 <vTaskSwitchContext+0x98>)
    22de:	4c1d      	ldr	r4, [pc, #116]	; (2354 <vTaskSwitchContext+0x9c>)
    22e0:	0010      	movs	r0, r2
    22e2:	6813      	ldr	r3, [r2, #0]
    22e4:	3b01      	subs	r3, #1
    22e6:	6013      	str	r3, [r2, #0]
    22e8:	6811      	ldr	r1, [r2, #0]
    22ea:	008b      	lsls	r3, r1, #2
    22ec:	185b      	adds	r3, r3, r1
    22ee:	009b      	lsls	r3, r3, #2
    22f0:	591b      	ldr	r3, [r3, r4]
    22f2:	2b00      	cmp	r3, #0
    22f4:	d108      	bne.n	2308 <vTaskSwitchContext+0x50>
    22f6:	6803      	ldr	r3, [r0, #0]
    22f8:	2b00      	cmp	r3, #0
    22fa:	d1f2      	bne.n	22e2 <vTaskSwitchContext+0x2a>
    22fc:	b672      	cpsid	i
    22fe:	e7fe      	b.n	22fe <vTaskSwitchContext+0x46>
		xMissedYield = pdTRUE;
    2300:	2201      	movs	r2, #1
    2302:	4b15      	ldr	r3, [pc, #84]	; (2358 <vTaskSwitchContext+0xa0>)
    2304:	601a      	str	r2, [r3, #0]
}
    2306:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
    2308:	4b11      	ldr	r3, [pc, #68]	; (2350 <vTaskSwitchContext+0x98>)
    230a:	681a      	ldr	r2, [r3, #0]
    230c:	4811      	ldr	r0, [pc, #68]	; (2354 <vTaskSwitchContext+0x9c>)
    230e:	0093      	lsls	r3, r2, #2
    2310:	1899      	adds	r1, r3, r2
    2312:	0089      	lsls	r1, r1, #2
    2314:	1841      	adds	r1, r0, r1
    2316:	684c      	ldr	r4, [r1, #4]
    2318:	6864      	ldr	r4, [r4, #4]
    231a:	604c      	str	r4, [r1, #4]
    231c:	189b      	adds	r3, r3, r2
    231e:	009b      	lsls	r3, r3, #2
    2320:	3308      	adds	r3, #8
    2322:	18c3      	adds	r3, r0, r3
    2324:	429c      	cmp	r4, r3
    2326:	d009      	beq.n	233c <vTaskSwitchContext+0x84>
    2328:	0093      	lsls	r3, r2, #2
    232a:	189a      	adds	r2, r3, r2
    232c:	0092      	lsls	r2, r2, #2
    232e:	4b09      	ldr	r3, [pc, #36]	; (2354 <vTaskSwitchContext+0x9c>)
    2330:	189a      	adds	r2, r3, r2
    2332:	6853      	ldr	r3, [r2, #4]
    2334:	68da      	ldr	r2, [r3, #12]
    2336:	4b09      	ldr	r3, [pc, #36]	; (235c <vTaskSwitchContext+0xa4>)
    2338:	601a      	str	r2, [r3, #0]
}
    233a:	e7e4      	b.n	2306 <vTaskSwitchContext+0x4e>
		taskSELECT_HIGHEST_PRIORITY_TASK();
    233c:	6860      	ldr	r0, [r4, #4]
    233e:	0093      	lsls	r3, r2, #2
    2340:	189b      	adds	r3, r3, r2
    2342:	009b      	lsls	r3, r3, #2
    2344:	4903      	ldr	r1, [pc, #12]	; (2354 <vTaskSwitchContext+0x9c>)
    2346:	18cb      	adds	r3, r1, r3
    2348:	6058      	str	r0, [r3, #4]
    234a:	e7ed      	b.n	2328 <vTaskSwitchContext+0x70>
    234c:	20003bd8 	.word	0x20003bd8
    2350:	20003be4 	.word	0x20003be4
    2354:	20003b6c 	.word	0x20003b6c
    2358:	20003c14 	.word	0x20003c14
    235c:	20003b60 	.word	0x20003b60

00002360 <uart_task_handler>:
	while (1) {
	}
}

/*  usart task priority 3*/
static void uart_task_handler(void* parameters){
    2360:	b570      	push	{r4, r5, r6, lr}
    2362:	b082      	sub	sp, #8
	
	const portTickType xDelay = 100 / portTICK_RATE_MS;
	portTickType lastwakeup = xTaskGetTickCount();
    2364:	4b0f      	ldr	r3, [pc, #60]	; (23a4 <uart_task_handler+0x44>)
    2366:	4798      	blx	r3
    2368:	9001      	str	r0, [sp, #4]
	
	status_code_genare_t status_tx_check = STATUS_OK;
	
	uint16_t rx_buffer = 0;
    236a:	2200      	movs	r2, #0
    236c:	466b      	mov	r3, sp
    236e:	805a      	strh	r2, [r3, #2]
	
	while(1){

		/*Get Data from accelerometer sensor*/
		ADXL345_get_data(&acc_sensor);
    2370:	4c0d      	ldr	r4, [pc, #52]	; (23a8 <uart_task_handler+0x48>)
    2372:	4e0e      	ldr	r6, [pc, #56]	; (23ac <uart_task_handler+0x4c>)
				
		status_tx_check = usart_write_wait(&usart_master_module,acc_sensor.acc_raw[0]);
    2374:	4d0e      	ldr	r5, [pc, #56]	; (23b0 <uart_task_handler+0x50>)
		ADXL345_get_data(&acc_sensor);
    2376:	0020      	movs	r0, r4
    2378:	47b0      	blx	r6
		status_tx_check = usart_write_wait(&usart_master_module,acc_sensor.acc_raw[0]);
    237a:	8821      	ldrh	r1, [r4, #0]
    237c:	0028      	movs	r0, r5
    237e:	4b0d      	ldr	r3, [pc, #52]	; (23b4 <uart_task_handler+0x54>)
    2380:	4798      	blx	r3
		
		if(status_tx_check != STATUS_OK){
    2382:	2800      	cmp	r0, #0
    2384:	d10b      	bne.n	239e <uart_task_handler+0x3e>
			while(1);
		}
		
		status_tx_check = usart_read_wait(&usart_master_module,&rx_buffer);
    2386:	466b      	mov	r3, sp
    2388:	1c99      	adds	r1, r3, #2
    238a:	4809      	ldr	r0, [pc, #36]	; (23b0 <uart_task_handler+0x50>)
    238c:	4b0a      	ldr	r3, [pc, #40]	; (23b8 <uart_task_handler+0x58>)
    238e:	4798      	blx	r3
		
		if(status_tx_check != STATUS_OK){
    2390:	2800      	cmp	r0, #0
    2392:	d105      	bne.n	23a0 <uart_task_handler+0x40>
			while(1);
		}
		
		
		vTaskDelayUntil(&lastwakeup,xDelay);	
    2394:	2164      	movs	r1, #100	; 0x64
    2396:	a801      	add	r0, sp, #4
    2398:	4b08      	ldr	r3, [pc, #32]	; (23bc <uart_task_handler+0x5c>)
    239a:	4798      	blx	r3
		ADXL345_get_data(&acc_sensor);
    239c:	e7eb      	b.n	2376 <uart_task_handler+0x16>
    239e:	e7fe      	b.n	239e <uart_task_handler+0x3e>
    23a0:	e7fe      	b.n	23a0 <uart_task_handler+0x40>
    23a2:	46c0      	nop			; (mov r8, r8)
    23a4:	00001f75 	.word	0x00001f75
    23a8:	20003c68 	.word	0x20003c68
    23ac:	000001e5 	.word	0x000001e5
    23b0:	20003c84 	.word	0x20003c84
    23b4:	00001031 	.word	0x00001031
    23b8:	00001055 	.word	0x00001055
    23bc:	000021a5 	.word	0x000021a5

000023c0 <main>:
{
    23c0:	b530      	push	{r4, r5, lr}
    23c2:	b095      	sub	sp, #84	; 0x54
	system_init();
    23c4:	4b4e      	ldr	r3, [pc, #312]	; (2500 <main+0x140>)
    23c6:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    23c8:	aa04      	add	r2, sp, #16
    23ca:	2380      	movs	r3, #128	; 0x80
    23cc:	05db      	lsls	r3, r3, #23
    23ce:	9304      	str	r3, [sp, #16]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    23d0:	2300      	movs	r3, #0
    23d2:	6053      	str	r3, [r2, #4]
	config->parity           = USART_PARITY_NONE;
    23d4:	21ff      	movs	r1, #255	; 0xff
    23d6:	8111      	strh	r1, [r2, #8]
	config->stopbits         = USART_STOPBITS_1;
    23d8:	2100      	movs	r1, #0
    23da:	7293      	strb	r3, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    23dc:	72d3      	strb	r3, [r2, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    23de:	2001      	movs	r0, #1
    23e0:	2424      	movs	r4, #36	; 0x24
    23e2:	5510      	strb	r0, [r2, r4]
	config->transmitter_enable = true;
    23e4:	3401      	adds	r4, #1
    23e6:	5510      	strb	r0, [r2, r4]
	config->clock_polarity_inverted = false;
    23e8:	3025      	adds	r0, #37	; 0x25
    23ea:	5413      	strb	r3, [r2, r0]
	config->use_external_clock = false;
    23ec:	3001      	adds	r0, #1
    23ee:	5413      	strb	r3, [r2, r0]
	config->ext_clock_freq   = 0;
    23f0:	6293      	str	r3, [r2, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    23f2:	3005      	adds	r0, #5
    23f4:	5413      	strb	r3, [r2, r0]
	config->generator_source = GCLK_GENERATOR_0;
    23f6:	3001      	adds	r0, #1
    23f8:	5413      	strb	r3, [r2, r0]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    23fa:	6313      	str	r3, [r2, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    23fc:	6353      	str	r3, [r2, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    23fe:	6153      	str	r3, [r2, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    2400:	8213      	strh	r3, [r2, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    2402:	76d3      	strb	r3, [r2, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    2404:	7611      	strb	r1, [r2, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    2406:	7711      	strb	r1, [r2, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    2408:	7651      	strb	r1, [r2, #25]
	config->receive_pulse_length                    = 19;
    240a:	2313      	movs	r3, #19
    240c:	7693      	strb	r3, [r2, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    240e:	7751      	strb	r1, [r2, #29]
	status_code_genare_t status_check = STATUS_OK;

	struct usart_config usart_setup;
	usart_get_config_defaults(&usart_setup);
	//configure pins and pinmux for sercom 4
	usart_setup.mux_setting = USART_RX_3_TX_2_XCK_3;
    2410:	23c4      	movs	r3, #196	; 0xc4
    2412:	039b      	lsls	r3, r3, #14
    2414:	60d3      	str	r3, [r2, #12]
	usart_setup.pinmux_pad2 = PINMUX_PB10D_SERCOM4_PAD2;
    2416:	4b3b      	ldr	r3, [pc, #236]	; (2504 <main+0x144>)
    2418:	6393      	str	r3, [r2, #56]	; 0x38
	usart_setup.pinmux_pad3 = PINMUX_PB11D_SERCOM4_PAD3;
    241a:	4b3b      	ldr	r3, [pc, #236]	; (2508 <main+0x148>)
    241c:	63d3      	str	r3, [r2, #60]	; 0x3c
	usart_setup.baudrate = 115200;
    241e:	23e1      	movs	r3, #225	; 0xe1
    2420:	025b      	lsls	r3, r3, #9
    2422:	6213      	str	r3, [r2, #32]
	// write the configuration to the master module
	status_check = usart_init(&usart_master_module, SERCOM4 ,&usart_setup);
    2424:	4939      	ldr	r1, [pc, #228]	; (250c <main+0x14c>)
    2426:	483a      	ldr	r0, [pc, #232]	; (2510 <main+0x150>)
    2428:	4b3a      	ldr	r3, [pc, #232]	; (2514 <main+0x154>)
    242a:	4798      	blx	r3
	if(status_check != STATUS_OK){
    242c:	2800      	cmp	r0, #0
    242e:	d000      	beq.n	2432 <main+0x72>
    2430:	e7fe      	b.n	2430 <main+0x70>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2432:	4b37      	ldr	r3, [pc, #220]	; (2510 <main+0x150>)
    2434:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    2436:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    2438:	2a00      	cmp	r2, #0
    243a:	d1fc      	bne.n	2436 <main+0x76>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    243c:	681a      	ldr	r2, [r3, #0]
    243e:	2102      	movs	r1, #2
    2440:	430a      	orrs	r2, r1
    2442:	601a      	str	r2, [r3, #0]
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    2444:	aa04      	add	r2, sp, #16
    2446:	2364      	movs	r3, #100	; 0x64
    2448:	9304      	str	r3, [sp, #16]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    244a:	4b33      	ldr	r3, [pc, #204]	; (2518 <main+0x158>)
    244c:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    244e:	2300      	movs	r3, #0
    2450:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    2452:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    2454:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    2456:	2180      	movs	r1, #128	; 0x80
    2458:	0389      	lsls	r1, r1, #14
    245a:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
    245c:	2101      	movs	r1, #1
    245e:	4249      	negs	r1, r1
    2460:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
    2462:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    2464:	3125      	adds	r1, #37	; 0x25
    2466:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    2468:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    246a:	3108      	adds	r1, #8
    246c:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    246e:	3101      	adds	r1, #1
    2470:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
    2472:	3101      	adds	r1, #1
    2474:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    2476:	33d7      	adds	r3, #215	; 0xd7
    2478:	8613      	strh	r3, [r2, #48]	; 0x30
	i2c_config.pinmux_pad0 = PINMUX_PA08C_SERCOM0_PAD0; //SDA
    247a:	4b28      	ldr	r3, [pc, #160]	; (251c <main+0x15c>)
    247c:	61d3      	str	r3, [r2, #28]
	i2c_config.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; //SCL
    247e:	4b28      	ldr	r3, [pc, #160]	; (2520 <main+0x160>)
    2480:	6213      	str	r3, [r2, #32]
	status_check = i2c_master_init(&i2c_master,SERCOM0,&i2c_config);
    2482:	4928      	ldr	r1, [pc, #160]	; (2524 <main+0x164>)
    2484:	4828      	ldr	r0, [pc, #160]	; (2528 <main+0x168>)
    2486:	4b29      	ldr	r3, [pc, #164]	; (252c <main+0x16c>)
    2488:	4798      	blx	r3
	if( status_check != STATUS_OK){
    248a:	2800      	cmp	r0, #0
    248c:	d004      	beq.n	2498 <main+0xd8>
			printf("Could not initialize i2c\n");
    248e:	4d28      	ldr	r5, [pc, #160]	; (2530 <main+0x170>)
    2490:	4c28      	ldr	r4, [pc, #160]	; (2534 <main+0x174>)
    2492:	0028      	movs	r0, r5
    2494:	47a0      	blx	r4
    2496:	e7fc      	b.n	2492 <main+0xd2>
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    2498:	4b23      	ldr	r3, [pc, #140]	; (2528 <main+0x168>)
    249a:	681b      	ldr	r3, [r3, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    249c:	2207      	movs	r2, #7
    249e:	69d9      	ldr	r1, [r3, #28]
	while (i2c_master_is_syncing(module)) {
    24a0:	420a      	tst	r2, r1
    24a2:	d1fc      	bne.n	249e <main+0xde>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    24a4:	6819      	ldr	r1, [r3, #0]
    24a6:	2202      	movs	r2, #2
    24a8:	430a      	orrs	r2, r1
    24aa:	601a      	str	r2, [r3, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    24ac:	4a1e      	ldr	r2, [pc, #120]	; (2528 <main+0x168>)
    24ae:	88d0      	ldrh	r0, [r2, #6]
	uint32_t timeout_counter = 0;
    24b0:	2200      	movs	r2, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    24b2:	2110      	movs	r1, #16
    24b4:	e002      	b.n	24bc <main+0xfc>
		timeout_counter++;
    24b6:	3201      	adds	r2, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    24b8:	4282      	cmp	r2, r0
    24ba:	d203      	bcs.n	24c4 <main+0x104>
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    24bc:	8b5c      	ldrh	r4, [r3, #26]
    24be:	420c      	tst	r4, r1
    24c0:	d0f9      	beq.n	24b6 <main+0xf6>
    24c2:	e001      	b.n	24c8 <main+0x108>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    24c4:	2210      	movs	r2, #16
    24c6:	835a      	strh	r2, [r3, #26]
	uint8_t err = ADXL345_init(&acc_sensor, &i2c_master, &data_packet);
    24c8:	4a1b      	ldr	r2, [pc, #108]	; (2538 <main+0x178>)
    24ca:	4917      	ldr	r1, [pc, #92]	; (2528 <main+0x168>)
    24cc:	481b      	ldr	r0, [pc, #108]	; (253c <main+0x17c>)
    24ce:	4b1c      	ldr	r3, [pc, #112]	; (2540 <main+0x180>)
    24d0:	4798      	blx	r3
	if(err != 0){
    24d2:	2800      	cmp	r0, #0
    24d4:	d000      	beq.n	24d8 <main+0x118>
    24d6:	e7fe      	b.n	24d6 <main+0x116>
	status = xTaskCreate(uart_task_handler, "UART_task",200,NULL,2,&uart_task_handle);
    24d8:	2300      	movs	r3, #0
    24da:	9303      	str	r3, [sp, #12]
    24dc:	9302      	str	r3, [sp, #8]
    24de:	4a19      	ldr	r2, [pc, #100]	; (2544 <main+0x184>)
    24e0:	9201      	str	r2, [sp, #4]
    24e2:	2202      	movs	r2, #2
    24e4:	9200      	str	r2, [sp, #0]
    24e6:	32c6      	adds	r2, #198	; 0xc6
    24e8:	4917      	ldr	r1, [pc, #92]	; (2548 <main+0x188>)
    24ea:	4818      	ldr	r0, [pc, #96]	; (254c <main+0x18c>)
    24ec:	4c18      	ldr	r4, [pc, #96]	; (2550 <main+0x190>)
    24ee:	47a0      	blx	r4
	configASSERT(status == pdPASS);
    24f0:	2801      	cmp	r0, #1
    24f2:	d001      	beq.n	24f8 <main+0x138>
    24f4:	b672      	cpsid	i
    24f6:	e7fe      	b.n	24f6 <main+0x136>
	vTaskStartScheduler();
    24f8:	4b16      	ldr	r3, [pc, #88]	; (2554 <main+0x194>)
    24fa:	4798      	blx	r3
    24fc:	e7fe      	b.n	24fc <main+0x13c>
    24fe:	46c0      	nop			; (mov r8, r8)
    2500:	000018f9 	.word	0x000018f9
    2504:	002a0003 	.word	0x002a0003
    2508:	002b0003 	.word	0x002b0003
    250c:	42001800 	.word	0x42001800
    2510:	20003c84 	.word	0x20003c84
    2514:	00000d3d 	.word	0x00000d3d
    2518:	00000d48 	.word	0x00000d48
    251c:	00080002 	.word	0x00080002
    2520:	00090002 	.word	0x00090002
    2524:	42000800 	.word	0x42000800
    2528:	20003ca0 	.word	0x20003ca0
    252c:	000003b5 	.word	0x000003b5
    2530:	00004d5c 	.word	0x00004d5c
    2534:	00004415 	.word	0x00004415
    2538:	20003c90 	.word	0x20003c90
    253c:	20003c68 	.word	0x20003c68
    2540:	00000319 	.word	0x00000319
    2544:	20003c9c 	.word	0x20003c9c
    2548:	00004d78 	.word	0x00004d78
    254c:	00002361 	.word	0x00002361
    2550:	00001d15 	.word	0x00001d15
    2554:	00001f11 	.word	0x00001f11

00002558 <__udivsi3>:
    2558:	2200      	movs	r2, #0
    255a:	0843      	lsrs	r3, r0, #1
    255c:	428b      	cmp	r3, r1
    255e:	d374      	bcc.n	264a <__udivsi3+0xf2>
    2560:	0903      	lsrs	r3, r0, #4
    2562:	428b      	cmp	r3, r1
    2564:	d35f      	bcc.n	2626 <__udivsi3+0xce>
    2566:	0a03      	lsrs	r3, r0, #8
    2568:	428b      	cmp	r3, r1
    256a:	d344      	bcc.n	25f6 <__udivsi3+0x9e>
    256c:	0b03      	lsrs	r3, r0, #12
    256e:	428b      	cmp	r3, r1
    2570:	d328      	bcc.n	25c4 <__udivsi3+0x6c>
    2572:	0c03      	lsrs	r3, r0, #16
    2574:	428b      	cmp	r3, r1
    2576:	d30d      	bcc.n	2594 <__udivsi3+0x3c>
    2578:	22ff      	movs	r2, #255	; 0xff
    257a:	0209      	lsls	r1, r1, #8
    257c:	ba12      	rev	r2, r2
    257e:	0c03      	lsrs	r3, r0, #16
    2580:	428b      	cmp	r3, r1
    2582:	d302      	bcc.n	258a <__udivsi3+0x32>
    2584:	1212      	asrs	r2, r2, #8
    2586:	0209      	lsls	r1, r1, #8
    2588:	d065      	beq.n	2656 <__udivsi3+0xfe>
    258a:	0b03      	lsrs	r3, r0, #12
    258c:	428b      	cmp	r3, r1
    258e:	d319      	bcc.n	25c4 <__udivsi3+0x6c>
    2590:	e000      	b.n	2594 <__udivsi3+0x3c>
    2592:	0a09      	lsrs	r1, r1, #8
    2594:	0bc3      	lsrs	r3, r0, #15
    2596:	428b      	cmp	r3, r1
    2598:	d301      	bcc.n	259e <__udivsi3+0x46>
    259a:	03cb      	lsls	r3, r1, #15
    259c:	1ac0      	subs	r0, r0, r3
    259e:	4152      	adcs	r2, r2
    25a0:	0b83      	lsrs	r3, r0, #14
    25a2:	428b      	cmp	r3, r1
    25a4:	d301      	bcc.n	25aa <__udivsi3+0x52>
    25a6:	038b      	lsls	r3, r1, #14
    25a8:	1ac0      	subs	r0, r0, r3
    25aa:	4152      	adcs	r2, r2
    25ac:	0b43      	lsrs	r3, r0, #13
    25ae:	428b      	cmp	r3, r1
    25b0:	d301      	bcc.n	25b6 <__udivsi3+0x5e>
    25b2:	034b      	lsls	r3, r1, #13
    25b4:	1ac0      	subs	r0, r0, r3
    25b6:	4152      	adcs	r2, r2
    25b8:	0b03      	lsrs	r3, r0, #12
    25ba:	428b      	cmp	r3, r1
    25bc:	d301      	bcc.n	25c2 <__udivsi3+0x6a>
    25be:	030b      	lsls	r3, r1, #12
    25c0:	1ac0      	subs	r0, r0, r3
    25c2:	4152      	adcs	r2, r2
    25c4:	0ac3      	lsrs	r3, r0, #11
    25c6:	428b      	cmp	r3, r1
    25c8:	d301      	bcc.n	25ce <__udivsi3+0x76>
    25ca:	02cb      	lsls	r3, r1, #11
    25cc:	1ac0      	subs	r0, r0, r3
    25ce:	4152      	adcs	r2, r2
    25d0:	0a83      	lsrs	r3, r0, #10
    25d2:	428b      	cmp	r3, r1
    25d4:	d301      	bcc.n	25da <__udivsi3+0x82>
    25d6:	028b      	lsls	r3, r1, #10
    25d8:	1ac0      	subs	r0, r0, r3
    25da:	4152      	adcs	r2, r2
    25dc:	0a43      	lsrs	r3, r0, #9
    25de:	428b      	cmp	r3, r1
    25e0:	d301      	bcc.n	25e6 <__udivsi3+0x8e>
    25e2:	024b      	lsls	r3, r1, #9
    25e4:	1ac0      	subs	r0, r0, r3
    25e6:	4152      	adcs	r2, r2
    25e8:	0a03      	lsrs	r3, r0, #8
    25ea:	428b      	cmp	r3, r1
    25ec:	d301      	bcc.n	25f2 <__udivsi3+0x9a>
    25ee:	020b      	lsls	r3, r1, #8
    25f0:	1ac0      	subs	r0, r0, r3
    25f2:	4152      	adcs	r2, r2
    25f4:	d2cd      	bcs.n	2592 <__udivsi3+0x3a>
    25f6:	09c3      	lsrs	r3, r0, #7
    25f8:	428b      	cmp	r3, r1
    25fa:	d301      	bcc.n	2600 <__udivsi3+0xa8>
    25fc:	01cb      	lsls	r3, r1, #7
    25fe:	1ac0      	subs	r0, r0, r3
    2600:	4152      	adcs	r2, r2
    2602:	0983      	lsrs	r3, r0, #6
    2604:	428b      	cmp	r3, r1
    2606:	d301      	bcc.n	260c <__udivsi3+0xb4>
    2608:	018b      	lsls	r3, r1, #6
    260a:	1ac0      	subs	r0, r0, r3
    260c:	4152      	adcs	r2, r2
    260e:	0943      	lsrs	r3, r0, #5
    2610:	428b      	cmp	r3, r1
    2612:	d301      	bcc.n	2618 <__udivsi3+0xc0>
    2614:	014b      	lsls	r3, r1, #5
    2616:	1ac0      	subs	r0, r0, r3
    2618:	4152      	adcs	r2, r2
    261a:	0903      	lsrs	r3, r0, #4
    261c:	428b      	cmp	r3, r1
    261e:	d301      	bcc.n	2624 <__udivsi3+0xcc>
    2620:	010b      	lsls	r3, r1, #4
    2622:	1ac0      	subs	r0, r0, r3
    2624:	4152      	adcs	r2, r2
    2626:	08c3      	lsrs	r3, r0, #3
    2628:	428b      	cmp	r3, r1
    262a:	d301      	bcc.n	2630 <__udivsi3+0xd8>
    262c:	00cb      	lsls	r3, r1, #3
    262e:	1ac0      	subs	r0, r0, r3
    2630:	4152      	adcs	r2, r2
    2632:	0883      	lsrs	r3, r0, #2
    2634:	428b      	cmp	r3, r1
    2636:	d301      	bcc.n	263c <__udivsi3+0xe4>
    2638:	008b      	lsls	r3, r1, #2
    263a:	1ac0      	subs	r0, r0, r3
    263c:	4152      	adcs	r2, r2
    263e:	0843      	lsrs	r3, r0, #1
    2640:	428b      	cmp	r3, r1
    2642:	d301      	bcc.n	2648 <__udivsi3+0xf0>
    2644:	004b      	lsls	r3, r1, #1
    2646:	1ac0      	subs	r0, r0, r3
    2648:	4152      	adcs	r2, r2
    264a:	1a41      	subs	r1, r0, r1
    264c:	d200      	bcs.n	2650 <__udivsi3+0xf8>
    264e:	4601      	mov	r1, r0
    2650:	4152      	adcs	r2, r2
    2652:	4610      	mov	r0, r2
    2654:	4770      	bx	lr
    2656:	e7ff      	b.n	2658 <__udivsi3+0x100>
    2658:	b501      	push	{r0, lr}
    265a:	2000      	movs	r0, #0
    265c:	f000 f806 	bl	266c <__aeabi_idiv0>
    2660:	bd02      	pop	{r1, pc}
    2662:	46c0      	nop			; (mov r8, r8)

00002664 <__aeabi_uidivmod>:
    2664:	2900      	cmp	r1, #0
    2666:	d0f7      	beq.n	2658 <__udivsi3+0x100>
    2668:	e776      	b.n	2558 <__udivsi3>
    266a:	4770      	bx	lr

0000266c <__aeabi_idiv0>:
    266c:	4770      	bx	lr
    266e:	46c0      	nop			; (mov r8, r8)

00002670 <__aeabi_uldivmod>:
    2670:	2b00      	cmp	r3, #0
    2672:	d111      	bne.n	2698 <__aeabi_uldivmod+0x28>
    2674:	2a00      	cmp	r2, #0
    2676:	d10f      	bne.n	2698 <__aeabi_uldivmod+0x28>
    2678:	2900      	cmp	r1, #0
    267a:	d100      	bne.n	267e <__aeabi_uldivmod+0xe>
    267c:	2800      	cmp	r0, #0
    267e:	d002      	beq.n	2686 <__aeabi_uldivmod+0x16>
    2680:	2100      	movs	r1, #0
    2682:	43c9      	mvns	r1, r1
    2684:	1c08      	adds	r0, r1, #0
    2686:	b407      	push	{r0, r1, r2}
    2688:	4802      	ldr	r0, [pc, #8]	; (2694 <__aeabi_uldivmod+0x24>)
    268a:	a102      	add	r1, pc, #8	; (adr r1, 2694 <__aeabi_uldivmod+0x24>)
    268c:	1840      	adds	r0, r0, r1
    268e:	9002      	str	r0, [sp, #8]
    2690:	bd03      	pop	{r0, r1, pc}
    2692:	46c0      	nop			; (mov r8, r8)
    2694:	ffffffd9 	.word	0xffffffd9
    2698:	b403      	push	{r0, r1}
    269a:	4668      	mov	r0, sp
    269c:	b501      	push	{r0, lr}
    269e:	9802      	ldr	r0, [sp, #8]
    26a0:	f000 f830 	bl	2704 <__udivmoddi4>
    26a4:	9b01      	ldr	r3, [sp, #4]
    26a6:	469e      	mov	lr, r3
    26a8:	b002      	add	sp, #8
    26aa:	bc0c      	pop	{r2, r3}
    26ac:	4770      	bx	lr
    26ae:	46c0      	nop			; (mov r8, r8)

000026b0 <__aeabi_lmul>:
    26b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    26b2:	46ce      	mov	lr, r9
    26b4:	4647      	mov	r7, r8
    26b6:	0415      	lsls	r5, r2, #16
    26b8:	0c2d      	lsrs	r5, r5, #16
    26ba:	002e      	movs	r6, r5
    26bc:	b580      	push	{r7, lr}
    26be:	0407      	lsls	r7, r0, #16
    26c0:	0c14      	lsrs	r4, r2, #16
    26c2:	0c3f      	lsrs	r7, r7, #16
    26c4:	4699      	mov	r9, r3
    26c6:	0c03      	lsrs	r3, r0, #16
    26c8:	437e      	muls	r6, r7
    26ca:	435d      	muls	r5, r3
    26cc:	4367      	muls	r7, r4
    26ce:	4363      	muls	r3, r4
    26d0:	197f      	adds	r7, r7, r5
    26d2:	0c34      	lsrs	r4, r6, #16
    26d4:	19e4      	adds	r4, r4, r7
    26d6:	469c      	mov	ip, r3
    26d8:	42a5      	cmp	r5, r4
    26da:	d903      	bls.n	26e4 <__aeabi_lmul+0x34>
    26dc:	2380      	movs	r3, #128	; 0x80
    26de:	025b      	lsls	r3, r3, #9
    26e0:	4698      	mov	r8, r3
    26e2:	44c4      	add	ip, r8
    26e4:	464b      	mov	r3, r9
    26e6:	4351      	muls	r1, r2
    26e8:	4343      	muls	r3, r0
    26ea:	0436      	lsls	r6, r6, #16
    26ec:	0c36      	lsrs	r6, r6, #16
    26ee:	0c25      	lsrs	r5, r4, #16
    26f0:	0424      	lsls	r4, r4, #16
    26f2:	4465      	add	r5, ip
    26f4:	19a4      	adds	r4, r4, r6
    26f6:	1859      	adds	r1, r3, r1
    26f8:	1949      	adds	r1, r1, r5
    26fa:	0020      	movs	r0, r4
    26fc:	bc0c      	pop	{r2, r3}
    26fe:	4690      	mov	r8, r2
    2700:	4699      	mov	r9, r3
    2702:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002704 <__udivmoddi4>:
    2704:	b5f0      	push	{r4, r5, r6, r7, lr}
    2706:	4657      	mov	r7, sl
    2708:	464e      	mov	r6, r9
    270a:	4645      	mov	r5, r8
    270c:	46de      	mov	lr, fp
    270e:	b5e0      	push	{r5, r6, r7, lr}
    2710:	0004      	movs	r4, r0
    2712:	b083      	sub	sp, #12
    2714:	000d      	movs	r5, r1
    2716:	4692      	mov	sl, r2
    2718:	4699      	mov	r9, r3
    271a:	428b      	cmp	r3, r1
    271c:	d82f      	bhi.n	277e <__udivmoddi4+0x7a>
    271e:	d02c      	beq.n	277a <__udivmoddi4+0x76>
    2720:	4649      	mov	r1, r9
    2722:	4650      	mov	r0, sl
    2724:	f001 fdde 	bl	42e4 <__clzdi2>
    2728:	0029      	movs	r1, r5
    272a:	0006      	movs	r6, r0
    272c:	0020      	movs	r0, r4
    272e:	f001 fdd9 	bl	42e4 <__clzdi2>
    2732:	1a33      	subs	r3, r6, r0
    2734:	4698      	mov	r8, r3
    2736:	3b20      	subs	r3, #32
    2738:	469b      	mov	fp, r3
    273a:	d500      	bpl.n	273e <__udivmoddi4+0x3a>
    273c:	e074      	b.n	2828 <__udivmoddi4+0x124>
    273e:	4653      	mov	r3, sl
    2740:	465a      	mov	r2, fp
    2742:	4093      	lsls	r3, r2
    2744:	001f      	movs	r7, r3
    2746:	4653      	mov	r3, sl
    2748:	4642      	mov	r2, r8
    274a:	4093      	lsls	r3, r2
    274c:	001e      	movs	r6, r3
    274e:	42af      	cmp	r7, r5
    2750:	d829      	bhi.n	27a6 <__udivmoddi4+0xa2>
    2752:	d026      	beq.n	27a2 <__udivmoddi4+0x9e>
    2754:	465b      	mov	r3, fp
    2756:	1ba4      	subs	r4, r4, r6
    2758:	41bd      	sbcs	r5, r7
    275a:	2b00      	cmp	r3, #0
    275c:	da00      	bge.n	2760 <__udivmoddi4+0x5c>
    275e:	e079      	b.n	2854 <__udivmoddi4+0x150>
    2760:	2200      	movs	r2, #0
    2762:	2300      	movs	r3, #0
    2764:	9200      	str	r2, [sp, #0]
    2766:	9301      	str	r3, [sp, #4]
    2768:	2301      	movs	r3, #1
    276a:	465a      	mov	r2, fp
    276c:	4093      	lsls	r3, r2
    276e:	9301      	str	r3, [sp, #4]
    2770:	2301      	movs	r3, #1
    2772:	4642      	mov	r2, r8
    2774:	4093      	lsls	r3, r2
    2776:	9300      	str	r3, [sp, #0]
    2778:	e019      	b.n	27ae <__udivmoddi4+0xaa>
    277a:	4282      	cmp	r2, r0
    277c:	d9d0      	bls.n	2720 <__udivmoddi4+0x1c>
    277e:	2200      	movs	r2, #0
    2780:	2300      	movs	r3, #0
    2782:	9200      	str	r2, [sp, #0]
    2784:	9301      	str	r3, [sp, #4]
    2786:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    2788:	2b00      	cmp	r3, #0
    278a:	d001      	beq.n	2790 <__udivmoddi4+0x8c>
    278c:	601c      	str	r4, [r3, #0]
    278e:	605d      	str	r5, [r3, #4]
    2790:	9800      	ldr	r0, [sp, #0]
    2792:	9901      	ldr	r1, [sp, #4]
    2794:	b003      	add	sp, #12
    2796:	bc3c      	pop	{r2, r3, r4, r5}
    2798:	4690      	mov	r8, r2
    279a:	4699      	mov	r9, r3
    279c:	46a2      	mov	sl, r4
    279e:	46ab      	mov	fp, r5
    27a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    27a2:	42a3      	cmp	r3, r4
    27a4:	d9d6      	bls.n	2754 <__udivmoddi4+0x50>
    27a6:	2200      	movs	r2, #0
    27a8:	2300      	movs	r3, #0
    27aa:	9200      	str	r2, [sp, #0]
    27ac:	9301      	str	r3, [sp, #4]
    27ae:	4643      	mov	r3, r8
    27b0:	2b00      	cmp	r3, #0
    27b2:	d0e8      	beq.n	2786 <__udivmoddi4+0x82>
    27b4:	07fb      	lsls	r3, r7, #31
    27b6:	0872      	lsrs	r2, r6, #1
    27b8:	431a      	orrs	r2, r3
    27ba:	4646      	mov	r6, r8
    27bc:	087b      	lsrs	r3, r7, #1
    27be:	e00e      	b.n	27de <__udivmoddi4+0xda>
    27c0:	42ab      	cmp	r3, r5
    27c2:	d101      	bne.n	27c8 <__udivmoddi4+0xc4>
    27c4:	42a2      	cmp	r2, r4
    27c6:	d80c      	bhi.n	27e2 <__udivmoddi4+0xde>
    27c8:	1aa4      	subs	r4, r4, r2
    27ca:	419d      	sbcs	r5, r3
    27cc:	2001      	movs	r0, #1
    27ce:	1924      	adds	r4, r4, r4
    27d0:	416d      	adcs	r5, r5
    27d2:	2100      	movs	r1, #0
    27d4:	3e01      	subs	r6, #1
    27d6:	1824      	adds	r4, r4, r0
    27d8:	414d      	adcs	r5, r1
    27da:	2e00      	cmp	r6, #0
    27dc:	d006      	beq.n	27ec <__udivmoddi4+0xe8>
    27de:	42ab      	cmp	r3, r5
    27e0:	d9ee      	bls.n	27c0 <__udivmoddi4+0xbc>
    27e2:	3e01      	subs	r6, #1
    27e4:	1924      	adds	r4, r4, r4
    27e6:	416d      	adcs	r5, r5
    27e8:	2e00      	cmp	r6, #0
    27ea:	d1f8      	bne.n	27de <__udivmoddi4+0xda>
    27ec:	465b      	mov	r3, fp
    27ee:	9800      	ldr	r0, [sp, #0]
    27f0:	9901      	ldr	r1, [sp, #4]
    27f2:	1900      	adds	r0, r0, r4
    27f4:	4169      	adcs	r1, r5
    27f6:	2b00      	cmp	r3, #0
    27f8:	db22      	blt.n	2840 <__udivmoddi4+0x13c>
    27fa:	002b      	movs	r3, r5
    27fc:	465a      	mov	r2, fp
    27fe:	40d3      	lsrs	r3, r2
    2800:	002a      	movs	r2, r5
    2802:	4644      	mov	r4, r8
    2804:	40e2      	lsrs	r2, r4
    2806:	001c      	movs	r4, r3
    2808:	465b      	mov	r3, fp
    280a:	0015      	movs	r5, r2
    280c:	2b00      	cmp	r3, #0
    280e:	db2c      	blt.n	286a <__udivmoddi4+0x166>
    2810:	0026      	movs	r6, r4
    2812:	409e      	lsls	r6, r3
    2814:	0033      	movs	r3, r6
    2816:	0026      	movs	r6, r4
    2818:	4647      	mov	r7, r8
    281a:	40be      	lsls	r6, r7
    281c:	0032      	movs	r2, r6
    281e:	1a80      	subs	r0, r0, r2
    2820:	4199      	sbcs	r1, r3
    2822:	9000      	str	r0, [sp, #0]
    2824:	9101      	str	r1, [sp, #4]
    2826:	e7ae      	b.n	2786 <__udivmoddi4+0x82>
    2828:	4642      	mov	r2, r8
    282a:	2320      	movs	r3, #32
    282c:	1a9b      	subs	r3, r3, r2
    282e:	4652      	mov	r2, sl
    2830:	40da      	lsrs	r2, r3
    2832:	4641      	mov	r1, r8
    2834:	0013      	movs	r3, r2
    2836:	464a      	mov	r2, r9
    2838:	408a      	lsls	r2, r1
    283a:	0017      	movs	r7, r2
    283c:	431f      	orrs	r7, r3
    283e:	e782      	b.n	2746 <__udivmoddi4+0x42>
    2840:	4642      	mov	r2, r8
    2842:	2320      	movs	r3, #32
    2844:	1a9b      	subs	r3, r3, r2
    2846:	002a      	movs	r2, r5
    2848:	4646      	mov	r6, r8
    284a:	409a      	lsls	r2, r3
    284c:	0023      	movs	r3, r4
    284e:	40f3      	lsrs	r3, r6
    2850:	4313      	orrs	r3, r2
    2852:	e7d5      	b.n	2800 <__udivmoddi4+0xfc>
    2854:	4642      	mov	r2, r8
    2856:	2320      	movs	r3, #32
    2858:	2100      	movs	r1, #0
    285a:	1a9b      	subs	r3, r3, r2
    285c:	2200      	movs	r2, #0
    285e:	9100      	str	r1, [sp, #0]
    2860:	9201      	str	r2, [sp, #4]
    2862:	2201      	movs	r2, #1
    2864:	40da      	lsrs	r2, r3
    2866:	9201      	str	r2, [sp, #4]
    2868:	e782      	b.n	2770 <__udivmoddi4+0x6c>
    286a:	4642      	mov	r2, r8
    286c:	2320      	movs	r3, #32
    286e:	0026      	movs	r6, r4
    2870:	1a9b      	subs	r3, r3, r2
    2872:	40de      	lsrs	r6, r3
    2874:	002f      	movs	r7, r5
    2876:	46b4      	mov	ip, r6
    2878:	4097      	lsls	r7, r2
    287a:	4666      	mov	r6, ip
    287c:	003b      	movs	r3, r7
    287e:	4333      	orrs	r3, r6
    2880:	e7c9      	b.n	2816 <__udivmoddi4+0x112>
    2882:	46c0      	nop			; (mov r8, r8)

00002884 <__aeabi_dadd>:
    2884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2886:	4645      	mov	r5, r8
    2888:	46de      	mov	lr, fp
    288a:	4657      	mov	r7, sl
    288c:	464e      	mov	r6, r9
    288e:	030c      	lsls	r4, r1, #12
    2890:	b5e0      	push	{r5, r6, r7, lr}
    2892:	004e      	lsls	r6, r1, #1
    2894:	0fc9      	lsrs	r1, r1, #31
    2896:	4688      	mov	r8, r1
    2898:	000d      	movs	r5, r1
    289a:	0a61      	lsrs	r1, r4, #9
    289c:	0f44      	lsrs	r4, r0, #29
    289e:	430c      	orrs	r4, r1
    28a0:	00c7      	lsls	r7, r0, #3
    28a2:	0319      	lsls	r1, r3, #12
    28a4:	0058      	lsls	r0, r3, #1
    28a6:	0fdb      	lsrs	r3, r3, #31
    28a8:	469b      	mov	fp, r3
    28aa:	0a4b      	lsrs	r3, r1, #9
    28ac:	0f51      	lsrs	r1, r2, #29
    28ae:	430b      	orrs	r3, r1
    28b0:	0d76      	lsrs	r6, r6, #21
    28b2:	0d40      	lsrs	r0, r0, #21
    28b4:	0019      	movs	r1, r3
    28b6:	00d2      	lsls	r2, r2, #3
    28b8:	45d8      	cmp	r8, fp
    28ba:	d100      	bne.n	28be <__aeabi_dadd+0x3a>
    28bc:	e0ae      	b.n	2a1c <__aeabi_dadd+0x198>
    28be:	1a35      	subs	r5, r6, r0
    28c0:	2d00      	cmp	r5, #0
    28c2:	dc00      	bgt.n	28c6 <__aeabi_dadd+0x42>
    28c4:	e0f6      	b.n	2ab4 <__aeabi_dadd+0x230>
    28c6:	2800      	cmp	r0, #0
    28c8:	d10f      	bne.n	28ea <__aeabi_dadd+0x66>
    28ca:	4313      	orrs	r3, r2
    28cc:	d100      	bne.n	28d0 <__aeabi_dadd+0x4c>
    28ce:	e0db      	b.n	2a88 <__aeabi_dadd+0x204>
    28d0:	1e6b      	subs	r3, r5, #1
    28d2:	2b00      	cmp	r3, #0
    28d4:	d000      	beq.n	28d8 <__aeabi_dadd+0x54>
    28d6:	e137      	b.n	2b48 <__aeabi_dadd+0x2c4>
    28d8:	1aba      	subs	r2, r7, r2
    28da:	4297      	cmp	r7, r2
    28dc:	41bf      	sbcs	r7, r7
    28de:	1a64      	subs	r4, r4, r1
    28e0:	427f      	negs	r7, r7
    28e2:	1be4      	subs	r4, r4, r7
    28e4:	2601      	movs	r6, #1
    28e6:	0017      	movs	r7, r2
    28e8:	e024      	b.n	2934 <__aeabi_dadd+0xb0>
    28ea:	4bc6      	ldr	r3, [pc, #792]	; (2c04 <__aeabi_dadd+0x380>)
    28ec:	429e      	cmp	r6, r3
    28ee:	d04d      	beq.n	298c <__aeabi_dadd+0x108>
    28f0:	2380      	movs	r3, #128	; 0x80
    28f2:	041b      	lsls	r3, r3, #16
    28f4:	4319      	orrs	r1, r3
    28f6:	2d38      	cmp	r5, #56	; 0x38
    28f8:	dd00      	ble.n	28fc <__aeabi_dadd+0x78>
    28fa:	e107      	b.n	2b0c <__aeabi_dadd+0x288>
    28fc:	2d1f      	cmp	r5, #31
    28fe:	dd00      	ble.n	2902 <__aeabi_dadd+0x7e>
    2900:	e138      	b.n	2b74 <__aeabi_dadd+0x2f0>
    2902:	2020      	movs	r0, #32
    2904:	1b43      	subs	r3, r0, r5
    2906:	469a      	mov	sl, r3
    2908:	000b      	movs	r3, r1
    290a:	4650      	mov	r0, sl
    290c:	4083      	lsls	r3, r0
    290e:	4699      	mov	r9, r3
    2910:	0013      	movs	r3, r2
    2912:	4648      	mov	r0, r9
    2914:	40eb      	lsrs	r3, r5
    2916:	4318      	orrs	r0, r3
    2918:	0003      	movs	r3, r0
    291a:	4650      	mov	r0, sl
    291c:	4082      	lsls	r2, r0
    291e:	1e50      	subs	r0, r2, #1
    2920:	4182      	sbcs	r2, r0
    2922:	40e9      	lsrs	r1, r5
    2924:	431a      	orrs	r2, r3
    2926:	1aba      	subs	r2, r7, r2
    2928:	1a61      	subs	r1, r4, r1
    292a:	4297      	cmp	r7, r2
    292c:	41a4      	sbcs	r4, r4
    292e:	0017      	movs	r7, r2
    2930:	4264      	negs	r4, r4
    2932:	1b0c      	subs	r4, r1, r4
    2934:	0223      	lsls	r3, r4, #8
    2936:	d562      	bpl.n	29fe <__aeabi_dadd+0x17a>
    2938:	0264      	lsls	r4, r4, #9
    293a:	0a65      	lsrs	r5, r4, #9
    293c:	2d00      	cmp	r5, #0
    293e:	d100      	bne.n	2942 <__aeabi_dadd+0xbe>
    2940:	e0df      	b.n	2b02 <__aeabi_dadd+0x27e>
    2942:	0028      	movs	r0, r5
    2944:	f001 fcb0 	bl	42a8 <__clzsi2>
    2948:	0003      	movs	r3, r0
    294a:	3b08      	subs	r3, #8
    294c:	2b1f      	cmp	r3, #31
    294e:	dd00      	ble.n	2952 <__aeabi_dadd+0xce>
    2950:	e0d2      	b.n	2af8 <__aeabi_dadd+0x274>
    2952:	2220      	movs	r2, #32
    2954:	003c      	movs	r4, r7
    2956:	1ad2      	subs	r2, r2, r3
    2958:	409d      	lsls	r5, r3
    295a:	40d4      	lsrs	r4, r2
    295c:	409f      	lsls	r7, r3
    295e:	4325      	orrs	r5, r4
    2960:	429e      	cmp	r6, r3
    2962:	dd00      	ble.n	2966 <__aeabi_dadd+0xe2>
    2964:	e0c4      	b.n	2af0 <__aeabi_dadd+0x26c>
    2966:	1b9e      	subs	r6, r3, r6
    2968:	1c73      	adds	r3, r6, #1
    296a:	2b1f      	cmp	r3, #31
    296c:	dd00      	ble.n	2970 <__aeabi_dadd+0xec>
    296e:	e0f1      	b.n	2b54 <__aeabi_dadd+0x2d0>
    2970:	2220      	movs	r2, #32
    2972:	0038      	movs	r0, r7
    2974:	0029      	movs	r1, r5
    2976:	1ad2      	subs	r2, r2, r3
    2978:	40d8      	lsrs	r0, r3
    297a:	4091      	lsls	r1, r2
    297c:	4097      	lsls	r7, r2
    297e:	002c      	movs	r4, r5
    2980:	4301      	orrs	r1, r0
    2982:	1e78      	subs	r0, r7, #1
    2984:	4187      	sbcs	r7, r0
    2986:	40dc      	lsrs	r4, r3
    2988:	2600      	movs	r6, #0
    298a:	430f      	orrs	r7, r1
    298c:	077b      	lsls	r3, r7, #29
    298e:	d009      	beq.n	29a4 <__aeabi_dadd+0x120>
    2990:	230f      	movs	r3, #15
    2992:	403b      	ands	r3, r7
    2994:	2b04      	cmp	r3, #4
    2996:	d005      	beq.n	29a4 <__aeabi_dadd+0x120>
    2998:	1d3b      	adds	r3, r7, #4
    299a:	42bb      	cmp	r3, r7
    299c:	41bf      	sbcs	r7, r7
    299e:	427f      	negs	r7, r7
    29a0:	19e4      	adds	r4, r4, r7
    29a2:	001f      	movs	r7, r3
    29a4:	0223      	lsls	r3, r4, #8
    29a6:	d52c      	bpl.n	2a02 <__aeabi_dadd+0x17e>
    29a8:	4b96      	ldr	r3, [pc, #600]	; (2c04 <__aeabi_dadd+0x380>)
    29aa:	3601      	adds	r6, #1
    29ac:	429e      	cmp	r6, r3
    29ae:	d100      	bne.n	29b2 <__aeabi_dadd+0x12e>
    29b0:	e09a      	b.n	2ae8 <__aeabi_dadd+0x264>
    29b2:	4645      	mov	r5, r8
    29b4:	4b94      	ldr	r3, [pc, #592]	; (2c08 <__aeabi_dadd+0x384>)
    29b6:	08ff      	lsrs	r7, r7, #3
    29b8:	401c      	ands	r4, r3
    29ba:	0760      	lsls	r0, r4, #29
    29bc:	0576      	lsls	r6, r6, #21
    29be:	0264      	lsls	r4, r4, #9
    29c0:	4307      	orrs	r7, r0
    29c2:	0b24      	lsrs	r4, r4, #12
    29c4:	0d76      	lsrs	r6, r6, #21
    29c6:	2100      	movs	r1, #0
    29c8:	0324      	lsls	r4, r4, #12
    29ca:	0b23      	lsrs	r3, r4, #12
    29cc:	0d0c      	lsrs	r4, r1, #20
    29ce:	4a8f      	ldr	r2, [pc, #572]	; (2c0c <__aeabi_dadd+0x388>)
    29d0:	0524      	lsls	r4, r4, #20
    29d2:	431c      	orrs	r4, r3
    29d4:	4014      	ands	r4, r2
    29d6:	0533      	lsls	r3, r6, #20
    29d8:	4323      	orrs	r3, r4
    29da:	005b      	lsls	r3, r3, #1
    29dc:	07ed      	lsls	r5, r5, #31
    29de:	085b      	lsrs	r3, r3, #1
    29e0:	432b      	orrs	r3, r5
    29e2:	0038      	movs	r0, r7
    29e4:	0019      	movs	r1, r3
    29e6:	bc3c      	pop	{r2, r3, r4, r5}
    29e8:	4690      	mov	r8, r2
    29ea:	4699      	mov	r9, r3
    29ec:	46a2      	mov	sl, r4
    29ee:	46ab      	mov	fp, r5
    29f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    29f2:	4664      	mov	r4, ip
    29f4:	4304      	orrs	r4, r0
    29f6:	d100      	bne.n	29fa <__aeabi_dadd+0x176>
    29f8:	e211      	b.n	2e1e <__aeabi_dadd+0x59a>
    29fa:	0004      	movs	r4, r0
    29fc:	4667      	mov	r7, ip
    29fe:	077b      	lsls	r3, r7, #29
    2a00:	d1c6      	bne.n	2990 <__aeabi_dadd+0x10c>
    2a02:	4645      	mov	r5, r8
    2a04:	0760      	lsls	r0, r4, #29
    2a06:	08ff      	lsrs	r7, r7, #3
    2a08:	4307      	orrs	r7, r0
    2a0a:	08e4      	lsrs	r4, r4, #3
    2a0c:	4b7d      	ldr	r3, [pc, #500]	; (2c04 <__aeabi_dadd+0x380>)
    2a0e:	429e      	cmp	r6, r3
    2a10:	d030      	beq.n	2a74 <__aeabi_dadd+0x1f0>
    2a12:	0324      	lsls	r4, r4, #12
    2a14:	0576      	lsls	r6, r6, #21
    2a16:	0b24      	lsrs	r4, r4, #12
    2a18:	0d76      	lsrs	r6, r6, #21
    2a1a:	e7d4      	b.n	29c6 <__aeabi_dadd+0x142>
    2a1c:	1a33      	subs	r3, r6, r0
    2a1e:	469a      	mov	sl, r3
    2a20:	2b00      	cmp	r3, #0
    2a22:	dd78      	ble.n	2b16 <__aeabi_dadd+0x292>
    2a24:	2800      	cmp	r0, #0
    2a26:	d031      	beq.n	2a8c <__aeabi_dadd+0x208>
    2a28:	4876      	ldr	r0, [pc, #472]	; (2c04 <__aeabi_dadd+0x380>)
    2a2a:	4286      	cmp	r6, r0
    2a2c:	d0ae      	beq.n	298c <__aeabi_dadd+0x108>
    2a2e:	2080      	movs	r0, #128	; 0x80
    2a30:	0400      	lsls	r0, r0, #16
    2a32:	4301      	orrs	r1, r0
    2a34:	4653      	mov	r3, sl
    2a36:	2b38      	cmp	r3, #56	; 0x38
    2a38:	dc00      	bgt.n	2a3c <__aeabi_dadd+0x1b8>
    2a3a:	e0e9      	b.n	2c10 <__aeabi_dadd+0x38c>
    2a3c:	430a      	orrs	r2, r1
    2a3e:	1e51      	subs	r1, r2, #1
    2a40:	418a      	sbcs	r2, r1
    2a42:	2100      	movs	r1, #0
    2a44:	19d2      	adds	r2, r2, r7
    2a46:	42ba      	cmp	r2, r7
    2a48:	41bf      	sbcs	r7, r7
    2a4a:	1909      	adds	r1, r1, r4
    2a4c:	427c      	negs	r4, r7
    2a4e:	0017      	movs	r7, r2
    2a50:	190c      	adds	r4, r1, r4
    2a52:	0223      	lsls	r3, r4, #8
    2a54:	d5d3      	bpl.n	29fe <__aeabi_dadd+0x17a>
    2a56:	4b6b      	ldr	r3, [pc, #428]	; (2c04 <__aeabi_dadd+0x380>)
    2a58:	3601      	adds	r6, #1
    2a5a:	429e      	cmp	r6, r3
    2a5c:	d100      	bne.n	2a60 <__aeabi_dadd+0x1dc>
    2a5e:	e13a      	b.n	2cd6 <__aeabi_dadd+0x452>
    2a60:	2001      	movs	r0, #1
    2a62:	4b69      	ldr	r3, [pc, #420]	; (2c08 <__aeabi_dadd+0x384>)
    2a64:	401c      	ands	r4, r3
    2a66:	087b      	lsrs	r3, r7, #1
    2a68:	4007      	ands	r7, r0
    2a6a:	431f      	orrs	r7, r3
    2a6c:	07e0      	lsls	r0, r4, #31
    2a6e:	4307      	orrs	r7, r0
    2a70:	0864      	lsrs	r4, r4, #1
    2a72:	e78b      	b.n	298c <__aeabi_dadd+0x108>
    2a74:	0023      	movs	r3, r4
    2a76:	433b      	orrs	r3, r7
    2a78:	d100      	bne.n	2a7c <__aeabi_dadd+0x1f8>
    2a7a:	e1cb      	b.n	2e14 <__aeabi_dadd+0x590>
    2a7c:	2280      	movs	r2, #128	; 0x80
    2a7e:	0312      	lsls	r2, r2, #12
    2a80:	4314      	orrs	r4, r2
    2a82:	0324      	lsls	r4, r4, #12
    2a84:	0b24      	lsrs	r4, r4, #12
    2a86:	e79e      	b.n	29c6 <__aeabi_dadd+0x142>
    2a88:	002e      	movs	r6, r5
    2a8a:	e77f      	b.n	298c <__aeabi_dadd+0x108>
    2a8c:	0008      	movs	r0, r1
    2a8e:	4310      	orrs	r0, r2
    2a90:	d100      	bne.n	2a94 <__aeabi_dadd+0x210>
    2a92:	e0b4      	b.n	2bfe <__aeabi_dadd+0x37a>
    2a94:	1e58      	subs	r0, r3, #1
    2a96:	2800      	cmp	r0, #0
    2a98:	d000      	beq.n	2a9c <__aeabi_dadd+0x218>
    2a9a:	e0de      	b.n	2c5a <__aeabi_dadd+0x3d6>
    2a9c:	18ba      	adds	r2, r7, r2
    2a9e:	42ba      	cmp	r2, r7
    2aa0:	419b      	sbcs	r3, r3
    2aa2:	1864      	adds	r4, r4, r1
    2aa4:	425b      	negs	r3, r3
    2aa6:	18e4      	adds	r4, r4, r3
    2aa8:	0017      	movs	r7, r2
    2aaa:	2601      	movs	r6, #1
    2aac:	0223      	lsls	r3, r4, #8
    2aae:	d5a6      	bpl.n	29fe <__aeabi_dadd+0x17a>
    2ab0:	2602      	movs	r6, #2
    2ab2:	e7d5      	b.n	2a60 <__aeabi_dadd+0x1dc>
    2ab4:	2d00      	cmp	r5, #0
    2ab6:	d16e      	bne.n	2b96 <__aeabi_dadd+0x312>
    2ab8:	1c70      	adds	r0, r6, #1
    2aba:	0540      	lsls	r0, r0, #21
    2abc:	0d40      	lsrs	r0, r0, #21
    2abe:	2801      	cmp	r0, #1
    2ac0:	dc00      	bgt.n	2ac4 <__aeabi_dadd+0x240>
    2ac2:	e0f9      	b.n	2cb8 <__aeabi_dadd+0x434>
    2ac4:	1ab8      	subs	r0, r7, r2
    2ac6:	4684      	mov	ip, r0
    2ac8:	4287      	cmp	r7, r0
    2aca:	4180      	sbcs	r0, r0
    2acc:	1ae5      	subs	r5, r4, r3
    2ace:	4240      	negs	r0, r0
    2ad0:	1a2d      	subs	r5, r5, r0
    2ad2:	0228      	lsls	r0, r5, #8
    2ad4:	d400      	bmi.n	2ad8 <__aeabi_dadd+0x254>
    2ad6:	e089      	b.n	2bec <__aeabi_dadd+0x368>
    2ad8:	1bd7      	subs	r7, r2, r7
    2ada:	42ba      	cmp	r2, r7
    2adc:	4192      	sbcs	r2, r2
    2ade:	1b1c      	subs	r4, r3, r4
    2ae0:	4252      	negs	r2, r2
    2ae2:	1aa5      	subs	r5, r4, r2
    2ae4:	46d8      	mov	r8, fp
    2ae6:	e729      	b.n	293c <__aeabi_dadd+0xb8>
    2ae8:	4645      	mov	r5, r8
    2aea:	2400      	movs	r4, #0
    2aec:	2700      	movs	r7, #0
    2aee:	e76a      	b.n	29c6 <__aeabi_dadd+0x142>
    2af0:	4c45      	ldr	r4, [pc, #276]	; (2c08 <__aeabi_dadd+0x384>)
    2af2:	1af6      	subs	r6, r6, r3
    2af4:	402c      	ands	r4, r5
    2af6:	e749      	b.n	298c <__aeabi_dadd+0x108>
    2af8:	003d      	movs	r5, r7
    2afa:	3828      	subs	r0, #40	; 0x28
    2afc:	4085      	lsls	r5, r0
    2afe:	2700      	movs	r7, #0
    2b00:	e72e      	b.n	2960 <__aeabi_dadd+0xdc>
    2b02:	0038      	movs	r0, r7
    2b04:	f001 fbd0 	bl	42a8 <__clzsi2>
    2b08:	3020      	adds	r0, #32
    2b0a:	e71d      	b.n	2948 <__aeabi_dadd+0xc4>
    2b0c:	430a      	orrs	r2, r1
    2b0e:	1e51      	subs	r1, r2, #1
    2b10:	418a      	sbcs	r2, r1
    2b12:	2100      	movs	r1, #0
    2b14:	e707      	b.n	2926 <__aeabi_dadd+0xa2>
    2b16:	2b00      	cmp	r3, #0
    2b18:	d000      	beq.n	2b1c <__aeabi_dadd+0x298>
    2b1a:	e0f3      	b.n	2d04 <__aeabi_dadd+0x480>
    2b1c:	1c70      	adds	r0, r6, #1
    2b1e:	0543      	lsls	r3, r0, #21
    2b20:	0d5b      	lsrs	r3, r3, #21
    2b22:	2b01      	cmp	r3, #1
    2b24:	dc00      	bgt.n	2b28 <__aeabi_dadd+0x2a4>
    2b26:	e0ad      	b.n	2c84 <__aeabi_dadd+0x400>
    2b28:	4b36      	ldr	r3, [pc, #216]	; (2c04 <__aeabi_dadd+0x380>)
    2b2a:	4298      	cmp	r0, r3
    2b2c:	d100      	bne.n	2b30 <__aeabi_dadd+0x2ac>
    2b2e:	e0d1      	b.n	2cd4 <__aeabi_dadd+0x450>
    2b30:	18ba      	adds	r2, r7, r2
    2b32:	42ba      	cmp	r2, r7
    2b34:	41bf      	sbcs	r7, r7
    2b36:	1864      	adds	r4, r4, r1
    2b38:	427f      	negs	r7, r7
    2b3a:	19e4      	adds	r4, r4, r7
    2b3c:	07e7      	lsls	r7, r4, #31
    2b3e:	0852      	lsrs	r2, r2, #1
    2b40:	4317      	orrs	r7, r2
    2b42:	0864      	lsrs	r4, r4, #1
    2b44:	0006      	movs	r6, r0
    2b46:	e721      	b.n	298c <__aeabi_dadd+0x108>
    2b48:	482e      	ldr	r0, [pc, #184]	; (2c04 <__aeabi_dadd+0x380>)
    2b4a:	4285      	cmp	r5, r0
    2b4c:	d100      	bne.n	2b50 <__aeabi_dadd+0x2cc>
    2b4e:	e093      	b.n	2c78 <__aeabi_dadd+0x3f4>
    2b50:	001d      	movs	r5, r3
    2b52:	e6d0      	b.n	28f6 <__aeabi_dadd+0x72>
    2b54:	0029      	movs	r1, r5
    2b56:	3e1f      	subs	r6, #31
    2b58:	40f1      	lsrs	r1, r6
    2b5a:	2b20      	cmp	r3, #32
    2b5c:	d100      	bne.n	2b60 <__aeabi_dadd+0x2dc>
    2b5e:	e08d      	b.n	2c7c <__aeabi_dadd+0x3f8>
    2b60:	2240      	movs	r2, #64	; 0x40
    2b62:	1ad3      	subs	r3, r2, r3
    2b64:	409d      	lsls	r5, r3
    2b66:	432f      	orrs	r7, r5
    2b68:	1e7d      	subs	r5, r7, #1
    2b6a:	41af      	sbcs	r7, r5
    2b6c:	2400      	movs	r4, #0
    2b6e:	430f      	orrs	r7, r1
    2b70:	2600      	movs	r6, #0
    2b72:	e744      	b.n	29fe <__aeabi_dadd+0x17a>
    2b74:	002b      	movs	r3, r5
    2b76:	0008      	movs	r0, r1
    2b78:	3b20      	subs	r3, #32
    2b7a:	40d8      	lsrs	r0, r3
    2b7c:	0003      	movs	r3, r0
    2b7e:	2d20      	cmp	r5, #32
    2b80:	d100      	bne.n	2b84 <__aeabi_dadd+0x300>
    2b82:	e07d      	b.n	2c80 <__aeabi_dadd+0x3fc>
    2b84:	2040      	movs	r0, #64	; 0x40
    2b86:	1b45      	subs	r5, r0, r5
    2b88:	40a9      	lsls	r1, r5
    2b8a:	430a      	orrs	r2, r1
    2b8c:	1e51      	subs	r1, r2, #1
    2b8e:	418a      	sbcs	r2, r1
    2b90:	2100      	movs	r1, #0
    2b92:	431a      	orrs	r2, r3
    2b94:	e6c7      	b.n	2926 <__aeabi_dadd+0xa2>
    2b96:	2e00      	cmp	r6, #0
    2b98:	d050      	beq.n	2c3c <__aeabi_dadd+0x3b8>
    2b9a:	4e1a      	ldr	r6, [pc, #104]	; (2c04 <__aeabi_dadd+0x380>)
    2b9c:	42b0      	cmp	r0, r6
    2b9e:	d057      	beq.n	2c50 <__aeabi_dadd+0x3cc>
    2ba0:	2680      	movs	r6, #128	; 0x80
    2ba2:	426b      	negs	r3, r5
    2ba4:	4699      	mov	r9, r3
    2ba6:	0436      	lsls	r6, r6, #16
    2ba8:	4334      	orrs	r4, r6
    2baa:	464b      	mov	r3, r9
    2bac:	2b38      	cmp	r3, #56	; 0x38
    2bae:	dd00      	ble.n	2bb2 <__aeabi_dadd+0x32e>
    2bb0:	e0d6      	b.n	2d60 <__aeabi_dadd+0x4dc>
    2bb2:	2b1f      	cmp	r3, #31
    2bb4:	dd00      	ble.n	2bb8 <__aeabi_dadd+0x334>
    2bb6:	e135      	b.n	2e24 <__aeabi_dadd+0x5a0>
    2bb8:	2620      	movs	r6, #32
    2bba:	1af5      	subs	r5, r6, r3
    2bbc:	0026      	movs	r6, r4
    2bbe:	40ae      	lsls	r6, r5
    2bc0:	46b2      	mov	sl, r6
    2bc2:	003e      	movs	r6, r7
    2bc4:	40de      	lsrs	r6, r3
    2bc6:	46ac      	mov	ip, r5
    2bc8:	0035      	movs	r5, r6
    2bca:	4656      	mov	r6, sl
    2bcc:	432e      	orrs	r6, r5
    2bce:	4665      	mov	r5, ip
    2bd0:	40af      	lsls	r7, r5
    2bd2:	1e7d      	subs	r5, r7, #1
    2bd4:	41af      	sbcs	r7, r5
    2bd6:	40dc      	lsrs	r4, r3
    2bd8:	4337      	orrs	r7, r6
    2bda:	1bd7      	subs	r7, r2, r7
    2bdc:	42ba      	cmp	r2, r7
    2bde:	4192      	sbcs	r2, r2
    2be0:	1b0c      	subs	r4, r1, r4
    2be2:	4252      	negs	r2, r2
    2be4:	1aa4      	subs	r4, r4, r2
    2be6:	0006      	movs	r6, r0
    2be8:	46d8      	mov	r8, fp
    2bea:	e6a3      	b.n	2934 <__aeabi_dadd+0xb0>
    2bec:	4664      	mov	r4, ip
    2bee:	4667      	mov	r7, ip
    2bf0:	432c      	orrs	r4, r5
    2bf2:	d000      	beq.n	2bf6 <__aeabi_dadd+0x372>
    2bf4:	e6a2      	b.n	293c <__aeabi_dadd+0xb8>
    2bf6:	2500      	movs	r5, #0
    2bf8:	2600      	movs	r6, #0
    2bfa:	2700      	movs	r7, #0
    2bfc:	e706      	b.n	2a0c <__aeabi_dadd+0x188>
    2bfe:	001e      	movs	r6, r3
    2c00:	e6c4      	b.n	298c <__aeabi_dadd+0x108>
    2c02:	46c0      	nop			; (mov r8, r8)
    2c04:	000007ff 	.word	0x000007ff
    2c08:	ff7fffff 	.word	0xff7fffff
    2c0c:	800fffff 	.word	0x800fffff
    2c10:	2b1f      	cmp	r3, #31
    2c12:	dc63      	bgt.n	2cdc <__aeabi_dadd+0x458>
    2c14:	2020      	movs	r0, #32
    2c16:	1ac3      	subs	r3, r0, r3
    2c18:	0008      	movs	r0, r1
    2c1a:	4098      	lsls	r0, r3
    2c1c:	469c      	mov	ip, r3
    2c1e:	4683      	mov	fp, r0
    2c20:	4653      	mov	r3, sl
    2c22:	0010      	movs	r0, r2
    2c24:	40d8      	lsrs	r0, r3
    2c26:	0003      	movs	r3, r0
    2c28:	4658      	mov	r0, fp
    2c2a:	4318      	orrs	r0, r3
    2c2c:	4663      	mov	r3, ip
    2c2e:	409a      	lsls	r2, r3
    2c30:	1e53      	subs	r3, r2, #1
    2c32:	419a      	sbcs	r2, r3
    2c34:	4653      	mov	r3, sl
    2c36:	4302      	orrs	r2, r0
    2c38:	40d9      	lsrs	r1, r3
    2c3a:	e703      	b.n	2a44 <__aeabi_dadd+0x1c0>
    2c3c:	0026      	movs	r6, r4
    2c3e:	433e      	orrs	r6, r7
    2c40:	d006      	beq.n	2c50 <__aeabi_dadd+0x3cc>
    2c42:	43eb      	mvns	r3, r5
    2c44:	4699      	mov	r9, r3
    2c46:	2b00      	cmp	r3, #0
    2c48:	d0c7      	beq.n	2bda <__aeabi_dadd+0x356>
    2c4a:	4e94      	ldr	r6, [pc, #592]	; (2e9c <__aeabi_dadd+0x618>)
    2c4c:	42b0      	cmp	r0, r6
    2c4e:	d1ac      	bne.n	2baa <__aeabi_dadd+0x326>
    2c50:	000c      	movs	r4, r1
    2c52:	0017      	movs	r7, r2
    2c54:	0006      	movs	r6, r0
    2c56:	46d8      	mov	r8, fp
    2c58:	e698      	b.n	298c <__aeabi_dadd+0x108>
    2c5a:	4b90      	ldr	r3, [pc, #576]	; (2e9c <__aeabi_dadd+0x618>)
    2c5c:	459a      	cmp	sl, r3
    2c5e:	d00b      	beq.n	2c78 <__aeabi_dadd+0x3f4>
    2c60:	4682      	mov	sl, r0
    2c62:	e6e7      	b.n	2a34 <__aeabi_dadd+0x1b0>
    2c64:	2800      	cmp	r0, #0
    2c66:	d000      	beq.n	2c6a <__aeabi_dadd+0x3e6>
    2c68:	e09e      	b.n	2da8 <__aeabi_dadd+0x524>
    2c6a:	0018      	movs	r0, r3
    2c6c:	4310      	orrs	r0, r2
    2c6e:	d100      	bne.n	2c72 <__aeabi_dadd+0x3ee>
    2c70:	e0e9      	b.n	2e46 <__aeabi_dadd+0x5c2>
    2c72:	001c      	movs	r4, r3
    2c74:	0017      	movs	r7, r2
    2c76:	46d8      	mov	r8, fp
    2c78:	4e88      	ldr	r6, [pc, #544]	; (2e9c <__aeabi_dadd+0x618>)
    2c7a:	e687      	b.n	298c <__aeabi_dadd+0x108>
    2c7c:	2500      	movs	r5, #0
    2c7e:	e772      	b.n	2b66 <__aeabi_dadd+0x2e2>
    2c80:	2100      	movs	r1, #0
    2c82:	e782      	b.n	2b8a <__aeabi_dadd+0x306>
    2c84:	0023      	movs	r3, r4
    2c86:	433b      	orrs	r3, r7
    2c88:	2e00      	cmp	r6, #0
    2c8a:	d000      	beq.n	2c8e <__aeabi_dadd+0x40a>
    2c8c:	e0ab      	b.n	2de6 <__aeabi_dadd+0x562>
    2c8e:	2b00      	cmp	r3, #0
    2c90:	d100      	bne.n	2c94 <__aeabi_dadd+0x410>
    2c92:	e0e7      	b.n	2e64 <__aeabi_dadd+0x5e0>
    2c94:	000b      	movs	r3, r1
    2c96:	4313      	orrs	r3, r2
    2c98:	d100      	bne.n	2c9c <__aeabi_dadd+0x418>
    2c9a:	e677      	b.n	298c <__aeabi_dadd+0x108>
    2c9c:	18ba      	adds	r2, r7, r2
    2c9e:	42ba      	cmp	r2, r7
    2ca0:	41bf      	sbcs	r7, r7
    2ca2:	1864      	adds	r4, r4, r1
    2ca4:	427f      	negs	r7, r7
    2ca6:	19e4      	adds	r4, r4, r7
    2ca8:	0223      	lsls	r3, r4, #8
    2caa:	d400      	bmi.n	2cae <__aeabi_dadd+0x42a>
    2cac:	e0f2      	b.n	2e94 <__aeabi_dadd+0x610>
    2cae:	4b7c      	ldr	r3, [pc, #496]	; (2ea0 <__aeabi_dadd+0x61c>)
    2cb0:	0017      	movs	r7, r2
    2cb2:	401c      	ands	r4, r3
    2cb4:	0006      	movs	r6, r0
    2cb6:	e669      	b.n	298c <__aeabi_dadd+0x108>
    2cb8:	0020      	movs	r0, r4
    2cba:	4338      	orrs	r0, r7
    2cbc:	2e00      	cmp	r6, #0
    2cbe:	d1d1      	bne.n	2c64 <__aeabi_dadd+0x3e0>
    2cc0:	2800      	cmp	r0, #0
    2cc2:	d15b      	bne.n	2d7c <__aeabi_dadd+0x4f8>
    2cc4:	001c      	movs	r4, r3
    2cc6:	4314      	orrs	r4, r2
    2cc8:	d100      	bne.n	2ccc <__aeabi_dadd+0x448>
    2cca:	e0a8      	b.n	2e1e <__aeabi_dadd+0x59a>
    2ccc:	001c      	movs	r4, r3
    2cce:	0017      	movs	r7, r2
    2cd0:	46d8      	mov	r8, fp
    2cd2:	e65b      	b.n	298c <__aeabi_dadd+0x108>
    2cd4:	0006      	movs	r6, r0
    2cd6:	2400      	movs	r4, #0
    2cd8:	2700      	movs	r7, #0
    2cda:	e697      	b.n	2a0c <__aeabi_dadd+0x188>
    2cdc:	4650      	mov	r0, sl
    2cde:	000b      	movs	r3, r1
    2ce0:	3820      	subs	r0, #32
    2ce2:	40c3      	lsrs	r3, r0
    2ce4:	4699      	mov	r9, r3
    2ce6:	4653      	mov	r3, sl
    2ce8:	2b20      	cmp	r3, #32
    2cea:	d100      	bne.n	2cee <__aeabi_dadd+0x46a>
    2cec:	e095      	b.n	2e1a <__aeabi_dadd+0x596>
    2cee:	2340      	movs	r3, #64	; 0x40
    2cf0:	4650      	mov	r0, sl
    2cf2:	1a1b      	subs	r3, r3, r0
    2cf4:	4099      	lsls	r1, r3
    2cf6:	430a      	orrs	r2, r1
    2cf8:	1e51      	subs	r1, r2, #1
    2cfa:	418a      	sbcs	r2, r1
    2cfc:	464b      	mov	r3, r9
    2cfe:	2100      	movs	r1, #0
    2d00:	431a      	orrs	r2, r3
    2d02:	e69f      	b.n	2a44 <__aeabi_dadd+0x1c0>
    2d04:	2e00      	cmp	r6, #0
    2d06:	d130      	bne.n	2d6a <__aeabi_dadd+0x4e6>
    2d08:	0026      	movs	r6, r4
    2d0a:	433e      	orrs	r6, r7
    2d0c:	d067      	beq.n	2dde <__aeabi_dadd+0x55a>
    2d0e:	43db      	mvns	r3, r3
    2d10:	469a      	mov	sl, r3
    2d12:	2b00      	cmp	r3, #0
    2d14:	d01c      	beq.n	2d50 <__aeabi_dadd+0x4cc>
    2d16:	4e61      	ldr	r6, [pc, #388]	; (2e9c <__aeabi_dadd+0x618>)
    2d18:	42b0      	cmp	r0, r6
    2d1a:	d060      	beq.n	2dde <__aeabi_dadd+0x55a>
    2d1c:	4653      	mov	r3, sl
    2d1e:	2b38      	cmp	r3, #56	; 0x38
    2d20:	dd00      	ble.n	2d24 <__aeabi_dadd+0x4a0>
    2d22:	e096      	b.n	2e52 <__aeabi_dadd+0x5ce>
    2d24:	2b1f      	cmp	r3, #31
    2d26:	dd00      	ble.n	2d2a <__aeabi_dadd+0x4a6>
    2d28:	e09f      	b.n	2e6a <__aeabi_dadd+0x5e6>
    2d2a:	2620      	movs	r6, #32
    2d2c:	1af3      	subs	r3, r6, r3
    2d2e:	0026      	movs	r6, r4
    2d30:	409e      	lsls	r6, r3
    2d32:	469c      	mov	ip, r3
    2d34:	46b3      	mov	fp, r6
    2d36:	4653      	mov	r3, sl
    2d38:	003e      	movs	r6, r7
    2d3a:	40de      	lsrs	r6, r3
    2d3c:	0033      	movs	r3, r6
    2d3e:	465e      	mov	r6, fp
    2d40:	431e      	orrs	r6, r3
    2d42:	4663      	mov	r3, ip
    2d44:	409f      	lsls	r7, r3
    2d46:	1e7b      	subs	r3, r7, #1
    2d48:	419f      	sbcs	r7, r3
    2d4a:	4653      	mov	r3, sl
    2d4c:	40dc      	lsrs	r4, r3
    2d4e:	4337      	orrs	r7, r6
    2d50:	18bf      	adds	r7, r7, r2
    2d52:	4297      	cmp	r7, r2
    2d54:	4192      	sbcs	r2, r2
    2d56:	1864      	adds	r4, r4, r1
    2d58:	4252      	negs	r2, r2
    2d5a:	18a4      	adds	r4, r4, r2
    2d5c:	0006      	movs	r6, r0
    2d5e:	e678      	b.n	2a52 <__aeabi_dadd+0x1ce>
    2d60:	4327      	orrs	r7, r4
    2d62:	1e7c      	subs	r4, r7, #1
    2d64:	41a7      	sbcs	r7, r4
    2d66:	2400      	movs	r4, #0
    2d68:	e737      	b.n	2bda <__aeabi_dadd+0x356>
    2d6a:	4e4c      	ldr	r6, [pc, #304]	; (2e9c <__aeabi_dadd+0x618>)
    2d6c:	42b0      	cmp	r0, r6
    2d6e:	d036      	beq.n	2dde <__aeabi_dadd+0x55a>
    2d70:	2680      	movs	r6, #128	; 0x80
    2d72:	425b      	negs	r3, r3
    2d74:	0436      	lsls	r6, r6, #16
    2d76:	469a      	mov	sl, r3
    2d78:	4334      	orrs	r4, r6
    2d7a:	e7cf      	b.n	2d1c <__aeabi_dadd+0x498>
    2d7c:	0018      	movs	r0, r3
    2d7e:	4310      	orrs	r0, r2
    2d80:	d100      	bne.n	2d84 <__aeabi_dadd+0x500>
    2d82:	e603      	b.n	298c <__aeabi_dadd+0x108>
    2d84:	1ab8      	subs	r0, r7, r2
    2d86:	4684      	mov	ip, r0
    2d88:	4567      	cmp	r7, ip
    2d8a:	41ad      	sbcs	r5, r5
    2d8c:	1ae0      	subs	r0, r4, r3
    2d8e:	426d      	negs	r5, r5
    2d90:	1b40      	subs	r0, r0, r5
    2d92:	0205      	lsls	r5, r0, #8
    2d94:	d400      	bmi.n	2d98 <__aeabi_dadd+0x514>
    2d96:	e62c      	b.n	29f2 <__aeabi_dadd+0x16e>
    2d98:	1bd7      	subs	r7, r2, r7
    2d9a:	42ba      	cmp	r2, r7
    2d9c:	4192      	sbcs	r2, r2
    2d9e:	1b1c      	subs	r4, r3, r4
    2da0:	4252      	negs	r2, r2
    2da2:	1aa4      	subs	r4, r4, r2
    2da4:	46d8      	mov	r8, fp
    2da6:	e5f1      	b.n	298c <__aeabi_dadd+0x108>
    2da8:	0018      	movs	r0, r3
    2daa:	4310      	orrs	r0, r2
    2dac:	d100      	bne.n	2db0 <__aeabi_dadd+0x52c>
    2dae:	e763      	b.n	2c78 <__aeabi_dadd+0x3f4>
    2db0:	08f8      	lsrs	r0, r7, #3
    2db2:	0767      	lsls	r7, r4, #29
    2db4:	4307      	orrs	r7, r0
    2db6:	2080      	movs	r0, #128	; 0x80
    2db8:	08e4      	lsrs	r4, r4, #3
    2dba:	0300      	lsls	r0, r0, #12
    2dbc:	4204      	tst	r4, r0
    2dbe:	d008      	beq.n	2dd2 <__aeabi_dadd+0x54e>
    2dc0:	08dd      	lsrs	r5, r3, #3
    2dc2:	4205      	tst	r5, r0
    2dc4:	d105      	bne.n	2dd2 <__aeabi_dadd+0x54e>
    2dc6:	08d2      	lsrs	r2, r2, #3
    2dc8:	0759      	lsls	r1, r3, #29
    2dca:	4311      	orrs	r1, r2
    2dcc:	000f      	movs	r7, r1
    2dce:	002c      	movs	r4, r5
    2dd0:	46d8      	mov	r8, fp
    2dd2:	0f7b      	lsrs	r3, r7, #29
    2dd4:	00e4      	lsls	r4, r4, #3
    2dd6:	431c      	orrs	r4, r3
    2dd8:	00ff      	lsls	r7, r7, #3
    2dda:	4e30      	ldr	r6, [pc, #192]	; (2e9c <__aeabi_dadd+0x618>)
    2ddc:	e5d6      	b.n	298c <__aeabi_dadd+0x108>
    2dde:	000c      	movs	r4, r1
    2de0:	0017      	movs	r7, r2
    2de2:	0006      	movs	r6, r0
    2de4:	e5d2      	b.n	298c <__aeabi_dadd+0x108>
    2de6:	2b00      	cmp	r3, #0
    2de8:	d038      	beq.n	2e5c <__aeabi_dadd+0x5d8>
    2dea:	000b      	movs	r3, r1
    2dec:	4313      	orrs	r3, r2
    2dee:	d100      	bne.n	2df2 <__aeabi_dadd+0x56e>
    2df0:	e742      	b.n	2c78 <__aeabi_dadd+0x3f4>
    2df2:	08f8      	lsrs	r0, r7, #3
    2df4:	0767      	lsls	r7, r4, #29
    2df6:	4307      	orrs	r7, r0
    2df8:	2080      	movs	r0, #128	; 0x80
    2dfa:	08e4      	lsrs	r4, r4, #3
    2dfc:	0300      	lsls	r0, r0, #12
    2dfe:	4204      	tst	r4, r0
    2e00:	d0e7      	beq.n	2dd2 <__aeabi_dadd+0x54e>
    2e02:	08cb      	lsrs	r3, r1, #3
    2e04:	4203      	tst	r3, r0
    2e06:	d1e4      	bne.n	2dd2 <__aeabi_dadd+0x54e>
    2e08:	08d2      	lsrs	r2, r2, #3
    2e0a:	0749      	lsls	r1, r1, #29
    2e0c:	4311      	orrs	r1, r2
    2e0e:	000f      	movs	r7, r1
    2e10:	001c      	movs	r4, r3
    2e12:	e7de      	b.n	2dd2 <__aeabi_dadd+0x54e>
    2e14:	2700      	movs	r7, #0
    2e16:	2400      	movs	r4, #0
    2e18:	e5d5      	b.n	29c6 <__aeabi_dadd+0x142>
    2e1a:	2100      	movs	r1, #0
    2e1c:	e76b      	b.n	2cf6 <__aeabi_dadd+0x472>
    2e1e:	2500      	movs	r5, #0
    2e20:	2700      	movs	r7, #0
    2e22:	e5f3      	b.n	2a0c <__aeabi_dadd+0x188>
    2e24:	464e      	mov	r6, r9
    2e26:	0025      	movs	r5, r4
    2e28:	3e20      	subs	r6, #32
    2e2a:	40f5      	lsrs	r5, r6
    2e2c:	464b      	mov	r3, r9
    2e2e:	002e      	movs	r6, r5
    2e30:	2b20      	cmp	r3, #32
    2e32:	d02d      	beq.n	2e90 <__aeabi_dadd+0x60c>
    2e34:	2540      	movs	r5, #64	; 0x40
    2e36:	1aed      	subs	r5, r5, r3
    2e38:	40ac      	lsls	r4, r5
    2e3a:	4327      	orrs	r7, r4
    2e3c:	1e7c      	subs	r4, r7, #1
    2e3e:	41a7      	sbcs	r7, r4
    2e40:	2400      	movs	r4, #0
    2e42:	4337      	orrs	r7, r6
    2e44:	e6c9      	b.n	2bda <__aeabi_dadd+0x356>
    2e46:	2480      	movs	r4, #128	; 0x80
    2e48:	2500      	movs	r5, #0
    2e4a:	0324      	lsls	r4, r4, #12
    2e4c:	4e13      	ldr	r6, [pc, #76]	; (2e9c <__aeabi_dadd+0x618>)
    2e4e:	2700      	movs	r7, #0
    2e50:	e5dc      	b.n	2a0c <__aeabi_dadd+0x188>
    2e52:	4327      	orrs	r7, r4
    2e54:	1e7c      	subs	r4, r7, #1
    2e56:	41a7      	sbcs	r7, r4
    2e58:	2400      	movs	r4, #0
    2e5a:	e779      	b.n	2d50 <__aeabi_dadd+0x4cc>
    2e5c:	000c      	movs	r4, r1
    2e5e:	0017      	movs	r7, r2
    2e60:	4e0e      	ldr	r6, [pc, #56]	; (2e9c <__aeabi_dadd+0x618>)
    2e62:	e593      	b.n	298c <__aeabi_dadd+0x108>
    2e64:	000c      	movs	r4, r1
    2e66:	0017      	movs	r7, r2
    2e68:	e590      	b.n	298c <__aeabi_dadd+0x108>
    2e6a:	4656      	mov	r6, sl
    2e6c:	0023      	movs	r3, r4
    2e6e:	3e20      	subs	r6, #32
    2e70:	40f3      	lsrs	r3, r6
    2e72:	4699      	mov	r9, r3
    2e74:	4653      	mov	r3, sl
    2e76:	2b20      	cmp	r3, #32
    2e78:	d00e      	beq.n	2e98 <__aeabi_dadd+0x614>
    2e7a:	2340      	movs	r3, #64	; 0x40
    2e7c:	4656      	mov	r6, sl
    2e7e:	1b9b      	subs	r3, r3, r6
    2e80:	409c      	lsls	r4, r3
    2e82:	4327      	orrs	r7, r4
    2e84:	1e7c      	subs	r4, r7, #1
    2e86:	41a7      	sbcs	r7, r4
    2e88:	464b      	mov	r3, r9
    2e8a:	2400      	movs	r4, #0
    2e8c:	431f      	orrs	r7, r3
    2e8e:	e75f      	b.n	2d50 <__aeabi_dadd+0x4cc>
    2e90:	2400      	movs	r4, #0
    2e92:	e7d2      	b.n	2e3a <__aeabi_dadd+0x5b6>
    2e94:	0017      	movs	r7, r2
    2e96:	e5b2      	b.n	29fe <__aeabi_dadd+0x17a>
    2e98:	2400      	movs	r4, #0
    2e9a:	e7f2      	b.n	2e82 <__aeabi_dadd+0x5fe>
    2e9c:	000007ff 	.word	0x000007ff
    2ea0:	ff7fffff 	.word	0xff7fffff

00002ea4 <__aeabi_ddiv>:
    2ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ea6:	4657      	mov	r7, sl
    2ea8:	4645      	mov	r5, r8
    2eaa:	46de      	mov	lr, fp
    2eac:	464e      	mov	r6, r9
    2eae:	b5e0      	push	{r5, r6, r7, lr}
    2eb0:	004c      	lsls	r4, r1, #1
    2eb2:	030e      	lsls	r6, r1, #12
    2eb4:	b087      	sub	sp, #28
    2eb6:	4683      	mov	fp, r0
    2eb8:	4692      	mov	sl, r2
    2eba:	001d      	movs	r5, r3
    2ebc:	4680      	mov	r8, r0
    2ebe:	0b36      	lsrs	r6, r6, #12
    2ec0:	0d64      	lsrs	r4, r4, #21
    2ec2:	0fcf      	lsrs	r7, r1, #31
    2ec4:	2c00      	cmp	r4, #0
    2ec6:	d04f      	beq.n	2f68 <__aeabi_ddiv+0xc4>
    2ec8:	4b6f      	ldr	r3, [pc, #444]	; (3088 <__aeabi_ddiv+0x1e4>)
    2eca:	429c      	cmp	r4, r3
    2ecc:	d035      	beq.n	2f3a <__aeabi_ddiv+0x96>
    2ece:	2380      	movs	r3, #128	; 0x80
    2ed0:	0f42      	lsrs	r2, r0, #29
    2ed2:	041b      	lsls	r3, r3, #16
    2ed4:	00f6      	lsls	r6, r6, #3
    2ed6:	4313      	orrs	r3, r2
    2ed8:	4333      	orrs	r3, r6
    2eda:	4699      	mov	r9, r3
    2edc:	00c3      	lsls	r3, r0, #3
    2ede:	4698      	mov	r8, r3
    2ee0:	4b6a      	ldr	r3, [pc, #424]	; (308c <__aeabi_ddiv+0x1e8>)
    2ee2:	2600      	movs	r6, #0
    2ee4:	469c      	mov	ip, r3
    2ee6:	2300      	movs	r3, #0
    2ee8:	4464      	add	r4, ip
    2eea:	9303      	str	r3, [sp, #12]
    2eec:	032b      	lsls	r3, r5, #12
    2eee:	0b1b      	lsrs	r3, r3, #12
    2ef0:	469b      	mov	fp, r3
    2ef2:	006b      	lsls	r3, r5, #1
    2ef4:	0fed      	lsrs	r5, r5, #31
    2ef6:	4650      	mov	r0, sl
    2ef8:	0d5b      	lsrs	r3, r3, #21
    2efa:	9501      	str	r5, [sp, #4]
    2efc:	d05e      	beq.n	2fbc <__aeabi_ddiv+0x118>
    2efe:	4a62      	ldr	r2, [pc, #392]	; (3088 <__aeabi_ddiv+0x1e4>)
    2f00:	4293      	cmp	r3, r2
    2f02:	d053      	beq.n	2fac <__aeabi_ddiv+0x108>
    2f04:	465a      	mov	r2, fp
    2f06:	00d1      	lsls	r1, r2, #3
    2f08:	2280      	movs	r2, #128	; 0x80
    2f0a:	0f40      	lsrs	r0, r0, #29
    2f0c:	0412      	lsls	r2, r2, #16
    2f0e:	4302      	orrs	r2, r0
    2f10:	430a      	orrs	r2, r1
    2f12:	4693      	mov	fp, r2
    2f14:	4652      	mov	r2, sl
    2f16:	00d1      	lsls	r1, r2, #3
    2f18:	4a5c      	ldr	r2, [pc, #368]	; (308c <__aeabi_ddiv+0x1e8>)
    2f1a:	4694      	mov	ip, r2
    2f1c:	2200      	movs	r2, #0
    2f1e:	4463      	add	r3, ip
    2f20:	0038      	movs	r0, r7
    2f22:	4068      	eors	r0, r5
    2f24:	4684      	mov	ip, r0
    2f26:	9002      	str	r0, [sp, #8]
    2f28:	1ae4      	subs	r4, r4, r3
    2f2a:	4316      	orrs	r6, r2
    2f2c:	2e0f      	cmp	r6, #15
    2f2e:	d900      	bls.n	2f32 <__aeabi_ddiv+0x8e>
    2f30:	e0b4      	b.n	309c <__aeabi_ddiv+0x1f8>
    2f32:	4b57      	ldr	r3, [pc, #348]	; (3090 <__aeabi_ddiv+0x1ec>)
    2f34:	00b6      	lsls	r6, r6, #2
    2f36:	599b      	ldr	r3, [r3, r6]
    2f38:	469f      	mov	pc, r3
    2f3a:	0003      	movs	r3, r0
    2f3c:	4333      	orrs	r3, r6
    2f3e:	4699      	mov	r9, r3
    2f40:	d16c      	bne.n	301c <__aeabi_ddiv+0x178>
    2f42:	2300      	movs	r3, #0
    2f44:	4698      	mov	r8, r3
    2f46:	3302      	adds	r3, #2
    2f48:	2608      	movs	r6, #8
    2f4a:	9303      	str	r3, [sp, #12]
    2f4c:	e7ce      	b.n	2eec <__aeabi_ddiv+0x48>
    2f4e:	46cb      	mov	fp, r9
    2f50:	4641      	mov	r1, r8
    2f52:	9a03      	ldr	r2, [sp, #12]
    2f54:	9701      	str	r7, [sp, #4]
    2f56:	2a02      	cmp	r2, #2
    2f58:	d165      	bne.n	3026 <__aeabi_ddiv+0x182>
    2f5a:	9b01      	ldr	r3, [sp, #4]
    2f5c:	4c4a      	ldr	r4, [pc, #296]	; (3088 <__aeabi_ddiv+0x1e4>)
    2f5e:	469c      	mov	ip, r3
    2f60:	2300      	movs	r3, #0
    2f62:	2200      	movs	r2, #0
    2f64:	4698      	mov	r8, r3
    2f66:	e06b      	b.n	3040 <__aeabi_ddiv+0x19c>
    2f68:	0003      	movs	r3, r0
    2f6a:	4333      	orrs	r3, r6
    2f6c:	4699      	mov	r9, r3
    2f6e:	d04e      	beq.n	300e <__aeabi_ddiv+0x16a>
    2f70:	2e00      	cmp	r6, #0
    2f72:	d100      	bne.n	2f76 <__aeabi_ddiv+0xd2>
    2f74:	e1bc      	b.n	32f0 <__aeabi_ddiv+0x44c>
    2f76:	0030      	movs	r0, r6
    2f78:	f001 f996 	bl	42a8 <__clzsi2>
    2f7c:	0003      	movs	r3, r0
    2f7e:	3b0b      	subs	r3, #11
    2f80:	2b1c      	cmp	r3, #28
    2f82:	dd00      	ble.n	2f86 <__aeabi_ddiv+0xe2>
    2f84:	e1ac      	b.n	32e0 <__aeabi_ddiv+0x43c>
    2f86:	221d      	movs	r2, #29
    2f88:	1ad3      	subs	r3, r2, r3
    2f8a:	465a      	mov	r2, fp
    2f8c:	0001      	movs	r1, r0
    2f8e:	40da      	lsrs	r2, r3
    2f90:	3908      	subs	r1, #8
    2f92:	408e      	lsls	r6, r1
    2f94:	0013      	movs	r3, r2
    2f96:	4333      	orrs	r3, r6
    2f98:	4699      	mov	r9, r3
    2f9a:	465b      	mov	r3, fp
    2f9c:	408b      	lsls	r3, r1
    2f9e:	4698      	mov	r8, r3
    2fa0:	2300      	movs	r3, #0
    2fa2:	4c3c      	ldr	r4, [pc, #240]	; (3094 <__aeabi_ddiv+0x1f0>)
    2fa4:	2600      	movs	r6, #0
    2fa6:	1a24      	subs	r4, r4, r0
    2fa8:	9303      	str	r3, [sp, #12]
    2faa:	e79f      	b.n	2eec <__aeabi_ddiv+0x48>
    2fac:	4651      	mov	r1, sl
    2fae:	465a      	mov	r2, fp
    2fb0:	4311      	orrs	r1, r2
    2fb2:	d129      	bne.n	3008 <__aeabi_ddiv+0x164>
    2fb4:	2200      	movs	r2, #0
    2fb6:	4693      	mov	fp, r2
    2fb8:	3202      	adds	r2, #2
    2fba:	e7b1      	b.n	2f20 <__aeabi_ddiv+0x7c>
    2fbc:	4659      	mov	r1, fp
    2fbe:	4301      	orrs	r1, r0
    2fc0:	d01e      	beq.n	3000 <__aeabi_ddiv+0x15c>
    2fc2:	465b      	mov	r3, fp
    2fc4:	2b00      	cmp	r3, #0
    2fc6:	d100      	bne.n	2fca <__aeabi_ddiv+0x126>
    2fc8:	e19e      	b.n	3308 <__aeabi_ddiv+0x464>
    2fca:	4658      	mov	r0, fp
    2fcc:	f001 f96c 	bl	42a8 <__clzsi2>
    2fd0:	0003      	movs	r3, r0
    2fd2:	3b0b      	subs	r3, #11
    2fd4:	2b1c      	cmp	r3, #28
    2fd6:	dd00      	ble.n	2fda <__aeabi_ddiv+0x136>
    2fd8:	e18f      	b.n	32fa <__aeabi_ddiv+0x456>
    2fda:	0002      	movs	r2, r0
    2fdc:	4659      	mov	r1, fp
    2fde:	3a08      	subs	r2, #8
    2fe0:	4091      	lsls	r1, r2
    2fe2:	468b      	mov	fp, r1
    2fe4:	211d      	movs	r1, #29
    2fe6:	1acb      	subs	r3, r1, r3
    2fe8:	4651      	mov	r1, sl
    2fea:	40d9      	lsrs	r1, r3
    2fec:	000b      	movs	r3, r1
    2fee:	4659      	mov	r1, fp
    2ff0:	430b      	orrs	r3, r1
    2ff2:	4651      	mov	r1, sl
    2ff4:	469b      	mov	fp, r3
    2ff6:	4091      	lsls	r1, r2
    2ff8:	4b26      	ldr	r3, [pc, #152]	; (3094 <__aeabi_ddiv+0x1f0>)
    2ffa:	2200      	movs	r2, #0
    2ffc:	1a1b      	subs	r3, r3, r0
    2ffe:	e78f      	b.n	2f20 <__aeabi_ddiv+0x7c>
    3000:	2300      	movs	r3, #0
    3002:	2201      	movs	r2, #1
    3004:	469b      	mov	fp, r3
    3006:	e78b      	b.n	2f20 <__aeabi_ddiv+0x7c>
    3008:	4651      	mov	r1, sl
    300a:	2203      	movs	r2, #3
    300c:	e788      	b.n	2f20 <__aeabi_ddiv+0x7c>
    300e:	2300      	movs	r3, #0
    3010:	4698      	mov	r8, r3
    3012:	3301      	adds	r3, #1
    3014:	2604      	movs	r6, #4
    3016:	2400      	movs	r4, #0
    3018:	9303      	str	r3, [sp, #12]
    301a:	e767      	b.n	2eec <__aeabi_ddiv+0x48>
    301c:	2303      	movs	r3, #3
    301e:	46b1      	mov	r9, r6
    3020:	9303      	str	r3, [sp, #12]
    3022:	260c      	movs	r6, #12
    3024:	e762      	b.n	2eec <__aeabi_ddiv+0x48>
    3026:	2a03      	cmp	r2, #3
    3028:	d100      	bne.n	302c <__aeabi_ddiv+0x188>
    302a:	e25c      	b.n	34e6 <__aeabi_ddiv+0x642>
    302c:	9b01      	ldr	r3, [sp, #4]
    302e:	2a01      	cmp	r2, #1
    3030:	d000      	beq.n	3034 <__aeabi_ddiv+0x190>
    3032:	e1e4      	b.n	33fe <__aeabi_ddiv+0x55a>
    3034:	4013      	ands	r3, r2
    3036:	469c      	mov	ip, r3
    3038:	2300      	movs	r3, #0
    303a:	2400      	movs	r4, #0
    303c:	2200      	movs	r2, #0
    303e:	4698      	mov	r8, r3
    3040:	2100      	movs	r1, #0
    3042:	0312      	lsls	r2, r2, #12
    3044:	0b13      	lsrs	r3, r2, #12
    3046:	0d0a      	lsrs	r2, r1, #20
    3048:	0512      	lsls	r2, r2, #20
    304a:	431a      	orrs	r2, r3
    304c:	0523      	lsls	r3, r4, #20
    304e:	4c12      	ldr	r4, [pc, #72]	; (3098 <__aeabi_ddiv+0x1f4>)
    3050:	4640      	mov	r0, r8
    3052:	4022      	ands	r2, r4
    3054:	4313      	orrs	r3, r2
    3056:	4662      	mov	r2, ip
    3058:	005b      	lsls	r3, r3, #1
    305a:	07d2      	lsls	r2, r2, #31
    305c:	085b      	lsrs	r3, r3, #1
    305e:	4313      	orrs	r3, r2
    3060:	0019      	movs	r1, r3
    3062:	b007      	add	sp, #28
    3064:	bc3c      	pop	{r2, r3, r4, r5}
    3066:	4690      	mov	r8, r2
    3068:	4699      	mov	r9, r3
    306a:	46a2      	mov	sl, r4
    306c:	46ab      	mov	fp, r5
    306e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3070:	2300      	movs	r3, #0
    3072:	2280      	movs	r2, #128	; 0x80
    3074:	469c      	mov	ip, r3
    3076:	0312      	lsls	r2, r2, #12
    3078:	4698      	mov	r8, r3
    307a:	4c03      	ldr	r4, [pc, #12]	; (3088 <__aeabi_ddiv+0x1e4>)
    307c:	e7e0      	b.n	3040 <__aeabi_ddiv+0x19c>
    307e:	2300      	movs	r3, #0
    3080:	4c01      	ldr	r4, [pc, #4]	; (3088 <__aeabi_ddiv+0x1e4>)
    3082:	2200      	movs	r2, #0
    3084:	4698      	mov	r8, r3
    3086:	e7db      	b.n	3040 <__aeabi_ddiv+0x19c>
    3088:	000007ff 	.word	0x000007ff
    308c:	fffffc01 	.word	0xfffffc01
    3090:	00004d84 	.word	0x00004d84
    3094:	fffffc0d 	.word	0xfffffc0d
    3098:	800fffff 	.word	0x800fffff
    309c:	45d9      	cmp	r9, fp
    309e:	d900      	bls.n	30a2 <__aeabi_ddiv+0x1fe>
    30a0:	e139      	b.n	3316 <__aeabi_ddiv+0x472>
    30a2:	d100      	bne.n	30a6 <__aeabi_ddiv+0x202>
    30a4:	e134      	b.n	3310 <__aeabi_ddiv+0x46c>
    30a6:	2300      	movs	r3, #0
    30a8:	4646      	mov	r6, r8
    30aa:	464d      	mov	r5, r9
    30ac:	469a      	mov	sl, r3
    30ae:	3c01      	subs	r4, #1
    30b0:	465b      	mov	r3, fp
    30b2:	0e0a      	lsrs	r2, r1, #24
    30b4:	021b      	lsls	r3, r3, #8
    30b6:	431a      	orrs	r2, r3
    30b8:	020b      	lsls	r3, r1, #8
    30ba:	0c17      	lsrs	r7, r2, #16
    30bc:	9303      	str	r3, [sp, #12]
    30be:	0413      	lsls	r3, r2, #16
    30c0:	0c1b      	lsrs	r3, r3, #16
    30c2:	0039      	movs	r1, r7
    30c4:	0028      	movs	r0, r5
    30c6:	4690      	mov	r8, r2
    30c8:	9301      	str	r3, [sp, #4]
    30ca:	f7ff fa45 	bl	2558 <__udivsi3>
    30ce:	0002      	movs	r2, r0
    30d0:	9b01      	ldr	r3, [sp, #4]
    30d2:	4683      	mov	fp, r0
    30d4:	435a      	muls	r2, r3
    30d6:	0028      	movs	r0, r5
    30d8:	0039      	movs	r1, r7
    30da:	4691      	mov	r9, r2
    30dc:	f7ff fac2 	bl	2664 <__aeabi_uidivmod>
    30e0:	0c35      	lsrs	r5, r6, #16
    30e2:	0409      	lsls	r1, r1, #16
    30e4:	430d      	orrs	r5, r1
    30e6:	45a9      	cmp	r9, r5
    30e8:	d90d      	bls.n	3106 <__aeabi_ddiv+0x262>
    30ea:	465b      	mov	r3, fp
    30ec:	4445      	add	r5, r8
    30ee:	3b01      	subs	r3, #1
    30f0:	45a8      	cmp	r8, r5
    30f2:	d900      	bls.n	30f6 <__aeabi_ddiv+0x252>
    30f4:	e13a      	b.n	336c <__aeabi_ddiv+0x4c8>
    30f6:	45a9      	cmp	r9, r5
    30f8:	d800      	bhi.n	30fc <__aeabi_ddiv+0x258>
    30fa:	e137      	b.n	336c <__aeabi_ddiv+0x4c8>
    30fc:	2302      	movs	r3, #2
    30fe:	425b      	negs	r3, r3
    3100:	469c      	mov	ip, r3
    3102:	4445      	add	r5, r8
    3104:	44e3      	add	fp, ip
    3106:	464b      	mov	r3, r9
    3108:	1aeb      	subs	r3, r5, r3
    310a:	0039      	movs	r1, r7
    310c:	0018      	movs	r0, r3
    310e:	9304      	str	r3, [sp, #16]
    3110:	f7ff fa22 	bl	2558 <__udivsi3>
    3114:	9b01      	ldr	r3, [sp, #4]
    3116:	0005      	movs	r5, r0
    3118:	4343      	muls	r3, r0
    311a:	0039      	movs	r1, r7
    311c:	9804      	ldr	r0, [sp, #16]
    311e:	4699      	mov	r9, r3
    3120:	f7ff faa0 	bl	2664 <__aeabi_uidivmod>
    3124:	0433      	lsls	r3, r6, #16
    3126:	0409      	lsls	r1, r1, #16
    3128:	0c1b      	lsrs	r3, r3, #16
    312a:	430b      	orrs	r3, r1
    312c:	4599      	cmp	r9, r3
    312e:	d909      	bls.n	3144 <__aeabi_ddiv+0x2a0>
    3130:	4443      	add	r3, r8
    3132:	1e6a      	subs	r2, r5, #1
    3134:	4598      	cmp	r8, r3
    3136:	d900      	bls.n	313a <__aeabi_ddiv+0x296>
    3138:	e11a      	b.n	3370 <__aeabi_ddiv+0x4cc>
    313a:	4599      	cmp	r9, r3
    313c:	d800      	bhi.n	3140 <__aeabi_ddiv+0x29c>
    313e:	e117      	b.n	3370 <__aeabi_ddiv+0x4cc>
    3140:	3d02      	subs	r5, #2
    3142:	4443      	add	r3, r8
    3144:	464a      	mov	r2, r9
    3146:	1a9b      	subs	r3, r3, r2
    3148:	465a      	mov	r2, fp
    314a:	0412      	lsls	r2, r2, #16
    314c:	432a      	orrs	r2, r5
    314e:	9903      	ldr	r1, [sp, #12]
    3150:	4693      	mov	fp, r2
    3152:	0c10      	lsrs	r0, r2, #16
    3154:	0c0a      	lsrs	r2, r1, #16
    3156:	4691      	mov	r9, r2
    3158:	0409      	lsls	r1, r1, #16
    315a:	465a      	mov	r2, fp
    315c:	0c09      	lsrs	r1, r1, #16
    315e:	464e      	mov	r6, r9
    3160:	000d      	movs	r5, r1
    3162:	0412      	lsls	r2, r2, #16
    3164:	0c12      	lsrs	r2, r2, #16
    3166:	4345      	muls	r5, r0
    3168:	9105      	str	r1, [sp, #20]
    316a:	4351      	muls	r1, r2
    316c:	4372      	muls	r2, r6
    316e:	4370      	muls	r0, r6
    3170:	1952      	adds	r2, r2, r5
    3172:	0c0e      	lsrs	r6, r1, #16
    3174:	18b2      	adds	r2, r6, r2
    3176:	4295      	cmp	r5, r2
    3178:	d903      	bls.n	3182 <__aeabi_ddiv+0x2de>
    317a:	2580      	movs	r5, #128	; 0x80
    317c:	026d      	lsls	r5, r5, #9
    317e:	46ac      	mov	ip, r5
    3180:	4460      	add	r0, ip
    3182:	0c15      	lsrs	r5, r2, #16
    3184:	0409      	lsls	r1, r1, #16
    3186:	0412      	lsls	r2, r2, #16
    3188:	0c09      	lsrs	r1, r1, #16
    318a:	1828      	adds	r0, r5, r0
    318c:	1852      	adds	r2, r2, r1
    318e:	4283      	cmp	r3, r0
    3190:	d200      	bcs.n	3194 <__aeabi_ddiv+0x2f0>
    3192:	e0ce      	b.n	3332 <__aeabi_ddiv+0x48e>
    3194:	d100      	bne.n	3198 <__aeabi_ddiv+0x2f4>
    3196:	e0c8      	b.n	332a <__aeabi_ddiv+0x486>
    3198:	1a1d      	subs	r5, r3, r0
    319a:	4653      	mov	r3, sl
    319c:	1a9e      	subs	r6, r3, r2
    319e:	45b2      	cmp	sl, r6
    31a0:	4192      	sbcs	r2, r2
    31a2:	4252      	negs	r2, r2
    31a4:	1aab      	subs	r3, r5, r2
    31a6:	469a      	mov	sl, r3
    31a8:	4598      	cmp	r8, r3
    31aa:	d100      	bne.n	31ae <__aeabi_ddiv+0x30a>
    31ac:	e117      	b.n	33de <__aeabi_ddiv+0x53a>
    31ae:	0039      	movs	r1, r7
    31b0:	0018      	movs	r0, r3
    31b2:	f7ff f9d1 	bl	2558 <__udivsi3>
    31b6:	9b01      	ldr	r3, [sp, #4]
    31b8:	0005      	movs	r5, r0
    31ba:	4343      	muls	r3, r0
    31bc:	0039      	movs	r1, r7
    31be:	4650      	mov	r0, sl
    31c0:	9304      	str	r3, [sp, #16]
    31c2:	f7ff fa4f 	bl	2664 <__aeabi_uidivmod>
    31c6:	9804      	ldr	r0, [sp, #16]
    31c8:	040b      	lsls	r3, r1, #16
    31ca:	0c31      	lsrs	r1, r6, #16
    31cc:	4319      	orrs	r1, r3
    31ce:	4288      	cmp	r0, r1
    31d0:	d909      	bls.n	31e6 <__aeabi_ddiv+0x342>
    31d2:	4441      	add	r1, r8
    31d4:	1e6b      	subs	r3, r5, #1
    31d6:	4588      	cmp	r8, r1
    31d8:	d900      	bls.n	31dc <__aeabi_ddiv+0x338>
    31da:	e107      	b.n	33ec <__aeabi_ddiv+0x548>
    31dc:	4288      	cmp	r0, r1
    31de:	d800      	bhi.n	31e2 <__aeabi_ddiv+0x33e>
    31e0:	e104      	b.n	33ec <__aeabi_ddiv+0x548>
    31e2:	3d02      	subs	r5, #2
    31e4:	4441      	add	r1, r8
    31e6:	9b04      	ldr	r3, [sp, #16]
    31e8:	1acb      	subs	r3, r1, r3
    31ea:	0018      	movs	r0, r3
    31ec:	0039      	movs	r1, r7
    31ee:	9304      	str	r3, [sp, #16]
    31f0:	f7ff f9b2 	bl	2558 <__udivsi3>
    31f4:	9b01      	ldr	r3, [sp, #4]
    31f6:	4682      	mov	sl, r0
    31f8:	4343      	muls	r3, r0
    31fa:	0039      	movs	r1, r7
    31fc:	9804      	ldr	r0, [sp, #16]
    31fe:	9301      	str	r3, [sp, #4]
    3200:	f7ff fa30 	bl	2664 <__aeabi_uidivmod>
    3204:	9801      	ldr	r0, [sp, #4]
    3206:	040b      	lsls	r3, r1, #16
    3208:	0431      	lsls	r1, r6, #16
    320a:	0c09      	lsrs	r1, r1, #16
    320c:	4319      	orrs	r1, r3
    320e:	4288      	cmp	r0, r1
    3210:	d90d      	bls.n	322e <__aeabi_ddiv+0x38a>
    3212:	4653      	mov	r3, sl
    3214:	4441      	add	r1, r8
    3216:	3b01      	subs	r3, #1
    3218:	4588      	cmp	r8, r1
    321a:	d900      	bls.n	321e <__aeabi_ddiv+0x37a>
    321c:	e0e8      	b.n	33f0 <__aeabi_ddiv+0x54c>
    321e:	4288      	cmp	r0, r1
    3220:	d800      	bhi.n	3224 <__aeabi_ddiv+0x380>
    3222:	e0e5      	b.n	33f0 <__aeabi_ddiv+0x54c>
    3224:	2302      	movs	r3, #2
    3226:	425b      	negs	r3, r3
    3228:	469c      	mov	ip, r3
    322a:	4441      	add	r1, r8
    322c:	44e2      	add	sl, ip
    322e:	9b01      	ldr	r3, [sp, #4]
    3230:	042d      	lsls	r5, r5, #16
    3232:	1ace      	subs	r6, r1, r3
    3234:	4651      	mov	r1, sl
    3236:	4329      	orrs	r1, r5
    3238:	9d05      	ldr	r5, [sp, #20]
    323a:	464f      	mov	r7, r9
    323c:	002a      	movs	r2, r5
    323e:	040b      	lsls	r3, r1, #16
    3240:	0c08      	lsrs	r0, r1, #16
    3242:	0c1b      	lsrs	r3, r3, #16
    3244:	435a      	muls	r2, r3
    3246:	4345      	muls	r5, r0
    3248:	437b      	muls	r3, r7
    324a:	4378      	muls	r0, r7
    324c:	195b      	adds	r3, r3, r5
    324e:	0c17      	lsrs	r7, r2, #16
    3250:	18fb      	adds	r3, r7, r3
    3252:	429d      	cmp	r5, r3
    3254:	d903      	bls.n	325e <__aeabi_ddiv+0x3ba>
    3256:	2580      	movs	r5, #128	; 0x80
    3258:	026d      	lsls	r5, r5, #9
    325a:	46ac      	mov	ip, r5
    325c:	4460      	add	r0, ip
    325e:	0c1d      	lsrs	r5, r3, #16
    3260:	0412      	lsls	r2, r2, #16
    3262:	041b      	lsls	r3, r3, #16
    3264:	0c12      	lsrs	r2, r2, #16
    3266:	1828      	adds	r0, r5, r0
    3268:	189b      	adds	r3, r3, r2
    326a:	4286      	cmp	r6, r0
    326c:	d200      	bcs.n	3270 <__aeabi_ddiv+0x3cc>
    326e:	e093      	b.n	3398 <__aeabi_ddiv+0x4f4>
    3270:	d100      	bne.n	3274 <__aeabi_ddiv+0x3d0>
    3272:	e08e      	b.n	3392 <__aeabi_ddiv+0x4ee>
    3274:	2301      	movs	r3, #1
    3276:	4319      	orrs	r1, r3
    3278:	4ba0      	ldr	r3, [pc, #640]	; (34fc <__aeabi_ddiv+0x658>)
    327a:	18e3      	adds	r3, r4, r3
    327c:	2b00      	cmp	r3, #0
    327e:	dc00      	bgt.n	3282 <__aeabi_ddiv+0x3de>
    3280:	e099      	b.n	33b6 <__aeabi_ddiv+0x512>
    3282:	074a      	lsls	r2, r1, #29
    3284:	d000      	beq.n	3288 <__aeabi_ddiv+0x3e4>
    3286:	e09e      	b.n	33c6 <__aeabi_ddiv+0x522>
    3288:	465a      	mov	r2, fp
    328a:	01d2      	lsls	r2, r2, #7
    328c:	d506      	bpl.n	329c <__aeabi_ddiv+0x3f8>
    328e:	465a      	mov	r2, fp
    3290:	4b9b      	ldr	r3, [pc, #620]	; (3500 <__aeabi_ddiv+0x65c>)
    3292:	401a      	ands	r2, r3
    3294:	2380      	movs	r3, #128	; 0x80
    3296:	4693      	mov	fp, r2
    3298:	00db      	lsls	r3, r3, #3
    329a:	18e3      	adds	r3, r4, r3
    329c:	4a99      	ldr	r2, [pc, #612]	; (3504 <__aeabi_ddiv+0x660>)
    329e:	4293      	cmp	r3, r2
    32a0:	dd68      	ble.n	3374 <__aeabi_ddiv+0x4d0>
    32a2:	2301      	movs	r3, #1
    32a4:	9a02      	ldr	r2, [sp, #8]
    32a6:	4c98      	ldr	r4, [pc, #608]	; (3508 <__aeabi_ddiv+0x664>)
    32a8:	401a      	ands	r2, r3
    32aa:	2300      	movs	r3, #0
    32ac:	4694      	mov	ip, r2
    32ae:	4698      	mov	r8, r3
    32b0:	2200      	movs	r2, #0
    32b2:	e6c5      	b.n	3040 <__aeabi_ddiv+0x19c>
    32b4:	2280      	movs	r2, #128	; 0x80
    32b6:	464b      	mov	r3, r9
    32b8:	0312      	lsls	r2, r2, #12
    32ba:	4213      	tst	r3, r2
    32bc:	d00a      	beq.n	32d4 <__aeabi_ddiv+0x430>
    32be:	465b      	mov	r3, fp
    32c0:	4213      	tst	r3, r2
    32c2:	d106      	bne.n	32d2 <__aeabi_ddiv+0x42e>
    32c4:	431a      	orrs	r2, r3
    32c6:	0312      	lsls	r2, r2, #12
    32c8:	0b12      	lsrs	r2, r2, #12
    32ca:	46ac      	mov	ip, r5
    32cc:	4688      	mov	r8, r1
    32ce:	4c8e      	ldr	r4, [pc, #568]	; (3508 <__aeabi_ddiv+0x664>)
    32d0:	e6b6      	b.n	3040 <__aeabi_ddiv+0x19c>
    32d2:	464b      	mov	r3, r9
    32d4:	431a      	orrs	r2, r3
    32d6:	0312      	lsls	r2, r2, #12
    32d8:	0b12      	lsrs	r2, r2, #12
    32da:	46bc      	mov	ip, r7
    32dc:	4c8a      	ldr	r4, [pc, #552]	; (3508 <__aeabi_ddiv+0x664>)
    32de:	e6af      	b.n	3040 <__aeabi_ddiv+0x19c>
    32e0:	0003      	movs	r3, r0
    32e2:	465a      	mov	r2, fp
    32e4:	3b28      	subs	r3, #40	; 0x28
    32e6:	409a      	lsls	r2, r3
    32e8:	2300      	movs	r3, #0
    32ea:	4691      	mov	r9, r2
    32ec:	4698      	mov	r8, r3
    32ee:	e657      	b.n	2fa0 <__aeabi_ddiv+0xfc>
    32f0:	4658      	mov	r0, fp
    32f2:	f000 ffd9 	bl	42a8 <__clzsi2>
    32f6:	3020      	adds	r0, #32
    32f8:	e640      	b.n	2f7c <__aeabi_ddiv+0xd8>
    32fa:	0003      	movs	r3, r0
    32fc:	4652      	mov	r2, sl
    32fe:	3b28      	subs	r3, #40	; 0x28
    3300:	409a      	lsls	r2, r3
    3302:	2100      	movs	r1, #0
    3304:	4693      	mov	fp, r2
    3306:	e677      	b.n	2ff8 <__aeabi_ddiv+0x154>
    3308:	f000 ffce 	bl	42a8 <__clzsi2>
    330c:	3020      	adds	r0, #32
    330e:	e65f      	b.n	2fd0 <__aeabi_ddiv+0x12c>
    3310:	4588      	cmp	r8, r1
    3312:	d200      	bcs.n	3316 <__aeabi_ddiv+0x472>
    3314:	e6c7      	b.n	30a6 <__aeabi_ddiv+0x202>
    3316:	464b      	mov	r3, r9
    3318:	07de      	lsls	r6, r3, #31
    331a:	085d      	lsrs	r5, r3, #1
    331c:	4643      	mov	r3, r8
    331e:	085b      	lsrs	r3, r3, #1
    3320:	431e      	orrs	r6, r3
    3322:	4643      	mov	r3, r8
    3324:	07db      	lsls	r3, r3, #31
    3326:	469a      	mov	sl, r3
    3328:	e6c2      	b.n	30b0 <__aeabi_ddiv+0x20c>
    332a:	2500      	movs	r5, #0
    332c:	4592      	cmp	sl, r2
    332e:	d300      	bcc.n	3332 <__aeabi_ddiv+0x48e>
    3330:	e733      	b.n	319a <__aeabi_ddiv+0x2f6>
    3332:	9e03      	ldr	r6, [sp, #12]
    3334:	4659      	mov	r1, fp
    3336:	46b4      	mov	ip, r6
    3338:	44e2      	add	sl, ip
    333a:	45b2      	cmp	sl, r6
    333c:	41ad      	sbcs	r5, r5
    333e:	426d      	negs	r5, r5
    3340:	4445      	add	r5, r8
    3342:	18eb      	adds	r3, r5, r3
    3344:	3901      	subs	r1, #1
    3346:	4598      	cmp	r8, r3
    3348:	d207      	bcs.n	335a <__aeabi_ddiv+0x4b6>
    334a:	4298      	cmp	r0, r3
    334c:	d900      	bls.n	3350 <__aeabi_ddiv+0x4ac>
    334e:	e07f      	b.n	3450 <__aeabi_ddiv+0x5ac>
    3350:	d100      	bne.n	3354 <__aeabi_ddiv+0x4b0>
    3352:	e0bc      	b.n	34ce <__aeabi_ddiv+0x62a>
    3354:	1a1d      	subs	r5, r3, r0
    3356:	468b      	mov	fp, r1
    3358:	e71f      	b.n	319a <__aeabi_ddiv+0x2f6>
    335a:	4598      	cmp	r8, r3
    335c:	d1fa      	bne.n	3354 <__aeabi_ddiv+0x4b0>
    335e:	9d03      	ldr	r5, [sp, #12]
    3360:	4555      	cmp	r5, sl
    3362:	d9f2      	bls.n	334a <__aeabi_ddiv+0x4a6>
    3364:	4643      	mov	r3, r8
    3366:	468b      	mov	fp, r1
    3368:	1a1d      	subs	r5, r3, r0
    336a:	e716      	b.n	319a <__aeabi_ddiv+0x2f6>
    336c:	469b      	mov	fp, r3
    336e:	e6ca      	b.n	3106 <__aeabi_ddiv+0x262>
    3370:	0015      	movs	r5, r2
    3372:	e6e7      	b.n	3144 <__aeabi_ddiv+0x2a0>
    3374:	465a      	mov	r2, fp
    3376:	08c9      	lsrs	r1, r1, #3
    3378:	0752      	lsls	r2, r2, #29
    337a:	430a      	orrs	r2, r1
    337c:	055b      	lsls	r3, r3, #21
    337e:	4690      	mov	r8, r2
    3380:	0d5c      	lsrs	r4, r3, #21
    3382:	465a      	mov	r2, fp
    3384:	2301      	movs	r3, #1
    3386:	9902      	ldr	r1, [sp, #8]
    3388:	0252      	lsls	r2, r2, #9
    338a:	4019      	ands	r1, r3
    338c:	0b12      	lsrs	r2, r2, #12
    338e:	468c      	mov	ip, r1
    3390:	e656      	b.n	3040 <__aeabi_ddiv+0x19c>
    3392:	2b00      	cmp	r3, #0
    3394:	d100      	bne.n	3398 <__aeabi_ddiv+0x4f4>
    3396:	e76f      	b.n	3278 <__aeabi_ddiv+0x3d4>
    3398:	4446      	add	r6, r8
    339a:	1e4a      	subs	r2, r1, #1
    339c:	45b0      	cmp	r8, r6
    339e:	d929      	bls.n	33f4 <__aeabi_ddiv+0x550>
    33a0:	0011      	movs	r1, r2
    33a2:	4286      	cmp	r6, r0
    33a4:	d000      	beq.n	33a8 <__aeabi_ddiv+0x504>
    33a6:	e765      	b.n	3274 <__aeabi_ddiv+0x3d0>
    33a8:	9a03      	ldr	r2, [sp, #12]
    33aa:	4293      	cmp	r3, r2
    33ac:	d000      	beq.n	33b0 <__aeabi_ddiv+0x50c>
    33ae:	e761      	b.n	3274 <__aeabi_ddiv+0x3d0>
    33b0:	e762      	b.n	3278 <__aeabi_ddiv+0x3d4>
    33b2:	2101      	movs	r1, #1
    33b4:	4249      	negs	r1, r1
    33b6:	2001      	movs	r0, #1
    33b8:	1ac2      	subs	r2, r0, r3
    33ba:	2a38      	cmp	r2, #56	; 0x38
    33bc:	dd21      	ble.n	3402 <__aeabi_ddiv+0x55e>
    33be:	9b02      	ldr	r3, [sp, #8]
    33c0:	4003      	ands	r3, r0
    33c2:	469c      	mov	ip, r3
    33c4:	e638      	b.n	3038 <__aeabi_ddiv+0x194>
    33c6:	220f      	movs	r2, #15
    33c8:	400a      	ands	r2, r1
    33ca:	2a04      	cmp	r2, #4
    33cc:	d100      	bne.n	33d0 <__aeabi_ddiv+0x52c>
    33ce:	e75b      	b.n	3288 <__aeabi_ddiv+0x3e4>
    33d0:	000a      	movs	r2, r1
    33d2:	1d11      	adds	r1, r2, #4
    33d4:	4291      	cmp	r1, r2
    33d6:	4192      	sbcs	r2, r2
    33d8:	4252      	negs	r2, r2
    33da:	4493      	add	fp, r2
    33dc:	e754      	b.n	3288 <__aeabi_ddiv+0x3e4>
    33de:	4b47      	ldr	r3, [pc, #284]	; (34fc <__aeabi_ddiv+0x658>)
    33e0:	18e3      	adds	r3, r4, r3
    33e2:	2b00      	cmp	r3, #0
    33e4:	dde5      	ble.n	33b2 <__aeabi_ddiv+0x50e>
    33e6:	2201      	movs	r2, #1
    33e8:	4252      	negs	r2, r2
    33ea:	e7f2      	b.n	33d2 <__aeabi_ddiv+0x52e>
    33ec:	001d      	movs	r5, r3
    33ee:	e6fa      	b.n	31e6 <__aeabi_ddiv+0x342>
    33f0:	469a      	mov	sl, r3
    33f2:	e71c      	b.n	322e <__aeabi_ddiv+0x38a>
    33f4:	42b0      	cmp	r0, r6
    33f6:	d839      	bhi.n	346c <__aeabi_ddiv+0x5c8>
    33f8:	d06e      	beq.n	34d8 <__aeabi_ddiv+0x634>
    33fa:	0011      	movs	r1, r2
    33fc:	e73a      	b.n	3274 <__aeabi_ddiv+0x3d0>
    33fe:	9302      	str	r3, [sp, #8]
    3400:	e73a      	b.n	3278 <__aeabi_ddiv+0x3d4>
    3402:	2a1f      	cmp	r2, #31
    3404:	dc3c      	bgt.n	3480 <__aeabi_ddiv+0x5dc>
    3406:	2320      	movs	r3, #32
    3408:	1a9b      	subs	r3, r3, r2
    340a:	000c      	movs	r4, r1
    340c:	4658      	mov	r0, fp
    340e:	4099      	lsls	r1, r3
    3410:	4098      	lsls	r0, r3
    3412:	1e4b      	subs	r3, r1, #1
    3414:	4199      	sbcs	r1, r3
    3416:	465b      	mov	r3, fp
    3418:	40d4      	lsrs	r4, r2
    341a:	40d3      	lsrs	r3, r2
    341c:	4320      	orrs	r0, r4
    341e:	4308      	orrs	r0, r1
    3420:	001a      	movs	r2, r3
    3422:	0743      	lsls	r3, r0, #29
    3424:	d009      	beq.n	343a <__aeabi_ddiv+0x596>
    3426:	230f      	movs	r3, #15
    3428:	4003      	ands	r3, r0
    342a:	2b04      	cmp	r3, #4
    342c:	d005      	beq.n	343a <__aeabi_ddiv+0x596>
    342e:	0001      	movs	r1, r0
    3430:	1d08      	adds	r0, r1, #4
    3432:	4288      	cmp	r0, r1
    3434:	419b      	sbcs	r3, r3
    3436:	425b      	negs	r3, r3
    3438:	18d2      	adds	r2, r2, r3
    343a:	0213      	lsls	r3, r2, #8
    343c:	d53a      	bpl.n	34b4 <__aeabi_ddiv+0x610>
    343e:	2301      	movs	r3, #1
    3440:	9a02      	ldr	r2, [sp, #8]
    3442:	2401      	movs	r4, #1
    3444:	401a      	ands	r2, r3
    3446:	2300      	movs	r3, #0
    3448:	4694      	mov	ip, r2
    344a:	4698      	mov	r8, r3
    344c:	2200      	movs	r2, #0
    344e:	e5f7      	b.n	3040 <__aeabi_ddiv+0x19c>
    3450:	2102      	movs	r1, #2
    3452:	4249      	negs	r1, r1
    3454:	468c      	mov	ip, r1
    3456:	9d03      	ldr	r5, [sp, #12]
    3458:	44e3      	add	fp, ip
    345a:	46ac      	mov	ip, r5
    345c:	44e2      	add	sl, ip
    345e:	45aa      	cmp	sl, r5
    3460:	41ad      	sbcs	r5, r5
    3462:	426d      	negs	r5, r5
    3464:	4445      	add	r5, r8
    3466:	18ed      	adds	r5, r5, r3
    3468:	1a2d      	subs	r5, r5, r0
    346a:	e696      	b.n	319a <__aeabi_ddiv+0x2f6>
    346c:	1e8a      	subs	r2, r1, #2
    346e:	9903      	ldr	r1, [sp, #12]
    3470:	004d      	lsls	r5, r1, #1
    3472:	428d      	cmp	r5, r1
    3474:	4189      	sbcs	r1, r1
    3476:	4249      	negs	r1, r1
    3478:	4441      	add	r1, r8
    347a:	1876      	adds	r6, r6, r1
    347c:	9503      	str	r5, [sp, #12]
    347e:	e78f      	b.n	33a0 <__aeabi_ddiv+0x4fc>
    3480:	201f      	movs	r0, #31
    3482:	4240      	negs	r0, r0
    3484:	1ac3      	subs	r3, r0, r3
    3486:	4658      	mov	r0, fp
    3488:	40d8      	lsrs	r0, r3
    348a:	0003      	movs	r3, r0
    348c:	2a20      	cmp	r2, #32
    348e:	d028      	beq.n	34e2 <__aeabi_ddiv+0x63e>
    3490:	2040      	movs	r0, #64	; 0x40
    3492:	465d      	mov	r5, fp
    3494:	1a82      	subs	r2, r0, r2
    3496:	4095      	lsls	r5, r2
    3498:	4329      	orrs	r1, r5
    349a:	1e4a      	subs	r2, r1, #1
    349c:	4191      	sbcs	r1, r2
    349e:	4319      	orrs	r1, r3
    34a0:	2307      	movs	r3, #7
    34a2:	2200      	movs	r2, #0
    34a4:	400b      	ands	r3, r1
    34a6:	d009      	beq.n	34bc <__aeabi_ddiv+0x618>
    34a8:	230f      	movs	r3, #15
    34aa:	2200      	movs	r2, #0
    34ac:	400b      	ands	r3, r1
    34ae:	0008      	movs	r0, r1
    34b0:	2b04      	cmp	r3, #4
    34b2:	d1bd      	bne.n	3430 <__aeabi_ddiv+0x58c>
    34b4:	0001      	movs	r1, r0
    34b6:	0753      	lsls	r3, r2, #29
    34b8:	0252      	lsls	r2, r2, #9
    34ba:	0b12      	lsrs	r2, r2, #12
    34bc:	08c9      	lsrs	r1, r1, #3
    34be:	4319      	orrs	r1, r3
    34c0:	2301      	movs	r3, #1
    34c2:	4688      	mov	r8, r1
    34c4:	9902      	ldr	r1, [sp, #8]
    34c6:	2400      	movs	r4, #0
    34c8:	4019      	ands	r1, r3
    34ca:	468c      	mov	ip, r1
    34cc:	e5b8      	b.n	3040 <__aeabi_ddiv+0x19c>
    34ce:	4552      	cmp	r2, sl
    34d0:	d8be      	bhi.n	3450 <__aeabi_ddiv+0x5ac>
    34d2:	468b      	mov	fp, r1
    34d4:	2500      	movs	r5, #0
    34d6:	e660      	b.n	319a <__aeabi_ddiv+0x2f6>
    34d8:	9d03      	ldr	r5, [sp, #12]
    34da:	429d      	cmp	r5, r3
    34dc:	d3c6      	bcc.n	346c <__aeabi_ddiv+0x5c8>
    34de:	0011      	movs	r1, r2
    34e0:	e762      	b.n	33a8 <__aeabi_ddiv+0x504>
    34e2:	2500      	movs	r5, #0
    34e4:	e7d8      	b.n	3498 <__aeabi_ddiv+0x5f4>
    34e6:	2280      	movs	r2, #128	; 0x80
    34e8:	465b      	mov	r3, fp
    34ea:	0312      	lsls	r2, r2, #12
    34ec:	431a      	orrs	r2, r3
    34ee:	9b01      	ldr	r3, [sp, #4]
    34f0:	0312      	lsls	r2, r2, #12
    34f2:	0b12      	lsrs	r2, r2, #12
    34f4:	469c      	mov	ip, r3
    34f6:	4688      	mov	r8, r1
    34f8:	4c03      	ldr	r4, [pc, #12]	; (3508 <__aeabi_ddiv+0x664>)
    34fa:	e5a1      	b.n	3040 <__aeabi_ddiv+0x19c>
    34fc:	000003ff 	.word	0x000003ff
    3500:	feffffff 	.word	0xfeffffff
    3504:	000007fe 	.word	0x000007fe
    3508:	000007ff 	.word	0x000007ff

0000350c <__aeabi_dmul>:
    350c:	b5f0      	push	{r4, r5, r6, r7, lr}
    350e:	4657      	mov	r7, sl
    3510:	4645      	mov	r5, r8
    3512:	46de      	mov	lr, fp
    3514:	464e      	mov	r6, r9
    3516:	b5e0      	push	{r5, r6, r7, lr}
    3518:	030c      	lsls	r4, r1, #12
    351a:	4698      	mov	r8, r3
    351c:	004e      	lsls	r6, r1, #1
    351e:	0b23      	lsrs	r3, r4, #12
    3520:	b087      	sub	sp, #28
    3522:	0007      	movs	r7, r0
    3524:	4692      	mov	sl, r2
    3526:	469b      	mov	fp, r3
    3528:	0d76      	lsrs	r6, r6, #21
    352a:	0fcd      	lsrs	r5, r1, #31
    352c:	2e00      	cmp	r6, #0
    352e:	d06b      	beq.n	3608 <__aeabi_dmul+0xfc>
    3530:	4b6d      	ldr	r3, [pc, #436]	; (36e8 <__aeabi_dmul+0x1dc>)
    3532:	429e      	cmp	r6, r3
    3534:	d035      	beq.n	35a2 <__aeabi_dmul+0x96>
    3536:	2480      	movs	r4, #128	; 0x80
    3538:	465b      	mov	r3, fp
    353a:	0f42      	lsrs	r2, r0, #29
    353c:	0424      	lsls	r4, r4, #16
    353e:	00db      	lsls	r3, r3, #3
    3540:	4314      	orrs	r4, r2
    3542:	431c      	orrs	r4, r3
    3544:	00c3      	lsls	r3, r0, #3
    3546:	4699      	mov	r9, r3
    3548:	4b68      	ldr	r3, [pc, #416]	; (36ec <__aeabi_dmul+0x1e0>)
    354a:	46a3      	mov	fp, r4
    354c:	469c      	mov	ip, r3
    354e:	2300      	movs	r3, #0
    3550:	2700      	movs	r7, #0
    3552:	4466      	add	r6, ip
    3554:	9302      	str	r3, [sp, #8]
    3556:	4643      	mov	r3, r8
    3558:	031c      	lsls	r4, r3, #12
    355a:	005a      	lsls	r2, r3, #1
    355c:	0fdb      	lsrs	r3, r3, #31
    355e:	4650      	mov	r0, sl
    3560:	0b24      	lsrs	r4, r4, #12
    3562:	0d52      	lsrs	r2, r2, #21
    3564:	4698      	mov	r8, r3
    3566:	d100      	bne.n	356a <__aeabi_dmul+0x5e>
    3568:	e076      	b.n	3658 <__aeabi_dmul+0x14c>
    356a:	4b5f      	ldr	r3, [pc, #380]	; (36e8 <__aeabi_dmul+0x1dc>)
    356c:	429a      	cmp	r2, r3
    356e:	d06d      	beq.n	364c <__aeabi_dmul+0x140>
    3570:	2380      	movs	r3, #128	; 0x80
    3572:	0f41      	lsrs	r1, r0, #29
    3574:	041b      	lsls	r3, r3, #16
    3576:	430b      	orrs	r3, r1
    3578:	495c      	ldr	r1, [pc, #368]	; (36ec <__aeabi_dmul+0x1e0>)
    357a:	00e4      	lsls	r4, r4, #3
    357c:	468c      	mov	ip, r1
    357e:	431c      	orrs	r4, r3
    3580:	00c3      	lsls	r3, r0, #3
    3582:	2000      	movs	r0, #0
    3584:	4462      	add	r2, ip
    3586:	4641      	mov	r1, r8
    3588:	18b6      	adds	r6, r6, r2
    358a:	4069      	eors	r1, r5
    358c:	1c72      	adds	r2, r6, #1
    358e:	9101      	str	r1, [sp, #4]
    3590:	4694      	mov	ip, r2
    3592:	4307      	orrs	r7, r0
    3594:	2f0f      	cmp	r7, #15
    3596:	d900      	bls.n	359a <__aeabi_dmul+0x8e>
    3598:	e0b0      	b.n	36fc <__aeabi_dmul+0x1f0>
    359a:	4a55      	ldr	r2, [pc, #340]	; (36f0 <__aeabi_dmul+0x1e4>)
    359c:	00bf      	lsls	r7, r7, #2
    359e:	59d2      	ldr	r2, [r2, r7]
    35a0:	4697      	mov	pc, r2
    35a2:	465b      	mov	r3, fp
    35a4:	4303      	orrs	r3, r0
    35a6:	4699      	mov	r9, r3
    35a8:	d000      	beq.n	35ac <__aeabi_dmul+0xa0>
    35aa:	e087      	b.n	36bc <__aeabi_dmul+0x1b0>
    35ac:	2300      	movs	r3, #0
    35ae:	469b      	mov	fp, r3
    35b0:	3302      	adds	r3, #2
    35b2:	2708      	movs	r7, #8
    35b4:	9302      	str	r3, [sp, #8]
    35b6:	e7ce      	b.n	3556 <__aeabi_dmul+0x4a>
    35b8:	4642      	mov	r2, r8
    35ba:	9201      	str	r2, [sp, #4]
    35bc:	2802      	cmp	r0, #2
    35be:	d067      	beq.n	3690 <__aeabi_dmul+0x184>
    35c0:	2803      	cmp	r0, #3
    35c2:	d100      	bne.n	35c6 <__aeabi_dmul+0xba>
    35c4:	e20e      	b.n	39e4 <__aeabi_dmul+0x4d8>
    35c6:	2801      	cmp	r0, #1
    35c8:	d000      	beq.n	35cc <__aeabi_dmul+0xc0>
    35ca:	e162      	b.n	3892 <__aeabi_dmul+0x386>
    35cc:	2300      	movs	r3, #0
    35ce:	2400      	movs	r4, #0
    35d0:	2200      	movs	r2, #0
    35d2:	4699      	mov	r9, r3
    35d4:	9901      	ldr	r1, [sp, #4]
    35d6:	4001      	ands	r1, r0
    35d8:	b2cd      	uxtb	r5, r1
    35da:	2100      	movs	r1, #0
    35dc:	0312      	lsls	r2, r2, #12
    35de:	0d0b      	lsrs	r3, r1, #20
    35e0:	0b12      	lsrs	r2, r2, #12
    35e2:	051b      	lsls	r3, r3, #20
    35e4:	4313      	orrs	r3, r2
    35e6:	4a43      	ldr	r2, [pc, #268]	; (36f4 <__aeabi_dmul+0x1e8>)
    35e8:	0524      	lsls	r4, r4, #20
    35ea:	4013      	ands	r3, r2
    35ec:	431c      	orrs	r4, r3
    35ee:	0064      	lsls	r4, r4, #1
    35f0:	07ed      	lsls	r5, r5, #31
    35f2:	0864      	lsrs	r4, r4, #1
    35f4:	432c      	orrs	r4, r5
    35f6:	4648      	mov	r0, r9
    35f8:	0021      	movs	r1, r4
    35fa:	b007      	add	sp, #28
    35fc:	bc3c      	pop	{r2, r3, r4, r5}
    35fe:	4690      	mov	r8, r2
    3600:	4699      	mov	r9, r3
    3602:	46a2      	mov	sl, r4
    3604:	46ab      	mov	fp, r5
    3606:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3608:	4303      	orrs	r3, r0
    360a:	4699      	mov	r9, r3
    360c:	d04f      	beq.n	36ae <__aeabi_dmul+0x1a2>
    360e:	465b      	mov	r3, fp
    3610:	2b00      	cmp	r3, #0
    3612:	d100      	bne.n	3616 <__aeabi_dmul+0x10a>
    3614:	e189      	b.n	392a <__aeabi_dmul+0x41e>
    3616:	4658      	mov	r0, fp
    3618:	f000 fe46 	bl	42a8 <__clzsi2>
    361c:	0003      	movs	r3, r0
    361e:	3b0b      	subs	r3, #11
    3620:	2b1c      	cmp	r3, #28
    3622:	dd00      	ble.n	3626 <__aeabi_dmul+0x11a>
    3624:	e17a      	b.n	391c <__aeabi_dmul+0x410>
    3626:	221d      	movs	r2, #29
    3628:	1ad3      	subs	r3, r2, r3
    362a:	003a      	movs	r2, r7
    362c:	0001      	movs	r1, r0
    362e:	465c      	mov	r4, fp
    3630:	40da      	lsrs	r2, r3
    3632:	3908      	subs	r1, #8
    3634:	408c      	lsls	r4, r1
    3636:	0013      	movs	r3, r2
    3638:	408f      	lsls	r7, r1
    363a:	4323      	orrs	r3, r4
    363c:	469b      	mov	fp, r3
    363e:	46b9      	mov	r9, r7
    3640:	2300      	movs	r3, #0
    3642:	4e2d      	ldr	r6, [pc, #180]	; (36f8 <__aeabi_dmul+0x1ec>)
    3644:	2700      	movs	r7, #0
    3646:	1a36      	subs	r6, r6, r0
    3648:	9302      	str	r3, [sp, #8]
    364a:	e784      	b.n	3556 <__aeabi_dmul+0x4a>
    364c:	4653      	mov	r3, sl
    364e:	4323      	orrs	r3, r4
    3650:	d12a      	bne.n	36a8 <__aeabi_dmul+0x19c>
    3652:	2400      	movs	r4, #0
    3654:	2002      	movs	r0, #2
    3656:	e796      	b.n	3586 <__aeabi_dmul+0x7a>
    3658:	4653      	mov	r3, sl
    365a:	4323      	orrs	r3, r4
    365c:	d020      	beq.n	36a0 <__aeabi_dmul+0x194>
    365e:	2c00      	cmp	r4, #0
    3660:	d100      	bne.n	3664 <__aeabi_dmul+0x158>
    3662:	e157      	b.n	3914 <__aeabi_dmul+0x408>
    3664:	0020      	movs	r0, r4
    3666:	f000 fe1f 	bl	42a8 <__clzsi2>
    366a:	0003      	movs	r3, r0
    366c:	3b0b      	subs	r3, #11
    366e:	2b1c      	cmp	r3, #28
    3670:	dd00      	ble.n	3674 <__aeabi_dmul+0x168>
    3672:	e149      	b.n	3908 <__aeabi_dmul+0x3fc>
    3674:	211d      	movs	r1, #29
    3676:	1acb      	subs	r3, r1, r3
    3678:	4651      	mov	r1, sl
    367a:	0002      	movs	r2, r0
    367c:	40d9      	lsrs	r1, r3
    367e:	4653      	mov	r3, sl
    3680:	3a08      	subs	r2, #8
    3682:	4094      	lsls	r4, r2
    3684:	4093      	lsls	r3, r2
    3686:	430c      	orrs	r4, r1
    3688:	4a1b      	ldr	r2, [pc, #108]	; (36f8 <__aeabi_dmul+0x1ec>)
    368a:	1a12      	subs	r2, r2, r0
    368c:	2000      	movs	r0, #0
    368e:	e77a      	b.n	3586 <__aeabi_dmul+0x7a>
    3690:	2501      	movs	r5, #1
    3692:	9b01      	ldr	r3, [sp, #4]
    3694:	4c14      	ldr	r4, [pc, #80]	; (36e8 <__aeabi_dmul+0x1dc>)
    3696:	401d      	ands	r5, r3
    3698:	2300      	movs	r3, #0
    369a:	2200      	movs	r2, #0
    369c:	4699      	mov	r9, r3
    369e:	e79c      	b.n	35da <__aeabi_dmul+0xce>
    36a0:	2400      	movs	r4, #0
    36a2:	2200      	movs	r2, #0
    36a4:	2001      	movs	r0, #1
    36a6:	e76e      	b.n	3586 <__aeabi_dmul+0x7a>
    36a8:	4653      	mov	r3, sl
    36aa:	2003      	movs	r0, #3
    36ac:	e76b      	b.n	3586 <__aeabi_dmul+0x7a>
    36ae:	2300      	movs	r3, #0
    36b0:	469b      	mov	fp, r3
    36b2:	3301      	adds	r3, #1
    36b4:	2704      	movs	r7, #4
    36b6:	2600      	movs	r6, #0
    36b8:	9302      	str	r3, [sp, #8]
    36ba:	e74c      	b.n	3556 <__aeabi_dmul+0x4a>
    36bc:	2303      	movs	r3, #3
    36be:	4681      	mov	r9, r0
    36c0:	270c      	movs	r7, #12
    36c2:	9302      	str	r3, [sp, #8]
    36c4:	e747      	b.n	3556 <__aeabi_dmul+0x4a>
    36c6:	2280      	movs	r2, #128	; 0x80
    36c8:	2300      	movs	r3, #0
    36ca:	2500      	movs	r5, #0
    36cc:	0312      	lsls	r2, r2, #12
    36ce:	4699      	mov	r9, r3
    36d0:	4c05      	ldr	r4, [pc, #20]	; (36e8 <__aeabi_dmul+0x1dc>)
    36d2:	e782      	b.n	35da <__aeabi_dmul+0xce>
    36d4:	465c      	mov	r4, fp
    36d6:	464b      	mov	r3, r9
    36d8:	9802      	ldr	r0, [sp, #8]
    36da:	e76f      	b.n	35bc <__aeabi_dmul+0xb0>
    36dc:	465c      	mov	r4, fp
    36de:	464b      	mov	r3, r9
    36e0:	9501      	str	r5, [sp, #4]
    36e2:	9802      	ldr	r0, [sp, #8]
    36e4:	e76a      	b.n	35bc <__aeabi_dmul+0xb0>
    36e6:	46c0      	nop			; (mov r8, r8)
    36e8:	000007ff 	.word	0x000007ff
    36ec:	fffffc01 	.word	0xfffffc01
    36f0:	00004dc4 	.word	0x00004dc4
    36f4:	800fffff 	.word	0x800fffff
    36f8:	fffffc0d 	.word	0xfffffc0d
    36fc:	464a      	mov	r2, r9
    36fe:	4649      	mov	r1, r9
    3700:	0c17      	lsrs	r7, r2, #16
    3702:	0c1a      	lsrs	r2, r3, #16
    3704:	041b      	lsls	r3, r3, #16
    3706:	0c1b      	lsrs	r3, r3, #16
    3708:	0408      	lsls	r0, r1, #16
    370a:	0019      	movs	r1, r3
    370c:	0c00      	lsrs	r0, r0, #16
    370e:	4341      	muls	r1, r0
    3710:	0015      	movs	r5, r2
    3712:	4688      	mov	r8, r1
    3714:	0019      	movs	r1, r3
    3716:	437d      	muls	r5, r7
    3718:	4379      	muls	r1, r7
    371a:	9503      	str	r5, [sp, #12]
    371c:	4689      	mov	r9, r1
    371e:	0029      	movs	r1, r5
    3720:	0015      	movs	r5, r2
    3722:	4345      	muls	r5, r0
    3724:	444d      	add	r5, r9
    3726:	9502      	str	r5, [sp, #8]
    3728:	4645      	mov	r5, r8
    372a:	0c2d      	lsrs	r5, r5, #16
    372c:	46aa      	mov	sl, r5
    372e:	9d02      	ldr	r5, [sp, #8]
    3730:	4455      	add	r5, sl
    3732:	45a9      	cmp	r9, r5
    3734:	d906      	bls.n	3744 <__aeabi_dmul+0x238>
    3736:	468a      	mov	sl, r1
    3738:	2180      	movs	r1, #128	; 0x80
    373a:	0249      	lsls	r1, r1, #9
    373c:	4689      	mov	r9, r1
    373e:	44ca      	add	sl, r9
    3740:	4651      	mov	r1, sl
    3742:	9103      	str	r1, [sp, #12]
    3744:	0c29      	lsrs	r1, r5, #16
    3746:	9104      	str	r1, [sp, #16]
    3748:	4641      	mov	r1, r8
    374a:	0409      	lsls	r1, r1, #16
    374c:	042d      	lsls	r5, r5, #16
    374e:	0c09      	lsrs	r1, r1, #16
    3750:	4688      	mov	r8, r1
    3752:	0029      	movs	r1, r5
    3754:	0c25      	lsrs	r5, r4, #16
    3756:	0424      	lsls	r4, r4, #16
    3758:	4441      	add	r1, r8
    375a:	0c24      	lsrs	r4, r4, #16
    375c:	9105      	str	r1, [sp, #20]
    375e:	0021      	movs	r1, r4
    3760:	4341      	muls	r1, r0
    3762:	4688      	mov	r8, r1
    3764:	0021      	movs	r1, r4
    3766:	4379      	muls	r1, r7
    3768:	468a      	mov	sl, r1
    376a:	4368      	muls	r0, r5
    376c:	4641      	mov	r1, r8
    376e:	4450      	add	r0, sl
    3770:	4681      	mov	r9, r0
    3772:	0c08      	lsrs	r0, r1, #16
    3774:	4448      	add	r0, r9
    3776:	436f      	muls	r7, r5
    3778:	4582      	cmp	sl, r0
    377a:	d903      	bls.n	3784 <__aeabi_dmul+0x278>
    377c:	2180      	movs	r1, #128	; 0x80
    377e:	0249      	lsls	r1, r1, #9
    3780:	4689      	mov	r9, r1
    3782:	444f      	add	r7, r9
    3784:	0c01      	lsrs	r1, r0, #16
    3786:	4689      	mov	r9, r1
    3788:	0039      	movs	r1, r7
    378a:	4449      	add	r1, r9
    378c:	9102      	str	r1, [sp, #8]
    378e:	4641      	mov	r1, r8
    3790:	040f      	lsls	r7, r1, #16
    3792:	9904      	ldr	r1, [sp, #16]
    3794:	0c3f      	lsrs	r7, r7, #16
    3796:	4688      	mov	r8, r1
    3798:	0400      	lsls	r0, r0, #16
    379a:	19c0      	adds	r0, r0, r7
    379c:	4480      	add	r8, r0
    379e:	4641      	mov	r1, r8
    37a0:	9104      	str	r1, [sp, #16]
    37a2:	4659      	mov	r1, fp
    37a4:	0c0f      	lsrs	r7, r1, #16
    37a6:	0409      	lsls	r1, r1, #16
    37a8:	0c09      	lsrs	r1, r1, #16
    37aa:	4688      	mov	r8, r1
    37ac:	4359      	muls	r1, r3
    37ae:	468a      	mov	sl, r1
    37b0:	0039      	movs	r1, r7
    37b2:	4351      	muls	r1, r2
    37b4:	4689      	mov	r9, r1
    37b6:	4641      	mov	r1, r8
    37b8:	434a      	muls	r2, r1
    37ba:	4651      	mov	r1, sl
    37bc:	0c09      	lsrs	r1, r1, #16
    37be:	468b      	mov	fp, r1
    37c0:	437b      	muls	r3, r7
    37c2:	18d2      	adds	r2, r2, r3
    37c4:	445a      	add	r2, fp
    37c6:	4293      	cmp	r3, r2
    37c8:	d903      	bls.n	37d2 <__aeabi_dmul+0x2c6>
    37ca:	2380      	movs	r3, #128	; 0x80
    37cc:	025b      	lsls	r3, r3, #9
    37ce:	469b      	mov	fp, r3
    37d0:	44d9      	add	r9, fp
    37d2:	4651      	mov	r1, sl
    37d4:	0409      	lsls	r1, r1, #16
    37d6:	0c09      	lsrs	r1, r1, #16
    37d8:	468a      	mov	sl, r1
    37da:	4641      	mov	r1, r8
    37dc:	4361      	muls	r1, r4
    37de:	437c      	muls	r4, r7
    37e0:	0c13      	lsrs	r3, r2, #16
    37e2:	0412      	lsls	r2, r2, #16
    37e4:	444b      	add	r3, r9
    37e6:	4452      	add	r2, sl
    37e8:	46a1      	mov	r9, r4
    37ea:	468a      	mov	sl, r1
    37ec:	003c      	movs	r4, r7
    37ee:	4641      	mov	r1, r8
    37f0:	436c      	muls	r4, r5
    37f2:	434d      	muls	r5, r1
    37f4:	4651      	mov	r1, sl
    37f6:	444d      	add	r5, r9
    37f8:	0c0f      	lsrs	r7, r1, #16
    37fa:	197d      	adds	r5, r7, r5
    37fc:	45a9      	cmp	r9, r5
    37fe:	d903      	bls.n	3808 <__aeabi_dmul+0x2fc>
    3800:	2180      	movs	r1, #128	; 0x80
    3802:	0249      	lsls	r1, r1, #9
    3804:	4688      	mov	r8, r1
    3806:	4444      	add	r4, r8
    3808:	9f04      	ldr	r7, [sp, #16]
    380a:	9903      	ldr	r1, [sp, #12]
    380c:	46b8      	mov	r8, r7
    380e:	4441      	add	r1, r8
    3810:	468b      	mov	fp, r1
    3812:	4583      	cmp	fp, r0
    3814:	4180      	sbcs	r0, r0
    3816:	4241      	negs	r1, r0
    3818:	4688      	mov	r8, r1
    381a:	4651      	mov	r1, sl
    381c:	0408      	lsls	r0, r1, #16
    381e:	042f      	lsls	r7, r5, #16
    3820:	0c00      	lsrs	r0, r0, #16
    3822:	183f      	adds	r7, r7, r0
    3824:	4658      	mov	r0, fp
    3826:	9902      	ldr	r1, [sp, #8]
    3828:	1810      	adds	r0, r2, r0
    382a:	4689      	mov	r9, r1
    382c:	4290      	cmp	r0, r2
    382e:	4192      	sbcs	r2, r2
    3830:	444f      	add	r7, r9
    3832:	46ba      	mov	sl, r7
    3834:	4252      	negs	r2, r2
    3836:	4699      	mov	r9, r3
    3838:	4693      	mov	fp, r2
    383a:	44c2      	add	sl, r8
    383c:	44d1      	add	r9, sl
    383e:	44cb      	add	fp, r9
    3840:	428f      	cmp	r7, r1
    3842:	41bf      	sbcs	r7, r7
    3844:	45c2      	cmp	sl, r8
    3846:	4189      	sbcs	r1, r1
    3848:	4599      	cmp	r9, r3
    384a:	419b      	sbcs	r3, r3
    384c:	4593      	cmp	fp, r2
    384e:	4192      	sbcs	r2, r2
    3850:	427f      	negs	r7, r7
    3852:	4249      	negs	r1, r1
    3854:	0c2d      	lsrs	r5, r5, #16
    3856:	4252      	negs	r2, r2
    3858:	430f      	orrs	r7, r1
    385a:	425b      	negs	r3, r3
    385c:	4313      	orrs	r3, r2
    385e:	197f      	adds	r7, r7, r5
    3860:	18ff      	adds	r7, r7, r3
    3862:	465b      	mov	r3, fp
    3864:	193c      	adds	r4, r7, r4
    3866:	0ddb      	lsrs	r3, r3, #23
    3868:	9a05      	ldr	r2, [sp, #20]
    386a:	0264      	lsls	r4, r4, #9
    386c:	431c      	orrs	r4, r3
    386e:	0243      	lsls	r3, r0, #9
    3870:	4313      	orrs	r3, r2
    3872:	1e5d      	subs	r5, r3, #1
    3874:	41ab      	sbcs	r3, r5
    3876:	465a      	mov	r2, fp
    3878:	0dc0      	lsrs	r0, r0, #23
    387a:	4303      	orrs	r3, r0
    387c:	0252      	lsls	r2, r2, #9
    387e:	4313      	orrs	r3, r2
    3880:	01e2      	lsls	r2, r4, #7
    3882:	d556      	bpl.n	3932 <__aeabi_dmul+0x426>
    3884:	2001      	movs	r0, #1
    3886:	085a      	lsrs	r2, r3, #1
    3888:	4003      	ands	r3, r0
    388a:	4313      	orrs	r3, r2
    388c:	07e2      	lsls	r2, r4, #31
    388e:	4313      	orrs	r3, r2
    3890:	0864      	lsrs	r4, r4, #1
    3892:	485a      	ldr	r0, [pc, #360]	; (39fc <__aeabi_dmul+0x4f0>)
    3894:	4460      	add	r0, ip
    3896:	2800      	cmp	r0, #0
    3898:	dd4d      	ble.n	3936 <__aeabi_dmul+0x42a>
    389a:	075a      	lsls	r2, r3, #29
    389c:	d009      	beq.n	38b2 <__aeabi_dmul+0x3a6>
    389e:	220f      	movs	r2, #15
    38a0:	401a      	ands	r2, r3
    38a2:	2a04      	cmp	r2, #4
    38a4:	d005      	beq.n	38b2 <__aeabi_dmul+0x3a6>
    38a6:	1d1a      	adds	r2, r3, #4
    38a8:	429a      	cmp	r2, r3
    38aa:	419b      	sbcs	r3, r3
    38ac:	425b      	negs	r3, r3
    38ae:	18e4      	adds	r4, r4, r3
    38b0:	0013      	movs	r3, r2
    38b2:	01e2      	lsls	r2, r4, #7
    38b4:	d504      	bpl.n	38c0 <__aeabi_dmul+0x3b4>
    38b6:	2080      	movs	r0, #128	; 0x80
    38b8:	4a51      	ldr	r2, [pc, #324]	; (3a00 <__aeabi_dmul+0x4f4>)
    38ba:	00c0      	lsls	r0, r0, #3
    38bc:	4014      	ands	r4, r2
    38be:	4460      	add	r0, ip
    38c0:	4a50      	ldr	r2, [pc, #320]	; (3a04 <__aeabi_dmul+0x4f8>)
    38c2:	4290      	cmp	r0, r2
    38c4:	dd00      	ble.n	38c8 <__aeabi_dmul+0x3bc>
    38c6:	e6e3      	b.n	3690 <__aeabi_dmul+0x184>
    38c8:	2501      	movs	r5, #1
    38ca:	08db      	lsrs	r3, r3, #3
    38cc:	0762      	lsls	r2, r4, #29
    38ce:	431a      	orrs	r2, r3
    38d0:	0264      	lsls	r4, r4, #9
    38d2:	9b01      	ldr	r3, [sp, #4]
    38d4:	4691      	mov	r9, r2
    38d6:	0b22      	lsrs	r2, r4, #12
    38d8:	0544      	lsls	r4, r0, #21
    38da:	0d64      	lsrs	r4, r4, #21
    38dc:	401d      	ands	r5, r3
    38de:	e67c      	b.n	35da <__aeabi_dmul+0xce>
    38e0:	2280      	movs	r2, #128	; 0x80
    38e2:	4659      	mov	r1, fp
    38e4:	0312      	lsls	r2, r2, #12
    38e6:	4211      	tst	r1, r2
    38e8:	d008      	beq.n	38fc <__aeabi_dmul+0x3f0>
    38ea:	4214      	tst	r4, r2
    38ec:	d106      	bne.n	38fc <__aeabi_dmul+0x3f0>
    38ee:	4322      	orrs	r2, r4
    38f0:	0312      	lsls	r2, r2, #12
    38f2:	0b12      	lsrs	r2, r2, #12
    38f4:	4645      	mov	r5, r8
    38f6:	4699      	mov	r9, r3
    38f8:	4c43      	ldr	r4, [pc, #268]	; (3a08 <__aeabi_dmul+0x4fc>)
    38fa:	e66e      	b.n	35da <__aeabi_dmul+0xce>
    38fc:	465b      	mov	r3, fp
    38fe:	431a      	orrs	r2, r3
    3900:	0312      	lsls	r2, r2, #12
    3902:	0b12      	lsrs	r2, r2, #12
    3904:	4c40      	ldr	r4, [pc, #256]	; (3a08 <__aeabi_dmul+0x4fc>)
    3906:	e668      	b.n	35da <__aeabi_dmul+0xce>
    3908:	0003      	movs	r3, r0
    390a:	4654      	mov	r4, sl
    390c:	3b28      	subs	r3, #40	; 0x28
    390e:	409c      	lsls	r4, r3
    3910:	2300      	movs	r3, #0
    3912:	e6b9      	b.n	3688 <__aeabi_dmul+0x17c>
    3914:	f000 fcc8 	bl	42a8 <__clzsi2>
    3918:	3020      	adds	r0, #32
    391a:	e6a6      	b.n	366a <__aeabi_dmul+0x15e>
    391c:	0003      	movs	r3, r0
    391e:	3b28      	subs	r3, #40	; 0x28
    3920:	409f      	lsls	r7, r3
    3922:	2300      	movs	r3, #0
    3924:	46bb      	mov	fp, r7
    3926:	4699      	mov	r9, r3
    3928:	e68a      	b.n	3640 <__aeabi_dmul+0x134>
    392a:	f000 fcbd 	bl	42a8 <__clzsi2>
    392e:	3020      	adds	r0, #32
    3930:	e674      	b.n	361c <__aeabi_dmul+0x110>
    3932:	46b4      	mov	ip, r6
    3934:	e7ad      	b.n	3892 <__aeabi_dmul+0x386>
    3936:	2501      	movs	r5, #1
    3938:	1a2a      	subs	r2, r5, r0
    393a:	2a38      	cmp	r2, #56	; 0x38
    393c:	dd06      	ble.n	394c <__aeabi_dmul+0x440>
    393e:	9b01      	ldr	r3, [sp, #4]
    3940:	2400      	movs	r4, #0
    3942:	401d      	ands	r5, r3
    3944:	2300      	movs	r3, #0
    3946:	2200      	movs	r2, #0
    3948:	4699      	mov	r9, r3
    394a:	e646      	b.n	35da <__aeabi_dmul+0xce>
    394c:	2a1f      	cmp	r2, #31
    394e:	dc21      	bgt.n	3994 <__aeabi_dmul+0x488>
    3950:	2520      	movs	r5, #32
    3952:	0020      	movs	r0, r4
    3954:	1aad      	subs	r5, r5, r2
    3956:	001e      	movs	r6, r3
    3958:	40ab      	lsls	r3, r5
    395a:	40a8      	lsls	r0, r5
    395c:	40d6      	lsrs	r6, r2
    395e:	1e5d      	subs	r5, r3, #1
    3960:	41ab      	sbcs	r3, r5
    3962:	4330      	orrs	r0, r6
    3964:	4318      	orrs	r0, r3
    3966:	40d4      	lsrs	r4, r2
    3968:	0743      	lsls	r3, r0, #29
    396a:	d009      	beq.n	3980 <__aeabi_dmul+0x474>
    396c:	230f      	movs	r3, #15
    396e:	4003      	ands	r3, r0
    3970:	2b04      	cmp	r3, #4
    3972:	d005      	beq.n	3980 <__aeabi_dmul+0x474>
    3974:	0003      	movs	r3, r0
    3976:	1d18      	adds	r0, r3, #4
    3978:	4298      	cmp	r0, r3
    397a:	419b      	sbcs	r3, r3
    397c:	425b      	negs	r3, r3
    397e:	18e4      	adds	r4, r4, r3
    3980:	0223      	lsls	r3, r4, #8
    3982:	d521      	bpl.n	39c8 <__aeabi_dmul+0x4bc>
    3984:	2501      	movs	r5, #1
    3986:	9b01      	ldr	r3, [sp, #4]
    3988:	2401      	movs	r4, #1
    398a:	401d      	ands	r5, r3
    398c:	2300      	movs	r3, #0
    398e:	2200      	movs	r2, #0
    3990:	4699      	mov	r9, r3
    3992:	e622      	b.n	35da <__aeabi_dmul+0xce>
    3994:	251f      	movs	r5, #31
    3996:	0021      	movs	r1, r4
    3998:	426d      	negs	r5, r5
    399a:	1a28      	subs	r0, r5, r0
    399c:	40c1      	lsrs	r1, r0
    399e:	0008      	movs	r0, r1
    39a0:	2a20      	cmp	r2, #32
    39a2:	d01d      	beq.n	39e0 <__aeabi_dmul+0x4d4>
    39a4:	355f      	adds	r5, #95	; 0x5f
    39a6:	1aaa      	subs	r2, r5, r2
    39a8:	4094      	lsls	r4, r2
    39aa:	4323      	orrs	r3, r4
    39ac:	1e5c      	subs	r4, r3, #1
    39ae:	41a3      	sbcs	r3, r4
    39b0:	2507      	movs	r5, #7
    39b2:	4303      	orrs	r3, r0
    39b4:	401d      	ands	r5, r3
    39b6:	2200      	movs	r2, #0
    39b8:	2d00      	cmp	r5, #0
    39ba:	d009      	beq.n	39d0 <__aeabi_dmul+0x4c4>
    39bc:	220f      	movs	r2, #15
    39be:	2400      	movs	r4, #0
    39c0:	401a      	ands	r2, r3
    39c2:	0018      	movs	r0, r3
    39c4:	2a04      	cmp	r2, #4
    39c6:	d1d6      	bne.n	3976 <__aeabi_dmul+0x46a>
    39c8:	0003      	movs	r3, r0
    39ca:	0765      	lsls	r5, r4, #29
    39cc:	0264      	lsls	r4, r4, #9
    39ce:	0b22      	lsrs	r2, r4, #12
    39d0:	08db      	lsrs	r3, r3, #3
    39d2:	432b      	orrs	r3, r5
    39d4:	2501      	movs	r5, #1
    39d6:	4699      	mov	r9, r3
    39d8:	9b01      	ldr	r3, [sp, #4]
    39da:	2400      	movs	r4, #0
    39dc:	401d      	ands	r5, r3
    39de:	e5fc      	b.n	35da <__aeabi_dmul+0xce>
    39e0:	2400      	movs	r4, #0
    39e2:	e7e2      	b.n	39aa <__aeabi_dmul+0x49e>
    39e4:	2280      	movs	r2, #128	; 0x80
    39e6:	2501      	movs	r5, #1
    39e8:	0312      	lsls	r2, r2, #12
    39ea:	4322      	orrs	r2, r4
    39ec:	9901      	ldr	r1, [sp, #4]
    39ee:	0312      	lsls	r2, r2, #12
    39f0:	0b12      	lsrs	r2, r2, #12
    39f2:	400d      	ands	r5, r1
    39f4:	4699      	mov	r9, r3
    39f6:	4c04      	ldr	r4, [pc, #16]	; (3a08 <__aeabi_dmul+0x4fc>)
    39f8:	e5ef      	b.n	35da <__aeabi_dmul+0xce>
    39fa:	46c0      	nop			; (mov r8, r8)
    39fc:	000003ff 	.word	0x000003ff
    3a00:	feffffff 	.word	0xfeffffff
    3a04:	000007fe 	.word	0x000007fe
    3a08:	000007ff 	.word	0x000007ff

00003a0c <__aeabi_dsub>:
    3a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a0e:	4646      	mov	r6, r8
    3a10:	46d6      	mov	lr, sl
    3a12:	464f      	mov	r7, r9
    3a14:	030c      	lsls	r4, r1, #12
    3a16:	b5c0      	push	{r6, r7, lr}
    3a18:	0fcd      	lsrs	r5, r1, #31
    3a1a:	004e      	lsls	r6, r1, #1
    3a1c:	0a61      	lsrs	r1, r4, #9
    3a1e:	0f44      	lsrs	r4, r0, #29
    3a20:	430c      	orrs	r4, r1
    3a22:	00c1      	lsls	r1, r0, #3
    3a24:	0058      	lsls	r0, r3, #1
    3a26:	0d40      	lsrs	r0, r0, #21
    3a28:	4684      	mov	ip, r0
    3a2a:	468a      	mov	sl, r1
    3a2c:	000f      	movs	r7, r1
    3a2e:	0319      	lsls	r1, r3, #12
    3a30:	0f50      	lsrs	r0, r2, #29
    3a32:	0a49      	lsrs	r1, r1, #9
    3a34:	4301      	orrs	r1, r0
    3a36:	48c6      	ldr	r0, [pc, #792]	; (3d50 <__aeabi_dsub+0x344>)
    3a38:	0d76      	lsrs	r6, r6, #21
    3a3a:	46a8      	mov	r8, r5
    3a3c:	0fdb      	lsrs	r3, r3, #31
    3a3e:	00d2      	lsls	r2, r2, #3
    3a40:	4584      	cmp	ip, r0
    3a42:	d100      	bne.n	3a46 <__aeabi_dsub+0x3a>
    3a44:	e0d8      	b.n	3bf8 <__aeabi_dsub+0x1ec>
    3a46:	2001      	movs	r0, #1
    3a48:	4043      	eors	r3, r0
    3a4a:	42ab      	cmp	r3, r5
    3a4c:	d100      	bne.n	3a50 <__aeabi_dsub+0x44>
    3a4e:	e0a6      	b.n	3b9e <__aeabi_dsub+0x192>
    3a50:	4660      	mov	r0, ip
    3a52:	1a35      	subs	r5, r6, r0
    3a54:	2d00      	cmp	r5, #0
    3a56:	dc00      	bgt.n	3a5a <__aeabi_dsub+0x4e>
    3a58:	e105      	b.n	3c66 <__aeabi_dsub+0x25a>
    3a5a:	2800      	cmp	r0, #0
    3a5c:	d110      	bne.n	3a80 <__aeabi_dsub+0x74>
    3a5e:	000b      	movs	r3, r1
    3a60:	4313      	orrs	r3, r2
    3a62:	d100      	bne.n	3a66 <__aeabi_dsub+0x5a>
    3a64:	e0d7      	b.n	3c16 <__aeabi_dsub+0x20a>
    3a66:	1e6b      	subs	r3, r5, #1
    3a68:	2b00      	cmp	r3, #0
    3a6a:	d000      	beq.n	3a6e <__aeabi_dsub+0x62>
    3a6c:	e14b      	b.n	3d06 <__aeabi_dsub+0x2fa>
    3a6e:	4653      	mov	r3, sl
    3a70:	1a9f      	subs	r7, r3, r2
    3a72:	45ba      	cmp	sl, r7
    3a74:	4180      	sbcs	r0, r0
    3a76:	1a64      	subs	r4, r4, r1
    3a78:	4240      	negs	r0, r0
    3a7a:	1a24      	subs	r4, r4, r0
    3a7c:	2601      	movs	r6, #1
    3a7e:	e01e      	b.n	3abe <__aeabi_dsub+0xb2>
    3a80:	4bb3      	ldr	r3, [pc, #716]	; (3d50 <__aeabi_dsub+0x344>)
    3a82:	429e      	cmp	r6, r3
    3a84:	d048      	beq.n	3b18 <__aeabi_dsub+0x10c>
    3a86:	2380      	movs	r3, #128	; 0x80
    3a88:	041b      	lsls	r3, r3, #16
    3a8a:	4319      	orrs	r1, r3
    3a8c:	2d38      	cmp	r5, #56	; 0x38
    3a8e:	dd00      	ble.n	3a92 <__aeabi_dsub+0x86>
    3a90:	e119      	b.n	3cc6 <__aeabi_dsub+0x2ba>
    3a92:	2d1f      	cmp	r5, #31
    3a94:	dd00      	ble.n	3a98 <__aeabi_dsub+0x8c>
    3a96:	e14c      	b.n	3d32 <__aeabi_dsub+0x326>
    3a98:	2320      	movs	r3, #32
    3a9a:	000f      	movs	r7, r1
    3a9c:	1b5b      	subs	r3, r3, r5
    3a9e:	0010      	movs	r0, r2
    3aa0:	409a      	lsls	r2, r3
    3aa2:	409f      	lsls	r7, r3
    3aa4:	40e8      	lsrs	r0, r5
    3aa6:	1e53      	subs	r3, r2, #1
    3aa8:	419a      	sbcs	r2, r3
    3aaa:	40e9      	lsrs	r1, r5
    3aac:	4307      	orrs	r7, r0
    3aae:	4317      	orrs	r7, r2
    3ab0:	4653      	mov	r3, sl
    3ab2:	1bdf      	subs	r7, r3, r7
    3ab4:	1a61      	subs	r1, r4, r1
    3ab6:	45ba      	cmp	sl, r7
    3ab8:	41a4      	sbcs	r4, r4
    3aba:	4264      	negs	r4, r4
    3abc:	1b0c      	subs	r4, r1, r4
    3abe:	0223      	lsls	r3, r4, #8
    3ac0:	d400      	bmi.n	3ac4 <__aeabi_dsub+0xb8>
    3ac2:	e0c5      	b.n	3c50 <__aeabi_dsub+0x244>
    3ac4:	0264      	lsls	r4, r4, #9
    3ac6:	0a65      	lsrs	r5, r4, #9
    3ac8:	2d00      	cmp	r5, #0
    3aca:	d100      	bne.n	3ace <__aeabi_dsub+0xc2>
    3acc:	e0f6      	b.n	3cbc <__aeabi_dsub+0x2b0>
    3ace:	0028      	movs	r0, r5
    3ad0:	f000 fbea 	bl	42a8 <__clzsi2>
    3ad4:	0003      	movs	r3, r0
    3ad6:	3b08      	subs	r3, #8
    3ad8:	2b1f      	cmp	r3, #31
    3ada:	dd00      	ble.n	3ade <__aeabi_dsub+0xd2>
    3adc:	e0e9      	b.n	3cb2 <__aeabi_dsub+0x2a6>
    3ade:	2220      	movs	r2, #32
    3ae0:	003c      	movs	r4, r7
    3ae2:	1ad2      	subs	r2, r2, r3
    3ae4:	409d      	lsls	r5, r3
    3ae6:	40d4      	lsrs	r4, r2
    3ae8:	409f      	lsls	r7, r3
    3aea:	4325      	orrs	r5, r4
    3aec:	429e      	cmp	r6, r3
    3aee:	dd00      	ble.n	3af2 <__aeabi_dsub+0xe6>
    3af0:	e0db      	b.n	3caa <__aeabi_dsub+0x29e>
    3af2:	1b9e      	subs	r6, r3, r6
    3af4:	1c73      	adds	r3, r6, #1
    3af6:	2b1f      	cmp	r3, #31
    3af8:	dd00      	ble.n	3afc <__aeabi_dsub+0xf0>
    3afa:	e10a      	b.n	3d12 <__aeabi_dsub+0x306>
    3afc:	2220      	movs	r2, #32
    3afe:	0038      	movs	r0, r7
    3b00:	1ad2      	subs	r2, r2, r3
    3b02:	0029      	movs	r1, r5
    3b04:	4097      	lsls	r7, r2
    3b06:	002c      	movs	r4, r5
    3b08:	4091      	lsls	r1, r2
    3b0a:	40d8      	lsrs	r0, r3
    3b0c:	1e7a      	subs	r2, r7, #1
    3b0e:	4197      	sbcs	r7, r2
    3b10:	40dc      	lsrs	r4, r3
    3b12:	2600      	movs	r6, #0
    3b14:	4301      	orrs	r1, r0
    3b16:	430f      	orrs	r7, r1
    3b18:	077b      	lsls	r3, r7, #29
    3b1a:	d009      	beq.n	3b30 <__aeabi_dsub+0x124>
    3b1c:	230f      	movs	r3, #15
    3b1e:	403b      	ands	r3, r7
    3b20:	2b04      	cmp	r3, #4
    3b22:	d005      	beq.n	3b30 <__aeabi_dsub+0x124>
    3b24:	1d3b      	adds	r3, r7, #4
    3b26:	42bb      	cmp	r3, r7
    3b28:	41bf      	sbcs	r7, r7
    3b2a:	427f      	negs	r7, r7
    3b2c:	19e4      	adds	r4, r4, r7
    3b2e:	001f      	movs	r7, r3
    3b30:	0223      	lsls	r3, r4, #8
    3b32:	d525      	bpl.n	3b80 <__aeabi_dsub+0x174>
    3b34:	4b86      	ldr	r3, [pc, #536]	; (3d50 <__aeabi_dsub+0x344>)
    3b36:	3601      	adds	r6, #1
    3b38:	429e      	cmp	r6, r3
    3b3a:	d100      	bne.n	3b3e <__aeabi_dsub+0x132>
    3b3c:	e0af      	b.n	3c9e <__aeabi_dsub+0x292>
    3b3e:	4b85      	ldr	r3, [pc, #532]	; (3d54 <__aeabi_dsub+0x348>)
    3b40:	2501      	movs	r5, #1
    3b42:	401c      	ands	r4, r3
    3b44:	4643      	mov	r3, r8
    3b46:	0762      	lsls	r2, r4, #29
    3b48:	08ff      	lsrs	r7, r7, #3
    3b4a:	0264      	lsls	r4, r4, #9
    3b4c:	0576      	lsls	r6, r6, #21
    3b4e:	4317      	orrs	r7, r2
    3b50:	0b24      	lsrs	r4, r4, #12
    3b52:	0d76      	lsrs	r6, r6, #21
    3b54:	401d      	ands	r5, r3
    3b56:	2100      	movs	r1, #0
    3b58:	0324      	lsls	r4, r4, #12
    3b5a:	0b23      	lsrs	r3, r4, #12
    3b5c:	0d0c      	lsrs	r4, r1, #20
    3b5e:	4a7e      	ldr	r2, [pc, #504]	; (3d58 <__aeabi_dsub+0x34c>)
    3b60:	0524      	lsls	r4, r4, #20
    3b62:	431c      	orrs	r4, r3
    3b64:	4014      	ands	r4, r2
    3b66:	0533      	lsls	r3, r6, #20
    3b68:	4323      	orrs	r3, r4
    3b6a:	005b      	lsls	r3, r3, #1
    3b6c:	07ed      	lsls	r5, r5, #31
    3b6e:	085b      	lsrs	r3, r3, #1
    3b70:	432b      	orrs	r3, r5
    3b72:	0038      	movs	r0, r7
    3b74:	0019      	movs	r1, r3
    3b76:	bc1c      	pop	{r2, r3, r4}
    3b78:	4690      	mov	r8, r2
    3b7a:	4699      	mov	r9, r3
    3b7c:	46a2      	mov	sl, r4
    3b7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b80:	2501      	movs	r5, #1
    3b82:	4643      	mov	r3, r8
    3b84:	0762      	lsls	r2, r4, #29
    3b86:	08ff      	lsrs	r7, r7, #3
    3b88:	4317      	orrs	r7, r2
    3b8a:	08e4      	lsrs	r4, r4, #3
    3b8c:	401d      	ands	r5, r3
    3b8e:	4b70      	ldr	r3, [pc, #448]	; (3d50 <__aeabi_dsub+0x344>)
    3b90:	429e      	cmp	r6, r3
    3b92:	d036      	beq.n	3c02 <__aeabi_dsub+0x1f6>
    3b94:	0324      	lsls	r4, r4, #12
    3b96:	0576      	lsls	r6, r6, #21
    3b98:	0b24      	lsrs	r4, r4, #12
    3b9a:	0d76      	lsrs	r6, r6, #21
    3b9c:	e7db      	b.n	3b56 <__aeabi_dsub+0x14a>
    3b9e:	4663      	mov	r3, ip
    3ba0:	1af3      	subs	r3, r6, r3
    3ba2:	2b00      	cmp	r3, #0
    3ba4:	dc00      	bgt.n	3ba8 <__aeabi_dsub+0x19c>
    3ba6:	e094      	b.n	3cd2 <__aeabi_dsub+0x2c6>
    3ba8:	4660      	mov	r0, ip
    3baa:	2800      	cmp	r0, #0
    3bac:	d035      	beq.n	3c1a <__aeabi_dsub+0x20e>
    3bae:	4868      	ldr	r0, [pc, #416]	; (3d50 <__aeabi_dsub+0x344>)
    3bb0:	4286      	cmp	r6, r0
    3bb2:	d0b1      	beq.n	3b18 <__aeabi_dsub+0x10c>
    3bb4:	2780      	movs	r7, #128	; 0x80
    3bb6:	043f      	lsls	r7, r7, #16
    3bb8:	4339      	orrs	r1, r7
    3bba:	2b38      	cmp	r3, #56	; 0x38
    3bbc:	dc00      	bgt.n	3bc0 <__aeabi_dsub+0x1b4>
    3bbe:	e0fd      	b.n	3dbc <__aeabi_dsub+0x3b0>
    3bc0:	430a      	orrs	r2, r1
    3bc2:	0017      	movs	r7, r2
    3bc4:	2100      	movs	r1, #0
    3bc6:	1e7a      	subs	r2, r7, #1
    3bc8:	4197      	sbcs	r7, r2
    3bca:	4457      	add	r7, sl
    3bcc:	4557      	cmp	r7, sl
    3bce:	4180      	sbcs	r0, r0
    3bd0:	1909      	adds	r1, r1, r4
    3bd2:	4244      	negs	r4, r0
    3bd4:	190c      	adds	r4, r1, r4
    3bd6:	0223      	lsls	r3, r4, #8
    3bd8:	d53a      	bpl.n	3c50 <__aeabi_dsub+0x244>
    3bda:	4b5d      	ldr	r3, [pc, #372]	; (3d50 <__aeabi_dsub+0x344>)
    3bdc:	3601      	adds	r6, #1
    3bde:	429e      	cmp	r6, r3
    3be0:	d100      	bne.n	3be4 <__aeabi_dsub+0x1d8>
    3be2:	e14b      	b.n	3e7c <__aeabi_dsub+0x470>
    3be4:	2201      	movs	r2, #1
    3be6:	4b5b      	ldr	r3, [pc, #364]	; (3d54 <__aeabi_dsub+0x348>)
    3be8:	401c      	ands	r4, r3
    3bea:	087b      	lsrs	r3, r7, #1
    3bec:	4017      	ands	r7, r2
    3bee:	431f      	orrs	r7, r3
    3bf0:	07e2      	lsls	r2, r4, #31
    3bf2:	4317      	orrs	r7, r2
    3bf4:	0864      	lsrs	r4, r4, #1
    3bf6:	e78f      	b.n	3b18 <__aeabi_dsub+0x10c>
    3bf8:	0008      	movs	r0, r1
    3bfa:	4310      	orrs	r0, r2
    3bfc:	d000      	beq.n	3c00 <__aeabi_dsub+0x1f4>
    3bfe:	e724      	b.n	3a4a <__aeabi_dsub+0x3e>
    3c00:	e721      	b.n	3a46 <__aeabi_dsub+0x3a>
    3c02:	0023      	movs	r3, r4
    3c04:	433b      	orrs	r3, r7
    3c06:	d100      	bne.n	3c0a <__aeabi_dsub+0x1fe>
    3c08:	e1b9      	b.n	3f7e <__aeabi_dsub+0x572>
    3c0a:	2280      	movs	r2, #128	; 0x80
    3c0c:	0312      	lsls	r2, r2, #12
    3c0e:	4314      	orrs	r4, r2
    3c10:	0324      	lsls	r4, r4, #12
    3c12:	0b24      	lsrs	r4, r4, #12
    3c14:	e79f      	b.n	3b56 <__aeabi_dsub+0x14a>
    3c16:	002e      	movs	r6, r5
    3c18:	e77e      	b.n	3b18 <__aeabi_dsub+0x10c>
    3c1a:	0008      	movs	r0, r1
    3c1c:	4310      	orrs	r0, r2
    3c1e:	d100      	bne.n	3c22 <__aeabi_dsub+0x216>
    3c20:	e0ca      	b.n	3db8 <__aeabi_dsub+0x3ac>
    3c22:	1e58      	subs	r0, r3, #1
    3c24:	4684      	mov	ip, r0
    3c26:	2800      	cmp	r0, #0
    3c28:	d000      	beq.n	3c2c <__aeabi_dsub+0x220>
    3c2a:	e0e7      	b.n	3dfc <__aeabi_dsub+0x3f0>
    3c2c:	4452      	add	r2, sl
    3c2e:	4552      	cmp	r2, sl
    3c30:	4180      	sbcs	r0, r0
    3c32:	1864      	adds	r4, r4, r1
    3c34:	4240      	negs	r0, r0
    3c36:	1824      	adds	r4, r4, r0
    3c38:	0017      	movs	r7, r2
    3c3a:	2601      	movs	r6, #1
    3c3c:	0223      	lsls	r3, r4, #8
    3c3e:	d507      	bpl.n	3c50 <__aeabi_dsub+0x244>
    3c40:	2602      	movs	r6, #2
    3c42:	e7cf      	b.n	3be4 <__aeabi_dsub+0x1d8>
    3c44:	4664      	mov	r4, ip
    3c46:	432c      	orrs	r4, r5
    3c48:	d100      	bne.n	3c4c <__aeabi_dsub+0x240>
    3c4a:	e1b3      	b.n	3fb4 <__aeabi_dsub+0x5a8>
    3c4c:	002c      	movs	r4, r5
    3c4e:	4667      	mov	r7, ip
    3c50:	077b      	lsls	r3, r7, #29
    3c52:	d000      	beq.n	3c56 <__aeabi_dsub+0x24a>
    3c54:	e762      	b.n	3b1c <__aeabi_dsub+0x110>
    3c56:	0763      	lsls	r3, r4, #29
    3c58:	08ff      	lsrs	r7, r7, #3
    3c5a:	431f      	orrs	r7, r3
    3c5c:	2501      	movs	r5, #1
    3c5e:	4643      	mov	r3, r8
    3c60:	08e4      	lsrs	r4, r4, #3
    3c62:	401d      	ands	r5, r3
    3c64:	e793      	b.n	3b8e <__aeabi_dsub+0x182>
    3c66:	2d00      	cmp	r5, #0
    3c68:	d178      	bne.n	3d5c <__aeabi_dsub+0x350>
    3c6a:	1c75      	adds	r5, r6, #1
    3c6c:	056d      	lsls	r5, r5, #21
    3c6e:	0d6d      	lsrs	r5, r5, #21
    3c70:	2d01      	cmp	r5, #1
    3c72:	dc00      	bgt.n	3c76 <__aeabi_dsub+0x26a>
    3c74:	e0f2      	b.n	3e5c <__aeabi_dsub+0x450>
    3c76:	4650      	mov	r0, sl
    3c78:	1a80      	subs	r0, r0, r2
    3c7a:	4582      	cmp	sl, r0
    3c7c:	41bf      	sbcs	r7, r7
    3c7e:	1a65      	subs	r5, r4, r1
    3c80:	427f      	negs	r7, r7
    3c82:	1bed      	subs	r5, r5, r7
    3c84:	4684      	mov	ip, r0
    3c86:	0228      	lsls	r0, r5, #8
    3c88:	d400      	bmi.n	3c8c <__aeabi_dsub+0x280>
    3c8a:	e08c      	b.n	3da6 <__aeabi_dsub+0x39a>
    3c8c:	4650      	mov	r0, sl
    3c8e:	1a17      	subs	r7, r2, r0
    3c90:	42ba      	cmp	r2, r7
    3c92:	4192      	sbcs	r2, r2
    3c94:	1b0c      	subs	r4, r1, r4
    3c96:	4255      	negs	r5, r2
    3c98:	1b65      	subs	r5, r4, r5
    3c9a:	4698      	mov	r8, r3
    3c9c:	e714      	b.n	3ac8 <__aeabi_dsub+0xbc>
    3c9e:	2501      	movs	r5, #1
    3ca0:	4643      	mov	r3, r8
    3ca2:	2400      	movs	r4, #0
    3ca4:	401d      	ands	r5, r3
    3ca6:	2700      	movs	r7, #0
    3ca8:	e755      	b.n	3b56 <__aeabi_dsub+0x14a>
    3caa:	4c2a      	ldr	r4, [pc, #168]	; (3d54 <__aeabi_dsub+0x348>)
    3cac:	1af6      	subs	r6, r6, r3
    3cae:	402c      	ands	r4, r5
    3cb0:	e732      	b.n	3b18 <__aeabi_dsub+0x10c>
    3cb2:	003d      	movs	r5, r7
    3cb4:	3828      	subs	r0, #40	; 0x28
    3cb6:	4085      	lsls	r5, r0
    3cb8:	2700      	movs	r7, #0
    3cba:	e717      	b.n	3aec <__aeabi_dsub+0xe0>
    3cbc:	0038      	movs	r0, r7
    3cbe:	f000 faf3 	bl	42a8 <__clzsi2>
    3cc2:	3020      	adds	r0, #32
    3cc4:	e706      	b.n	3ad4 <__aeabi_dsub+0xc8>
    3cc6:	430a      	orrs	r2, r1
    3cc8:	0017      	movs	r7, r2
    3cca:	2100      	movs	r1, #0
    3ccc:	1e7a      	subs	r2, r7, #1
    3cce:	4197      	sbcs	r7, r2
    3cd0:	e6ee      	b.n	3ab0 <__aeabi_dsub+0xa4>
    3cd2:	2b00      	cmp	r3, #0
    3cd4:	d000      	beq.n	3cd8 <__aeabi_dsub+0x2cc>
    3cd6:	e0e5      	b.n	3ea4 <__aeabi_dsub+0x498>
    3cd8:	1c73      	adds	r3, r6, #1
    3cda:	469c      	mov	ip, r3
    3cdc:	055b      	lsls	r3, r3, #21
    3cde:	0d5b      	lsrs	r3, r3, #21
    3ce0:	2b01      	cmp	r3, #1
    3ce2:	dc00      	bgt.n	3ce6 <__aeabi_dsub+0x2da>
    3ce4:	e09f      	b.n	3e26 <__aeabi_dsub+0x41a>
    3ce6:	4b1a      	ldr	r3, [pc, #104]	; (3d50 <__aeabi_dsub+0x344>)
    3ce8:	459c      	cmp	ip, r3
    3cea:	d100      	bne.n	3cee <__aeabi_dsub+0x2e2>
    3cec:	e0c5      	b.n	3e7a <__aeabi_dsub+0x46e>
    3cee:	4452      	add	r2, sl
    3cf0:	4552      	cmp	r2, sl
    3cf2:	4180      	sbcs	r0, r0
    3cf4:	1864      	adds	r4, r4, r1
    3cf6:	4240      	negs	r0, r0
    3cf8:	1824      	adds	r4, r4, r0
    3cfa:	07e7      	lsls	r7, r4, #31
    3cfc:	0852      	lsrs	r2, r2, #1
    3cfe:	4317      	orrs	r7, r2
    3d00:	0864      	lsrs	r4, r4, #1
    3d02:	4666      	mov	r6, ip
    3d04:	e708      	b.n	3b18 <__aeabi_dsub+0x10c>
    3d06:	4812      	ldr	r0, [pc, #72]	; (3d50 <__aeabi_dsub+0x344>)
    3d08:	4285      	cmp	r5, r0
    3d0a:	d100      	bne.n	3d0e <__aeabi_dsub+0x302>
    3d0c:	e085      	b.n	3e1a <__aeabi_dsub+0x40e>
    3d0e:	001d      	movs	r5, r3
    3d10:	e6bc      	b.n	3a8c <__aeabi_dsub+0x80>
    3d12:	0029      	movs	r1, r5
    3d14:	3e1f      	subs	r6, #31
    3d16:	40f1      	lsrs	r1, r6
    3d18:	2b20      	cmp	r3, #32
    3d1a:	d100      	bne.n	3d1e <__aeabi_dsub+0x312>
    3d1c:	e07f      	b.n	3e1e <__aeabi_dsub+0x412>
    3d1e:	2240      	movs	r2, #64	; 0x40
    3d20:	1ad3      	subs	r3, r2, r3
    3d22:	409d      	lsls	r5, r3
    3d24:	432f      	orrs	r7, r5
    3d26:	1e7d      	subs	r5, r7, #1
    3d28:	41af      	sbcs	r7, r5
    3d2a:	2400      	movs	r4, #0
    3d2c:	430f      	orrs	r7, r1
    3d2e:	2600      	movs	r6, #0
    3d30:	e78e      	b.n	3c50 <__aeabi_dsub+0x244>
    3d32:	002b      	movs	r3, r5
    3d34:	000f      	movs	r7, r1
    3d36:	3b20      	subs	r3, #32
    3d38:	40df      	lsrs	r7, r3
    3d3a:	2d20      	cmp	r5, #32
    3d3c:	d071      	beq.n	3e22 <__aeabi_dsub+0x416>
    3d3e:	2340      	movs	r3, #64	; 0x40
    3d40:	1b5d      	subs	r5, r3, r5
    3d42:	40a9      	lsls	r1, r5
    3d44:	430a      	orrs	r2, r1
    3d46:	1e51      	subs	r1, r2, #1
    3d48:	418a      	sbcs	r2, r1
    3d4a:	2100      	movs	r1, #0
    3d4c:	4317      	orrs	r7, r2
    3d4e:	e6af      	b.n	3ab0 <__aeabi_dsub+0xa4>
    3d50:	000007ff 	.word	0x000007ff
    3d54:	ff7fffff 	.word	0xff7fffff
    3d58:	800fffff 	.word	0x800fffff
    3d5c:	2e00      	cmp	r6, #0
    3d5e:	d03e      	beq.n	3dde <__aeabi_dsub+0x3d2>
    3d60:	4eb3      	ldr	r6, [pc, #716]	; (4030 <__aeabi_dsub+0x624>)
    3d62:	45b4      	cmp	ip, r6
    3d64:	d045      	beq.n	3df2 <__aeabi_dsub+0x3e6>
    3d66:	2680      	movs	r6, #128	; 0x80
    3d68:	0436      	lsls	r6, r6, #16
    3d6a:	426d      	negs	r5, r5
    3d6c:	4334      	orrs	r4, r6
    3d6e:	2d38      	cmp	r5, #56	; 0x38
    3d70:	dd00      	ble.n	3d74 <__aeabi_dsub+0x368>
    3d72:	e0a8      	b.n	3ec6 <__aeabi_dsub+0x4ba>
    3d74:	2d1f      	cmp	r5, #31
    3d76:	dd00      	ble.n	3d7a <__aeabi_dsub+0x36e>
    3d78:	e11f      	b.n	3fba <__aeabi_dsub+0x5ae>
    3d7a:	2620      	movs	r6, #32
    3d7c:	0027      	movs	r7, r4
    3d7e:	4650      	mov	r0, sl
    3d80:	1b76      	subs	r6, r6, r5
    3d82:	40b7      	lsls	r7, r6
    3d84:	40e8      	lsrs	r0, r5
    3d86:	4307      	orrs	r7, r0
    3d88:	4650      	mov	r0, sl
    3d8a:	40b0      	lsls	r0, r6
    3d8c:	1e46      	subs	r6, r0, #1
    3d8e:	41b0      	sbcs	r0, r6
    3d90:	40ec      	lsrs	r4, r5
    3d92:	4338      	orrs	r0, r7
    3d94:	1a17      	subs	r7, r2, r0
    3d96:	42ba      	cmp	r2, r7
    3d98:	4192      	sbcs	r2, r2
    3d9a:	1b0c      	subs	r4, r1, r4
    3d9c:	4252      	negs	r2, r2
    3d9e:	1aa4      	subs	r4, r4, r2
    3da0:	4666      	mov	r6, ip
    3da2:	4698      	mov	r8, r3
    3da4:	e68b      	b.n	3abe <__aeabi_dsub+0xb2>
    3da6:	4664      	mov	r4, ip
    3da8:	4667      	mov	r7, ip
    3daa:	432c      	orrs	r4, r5
    3dac:	d000      	beq.n	3db0 <__aeabi_dsub+0x3a4>
    3dae:	e68b      	b.n	3ac8 <__aeabi_dsub+0xbc>
    3db0:	2500      	movs	r5, #0
    3db2:	2600      	movs	r6, #0
    3db4:	2700      	movs	r7, #0
    3db6:	e6ea      	b.n	3b8e <__aeabi_dsub+0x182>
    3db8:	001e      	movs	r6, r3
    3dba:	e6ad      	b.n	3b18 <__aeabi_dsub+0x10c>
    3dbc:	2b1f      	cmp	r3, #31
    3dbe:	dc60      	bgt.n	3e82 <__aeabi_dsub+0x476>
    3dc0:	2720      	movs	r7, #32
    3dc2:	1af8      	subs	r0, r7, r3
    3dc4:	000f      	movs	r7, r1
    3dc6:	4684      	mov	ip, r0
    3dc8:	4087      	lsls	r7, r0
    3dca:	0010      	movs	r0, r2
    3dcc:	40d8      	lsrs	r0, r3
    3dce:	4307      	orrs	r7, r0
    3dd0:	4660      	mov	r0, ip
    3dd2:	4082      	lsls	r2, r0
    3dd4:	1e50      	subs	r0, r2, #1
    3dd6:	4182      	sbcs	r2, r0
    3dd8:	40d9      	lsrs	r1, r3
    3dda:	4317      	orrs	r7, r2
    3ddc:	e6f5      	b.n	3bca <__aeabi_dsub+0x1be>
    3dde:	0026      	movs	r6, r4
    3de0:	4650      	mov	r0, sl
    3de2:	4306      	orrs	r6, r0
    3de4:	d005      	beq.n	3df2 <__aeabi_dsub+0x3e6>
    3de6:	43ed      	mvns	r5, r5
    3de8:	2d00      	cmp	r5, #0
    3dea:	d0d3      	beq.n	3d94 <__aeabi_dsub+0x388>
    3dec:	4e90      	ldr	r6, [pc, #576]	; (4030 <__aeabi_dsub+0x624>)
    3dee:	45b4      	cmp	ip, r6
    3df0:	d1bd      	bne.n	3d6e <__aeabi_dsub+0x362>
    3df2:	000c      	movs	r4, r1
    3df4:	0017      	movs	r7, r2
    3df6:	4666      	mov	r6, ip
    3df8:	4698      	mov	r8, r3
    3dfa:	e68d      	b.n	3b18 <__aeabi_dsub+0x10c>
    3dfc:	488c      	ldr	r0, [pc, #560]	; (4030 <__aeabi_dsub+0x624>)
    3dfe:	4283      	cmp	r3, r0
    3e00:	d00b      	beq.n	3e1a <__aeabi_dsub+0x40e>
    3e02:	4663      	mov	r3, ip
    3e04:	e6d9      	b.n	3bba <__aeabi_dsub+0x1ae>
    3e06:	2d00      	cmp	r5, #0
    3e08:	d000      	beq.n	3e0c <__aeabi_dsub+0x400>
    3e0a:	e096      	b.n	3f3a <__aeabi_dsub+0x52e>
    3e0c:	0008      	movs	r0, r1
    3e0e:	4310      	orrs	r0, r2
    3e10:	d100      	bne.n	3e14 <__aeabi_dsub+0x408>
    3e12:	e0e2      	b.n	3fda <__aeabi_dsub+0x5ce>
    3e14:	000c      	movs	r4, r1
    3e16:	0017      	movs	r7, r2
    3e18:	4698      	mov	r8, r3
    3e1a:	4e85      	ldr	r6, [pc, #532]	; (4030 <__aeabi_dsub+0x624>)
    3e1c:	e67c      	b.n	3b18 <__aeabi_dsub+0x10c>
    3e1e:	2500      	movs	r5, #0
    3e20:	e780      	b.n	3d24 <__aeabi_dsub+0x318>
    3e22:	2100      	movs	r1, #0
    3e24:	e78e      	b.n	3d44 <__aeabi_dsub+0x338>
    3e26:	0023      	movs	r3, r4
    3e28:	4650      	mov	r0, sl
    3e2a:	4303      	orrs	r3, r0
    3e2c:	2e00      	cmp	r6, #0
    3e2e:	d000      	beq.n	3e32 <__aeabi_dsub+0x426>
    3e30:	e0a8      	b.n	3f84 <__aeabi_dsub+0x578>
    3e32:	2b00      	cmp	r3, #0
    3e34:	d100      	bne.n	3e38 <__aeabi_dsub+0x42c>
    3e36:	e0de      	b.n	3ff6 <__aeabi_dsub+0x5ea>
    3e38:	000b      	movs	r3, r1
    3e3a:	4313      	orrs	r3, r2
    3e3c:	d100      	bne.n	3e40 <__aeabi_dsub+0x434>
    3e3e:	e66b      	b.n	3b18 <__aeabi_dsub+0x10c>
    3e40:	4452      	add	r2, sl
    3e42:	4552      	cmp	r2, sl
    3e44:	4180      	sbcs	r0, r0
    3e46:	1864      	adds	r4, r4, r1
    3e48:	4240      	negs	r0, r0
    3e4a:	1824      	adds	r4, r4, r0
    3e4c:	0017      	movs	r7, r2
    3e4e:	0223      	lsls	r3, r4, #8
    3e50:	d400      	bmi.n	3e54 <__aeabi_dsub+0x448>
    3e52:	e6fd      	b.n	3c50 <__aeabi_dsub+0x244>
    3e54:	4b77      	ldr	r3, [pc, #476]	; (4034 <__aeabi_dsub+0x628>)
    3e56:	4666      	mov	r6, ip
    3e58:	401c      	ands	r4, r3
    3e5a:	e65d      	b.n	3b18 <__aeabi_dsub+0x10c>
    3e5c:	0025      	movs	r5, r4
    3e5e:	4650      	mov	r0, sl
    3e60:	4305      	orrs	r5, r0
    3e62:	2e00      	cmp	r6, #0
    3e64:	d1cf      	bne.n	3e06 <__aeabi_dsub+0x3fa>
    3e66:	2d00      	cmp	r5, #0
    3e68:	d14f      	bne.n	3f0a <__aeabi_dsub+0x4fe>
    3e6a:	000c      	movs	r4, r1
    3e6c:	4314      	orrs	r4, r2
    3e6e:	d100      	bne.n	3e72 <__aeabi_dsub+0x466>
    3e70:	e0a0      	b.n	3fb4 <__aeabi_dsub+0x5a8>
    3e72:	000c      	movs	r4, r1
    3e74:	0017      	movs	r7, r2
    3e76:	4698      	mov	r8, r3
    3e78:	e64e      	b.n	3b18 <__aeabi_dsub+0x10c>
    3e7a:	4666      	mov	r6, ip
    3e7c:	2400      	movs	r4, #0
    3e7e:	2700      	movs	r7, #0
    3e80:	e685      	b.n	3b8e <__aeabi_dsub+0x182>
    3e82:	001f      	movs	r7, r3
    3e84:	0008      	movs	r0, r1
    3e86:	3f20      	subs	r7, #32
    3e88:	40f8      	lsrs	r0, r7
    3e8a:	0007      	movs	r7, r0
    3e8c:	2b20      	cmp	r3, #32
    3e8e:	d100      	bne.n	3e92 <__aeabi_dsub+0x486>
    3e90:	e08e      	b.n	3fb0 <__aeabi_dsub+0x5a4>
    3e92:	2040      	movs	r0, #64	; 0x40
    3e94:	1ac3      	subs	r3, r0, r3
    3e96:	4099      	lsls	r1, r3
    3e98:	430a      	orrs	r2, r1
    3e9a:	1e51      	subs	r1, r2, #1
    3e9c:	418a      	sbcs	r2, r1
    3e9e:	2100      	movs	r1, #0
    3ea0:	4317      	orrs	r7, r2
    3ea2:	e692      	b.n	3bca <__aeabi_dsub+0x1be>
    3ea4:	2e00      	cmp	r6, #0
    3ea6:	d114      	bne.n	3ed2 <__aeabi_dsub+0x4c6>
    3ea8:	0026      	movs	r6, r4
    3eaa:	4650      	mov	r0, sl
    3eac:	4306      	orrs	r6, r0
    3eae:	d062      	beq.n	3f76 <__aeabi_dsub+0x56a>
    3eb0:	43db      	mvns	r3, r3
    3eb2:	2b00      	cmp	r3, #0
    3eb4:	d15c      	bne.n	3f70 <__aeabi_dsub+0x564>
    3eb6:	1887      	adds	r7, r0, r2
    3eb8:	4297      	cmp	r7, r2
    3eba:	4192      	sbcs	r2, r2
    3ebc:	1864      	adds	r4, r4, r1
    3ebe:	4252      	negs	r2, r2
    3ec0:	18a4      	adds	r4, r4, r2
    3ec2:	4666      	mov	r6, ip
    3ec4:	e687      	b.n	3bd6 <__aeabi_dsub+0x1ca>
    3ec6:	4650      	mov	r0, sl
    3ec8:	4320      	orrs	r0, r4
    3eca:	1e44      	subs	r4, r0, #1
    3ecc:	41a0      	sbcs	r0, r4
    3ece:	2400      	movs	r4, #0
    3ed0:	e760      	b.n	3d94 <__aeabi_dsub+0x388>
    3ed2:	4e57      	ldr	r6, [pc, #348]	; (4030 <__aeabi_dsub+0x624>)
    3ed4:	45b4      	cmp	ip, r6
    3ed6:	d04e      	beq.n	3f76 <__aeabi_dsub+0x56a>
    3ed8:	2680      	movs	r6, #128	; 0x80
    3eda:	0436      	lsls	r6, r6, #16
    3edc:	425b      	negs	r3, r3
    3ede:	4334      	orrs	r4, r6
    3ee0:	2b38      	cmp	r3, #56	; 0x38
    3ee2:	dd00      	ble.n	3ee6 <__aeabi_dsub+0x4da>
    3ee4:	e07f      	b.n	3fe6 <__aeabi_dsub+0x5da>
    3ee6:	2b1f      	cmp	r3, #31
    3ee8:	dd00      	ble.n	3eec <__aeabi_dsub+0x4e0>
    3eea:	e08b      	b.n	4004 <__aeabi_dsub+0x5f8>
    3eec:	2620      	movs	r6, #32
    3eee:	0027      	movs	r7, r4
    3ef0:	4650      	mov	r0, sl
    3ef2:	1af6      	subs	r6, r6, r3
    3ef4:	40b7      	lsls	r7, r6
    3ef6:	40d8      	lsrs	r0, r3
    3ef8:	4307      	orrs	r7, r0
    3efa:	4650      	mov	r0, sl
    3efc:	40b0      	lsls	r0, r6
    3efe:	1e46      	subs	r6, r0, #1
    3f00:	41b0      	sbcs	r0, r6
    3f02:	4307      	orrs	r7, r0
    3f04:	40dc      	lsrs	r4, r3
    3f06:	18bf      	adds	r7, r7, r2
    3f08:	e7d6      	b.n	3eb8 <__aeabi_dsub+0x4ac>
    3f0a:	000d      	movs	r5, r1
    3f0c:	4315      	orrs	r5, r2
    3f0e:	d100      	bne.n	3f12 <__aeabi_dsub+0x506>
    3f10:	e602      	b.n	3b18 <__aeabi_dsub+0x10c>
    3f12:	4650      	mov	r0, sl
    3f14:	1a80      	subs	r0, r0, r2
    3f16:	4582      	cmp	sl, r0
    3f18:	41bf      	sbcs	r7, r7
    3f1a:	1a65      	subs	r5, r4, r1
    3f1c:	427f      	negs	r7, r7
    3f1e:	1bed      	subs	r5, r5, r7
    3f20:	4684      	mov	ip, r0
    3f22:	0228      	lsls	r0, r5, #8
    3f24:	d400      	bmi.n	3f28 <__aeabi_dsub+0x51c>
    3f26:	e68d      	b.n	3c44 <__aeabi_dsub+0x238>
    3f28:	4650      	mov	r0, sl
    3f2a:	1a17      	subs	r7, r2, r0
    3f2c:	42ba      	cmp	r2, r7
    3f2e:	4192      	sbcs	r2, r2
    3f30:	1b0c      	subs	r4, r1, r4
    3f32:	4252      	negs	r2, r2
    3f34:	1aa4      	subs	r4, r4, r2
    3f36:	4698      	mov	r8, r3
    3f38:	e5ee      	b.n	3b18 <__aeabi_dsub+0x10c>
    3f3a:	000d      	movs	r5, r1
    3f3c:	4315      	orrs	r5, r2
    3f3e:	d100      	bne.n	3f42 <__aeabi_dsub+0x536>
    3f40:	e76b      	b.n	3e1a <__aeabi_dsub+0x40e>
    3f42:	4650      	mov	r0, sl
    3f44:	0767      	lsls	r7, r4, #29
    3f46:	08c0      	lsrs	r0, r0, #3
    3f48:	4307      	orrs	r7, r0
    3f4a:	2080      	movs	r0, #128	; 0x80
    3f4c:	08e4      	lsrs	r4, r4, #3
    3f4e:	0300      	lsls	r0, r0, #12
    3f50:	4204      	tst	r4, r0
    3f52:	d007      	beq.n	3f64 <__aeabi_dsub+0x558>
    3f54:	08cd      	lsrs	r5, r1, #3
    3f56:	4205      	tst	r5, r0
    3f58:	d104      	bne.n	3f64 <__aeabi_dsub+0x558>
    3f5a:	002c      	movs	r4, r5
    3f5c:	4698      	mov	r8, r3
    3f5e:	08d7      	lsrs	r7, r2, #3
    3f60:	0749      	lsls	r1, r1, #29
    3f62:	430f      	orrs	r7, r1
    3f64:	0f7b      	lsrs	r3, r7, #29
    3f66:	00e4      	lsls	r4, r4, #3
    3f68:	431c      	orrs	r4, r3
    3f6a:	00ff      	lsls	r7, r7, #3
    3f6c:	4e30      	ldr	r6, [pc, #192]	; (4030 <__aeabi_dsub+0x624>)
    3f6e:	e5d3      	b.n	3b18 <__aeabi_dsub+0x10c>
    3f70:	4e2f      	ldr	r6, [pc, #188]	; (4030 <__aeabi_dsub+0x624>)
    3f72:	45b4      	cmp	ip, r6
    3f74:	d1b4      	bne.n	3ee0 <__aeabi_dsub+0x4d4>
    3f76:	000c      	movs	r4, r1
    3f78:	0017      	movs	r7, r2
    3f7a:	4666      	mov	r6, ip
    3f7c:	e5cc      	b.n	3b18 <__aeabi_dsub+0x10c>
    3f7e:	2700      	movs	r7, #0
    3f80:	2400      	movs	r4, #0
    3f82:	e5e8      	b.n	3b56 <__aeabi_dsub+0x14a>
    3f84:	2b00      	cmp	r3, #0
    3f86:	d039      	beq.n	3ffc <__aeabi_dsub+0x5f0>
    3f88:	000b      	movs	r3, r1
    3f8a:	4313      	orrs	r3, r2
    3f8c:	d100      	bne.n	3f90 <__aeabi_dsub+0x584>
    3f8e:	e744      	b.n	3e1a <__aeabi_dsub+0x40e>
    3f90:	08c0      	lsrs	r0, r0, #3
    3f92:	0767      	lsls	r7, r4, #29
    3f94:	4307      	orrs	r7, r0
    3f96:	2080      	movs	r0, #128	; 0x80
    3f98:	08e4      	lsrs	r4, r4, #3
    3f9a:	0300      	lsls	r0, r0, #12
    3f9c:	4204      	tst	r4, r0
    3f9e:	d0e1      	beq.n	3f64 <__aeabi_dsub+0x558>
    3fa0:	08cb      	lsrs	r3, r1, #3
    3fa2:	4203      	tst	r3, r0
    3fa4:	d1de      	bne.n	3f64 <__aeabi_dsub+0x558>
    3fa6:	08d7      	lsrs	r7, r2, #3
    3fa8:	0749      	lsls	r1, r1, #29
    3faa:	430f      	orrs	r7, r1
    3fac:	001c      	movs	r4, r3
    3fae:	e7d9      	b.n	3f64 <__aeabi_dsub+0x558>
    3fb0:	2100      	movs	r1, #0
    3fb2:	e771      	b.n	3e98 <__aeabi_dsub+0x48c>
    3fb4:	2500      	movs	r5, #0
    3fb6:	2700      	movs	r7, #0
    3fb8:	e5e9      	b.n	3b8e <__aeabi_dsub+0x182>
    3fba:	002e      	movs	r6, r5
    3fbc:	0027      	movs	r7, r4
    3fbe:	3e20      	subs	r6, #32
    3fc0:	40f7      	lsrs	r7, r6
    3fc2:	2d20      	cmp	r5, #32
    3fc4:	d02f      	beq.n	4026 <__aeabi_dsub+0x61a>
    3fc6:	2640      	movs	r6, #64	; 0x40
    3fc8:	1b75      	subs	r5, r6, r5
    3fca:	40ac      	lsls	r4, r5
    3fcc:	4650      	mov	r0, sl
    3fce:	4320      	orrs	r0, r4
    3fd0:	1e44      	subs	r4, r0, #1
    3fd2:	41a0      	sbcs	r0, r4
    3fd4:	2400      	movs	r4, #0
    3fd6:	4338      	orrs	r0, r7
    3fd8:	e6dc      	b.n	3d94 <__aeabi_dsub+0x388>
    3fda:	2480      	movs	r4, #128	; 0x80
    3fdc:	2500      	movs	r5, #0
    3fde:	0324      	lsls	r4, r4, #12
    3fe0:	4e13      	ldr	r6, [pc, #76]	; (4030 <__aeabi_dsub+0x624>)
    3fe2:	2700      	movs	r7, #0
    3fe4:	e5d3      	b.n	3b8e <__aeabi_dsub+0x182>
    3fe6:	4650      	mov	r0, sl
    3fe8:	4320      	orrs	r0, r4
    3fea:	0007      	movs	r7, r0
    3fec:	1e78      	subs	r0, r7, #1
    3fee:	4187      	sbcs	r7, r0
    3ff0:	2400      	movs	r4, #0
    3ff2:	18bf      	adds	r7, r7, r2
    3ff4:	e760      	b.n	3eb8 <__aeabi_dsub+0x4ac>
    3ff6:	000c      	movs	r4, r1
    3ff8:	0017      	movs	r7, r2
    3ffa:	e58d      	b.n	3b18 <__aeabi_dsub+0x10c>
    3ffc:	000c      	movs	r4, r1
    3ffe:	0017      	movs	r7, r2
    4000:	4e0b      	ldr	r6, [pc, #44]	; (4030 <__aeabi_dsub+0x624>)
    4002:	e589      	b.n	3b18 <__aeabi_dsub+0x10c>
    4004:	001e      	movs	r6, r3
    4006:	0027      	movs	r7, r4
    4008:	3e20      	subs	r6, #32
    400a:	40f7      	lsrs	r7, r6
    400c:	2b20      	cmp	r3, #32
    400e:	d00c      	beq.n	402a <__aeabi_dsub+0x61e>
    4010:	2640      	movs	r6, #64	; 0x40
    4012:	1af3      	subs	r3, r6, r3
    4014:	409c      	lsls	r4, r3
    4016:	4650      	mov	r0, sl
    4018:	4320      	orrs	r0, r4
    401a:	1e44      	subs	r4, r0, #1
    401c:	41a0      	sbcs	r0, r4
    401e:	4307      	orrs	r7, r0
    4020:	2400      	movs	r4, #0
    4022:	18bf      	adds	r7, r7, r2
    4024:	e748      	b.n	3eb8 <__aeabi_dsub+0x4ac>
    4026:	2400      	movs	r4, #0
    4028:	e7d0      	b.n	3fcc <__aeabi_dsub+0x5c0>
    402a:	2400      	movs	r4, #0
    402c:	e7f3      	b.n	4016 <__aeabi_dsub+0x60a>
    402e:	46c0      	nop			; (mov r8, r8)
    4030:	000007ff 	.word	0x000007ff
    4034:	ff7fffff 	.word	0xff7fffff

00004038 <__aeabi_d2iz>:
    4038:	b530      	push	{r4, r5, lr}
    403a:	4d13      	ldr	r5, [pc, #76]	; (4088 <__aeabi_d2iz+0x50>)
    403c:	030a      	lsls	r2, r1, #12
    403e:	004b      	lsls	r3, r1, #1
    4040:	0b12      	lsrs	r2, r2, #12
    4042:	0d5b      	lsrs	r3, r3, #21
    4044:	0fc9      	lsrs	r1, r1, #31
    4046:	2400      	movs	r4, #0
    4048:	42ab      	cmp	r3, r5
    404a:	dd10      	ble.n	406e <__aeabi_d2iz+0x36>
    404c:	4c0f      	ldr	r4, [pc, #60]	; (408c <__aeabi_d2iz+0x54>)
    404e:	42a3      	cmp	r3, r4
    4050:	dc0f      	bgt.n	4072 <__aeabi_d2iz+0x3a>
    4052:	2480      	movs	r4, #128	; 0x80
    4054:	4d0e      	ldr	r5, [pc, #56]	; (4090 <__aeabi_d2iz+0x58>)
    4056:	0364      	lsls	r4, r4, #13
    4058:	4322      	orrs	r2, r4
    405a:	1aed      	subs	r5, r5, r3
    405c:	2d1f      	cmp	r5, #31
    405e:	dd0b      	ble.n	4078 <__aeabi_d2iz+0x40>
    4060:	480c      	ldr	r0, [pc, #48]	; (4094 <__aeabi_d2iz+0x5c>)
    4062:	1ac3      	subs	r3, r0, r3
    4064:	40da      	lsrs	r2, r3
    4066:	4254      	negs	r4, r2
    4068:	2900      	cmp	r1, #0
    406a:	d100      	bne.n	406e <__aeabi_d2iz+0x36>
    406c:	0014      	movs	r4, r2
    406e:	0020      	movs	r0, r4
    4070:	bd30      	pop	{r4, r5, pc}
    4072:	4b09      	ldr	r3, [pc, #36]	; (4098 <__aeabi_d2iz+0x60>)
    4074:	18cc      	adds	r4, r1, r3
    4076:	e7fa      	b.n	406e <__aeabi_d2iz+0x36>
    4078:	4c08      	ldr	r4, [pc, #32]	; (409c <__aeabi_d2iz+0x64>)
    407a:	40e8      	lsrs	r0, r5
    407c:	46a4      	mov	ip, r4
    407e:	4463      	add	r3, ip
    4080:	409a      	lsls	r2, r3
    4082:	4302      	orrs	r2, r0
    4084:	e7ef      	b.n	4066 <__aeabi_d2iz+0x2e>
    4086:	46c0      	nop			; (mov r8, r8)
    4088:	000003fe 	.word	0x000003fe
    408c:	0000041d 	.word	0x0000041d
    4090:	00000433 	.word	0x00000433
    4094:	00000413 	.word	0x00000413
    4098:	7fffffff 	.word	0x7fffffff
    409c:	fffffbed 	.word	0xfffffbed

000040a0 <__aeabi_i2d>:
    40a0:	b570      	push	{r4, r5, r6, lr}
    40a2:	2800      	cmp	r0, #0
    40a4:	d030      	beq.n	4108 <__aeabi_i2d+0x68>
    40a6:	17c3      	asrs	r3, r0, #31
    40a8:	18c4      	adds	r4, r0, r3
    40aa:	405c      	eors	r4, r3
    40ac:	0fc5      	lsrs	r5, r0, #31
    40ae:	0020      	movs	r0, r4
    40b0:	f000 f8fa 	bl	42a8 <__clzsi2>
    40b4:	4b17      	ldr	r3, [pc, #92]	; (4114 <__aeabi_i2d+0x74>)
    40b6:	4a18      	ldr	r2, [pc, #96]	; (4118 <__aeabi_i2d+0x78>)
    40b8:	1a1b      	subs	r3, r3, r0
    40ba:	1ad2      	subs	r2, r2, r3
    40bc:	2a1f      	cmp	r2, #31
    40be:	dd18      	ble.n	40f2 <__aeabi_i2d+0x52>
    40c0:	4a16      	ldr	r2, [pc, #88]	; (411c <__aeabi_i2d+0x7c>)
    40c2:	1ad2      	subs	r2, r2, r3
    40c4:	4094      	lsls	r4, r2
    40c6:	2200      	movs	r2, #0
    40c8:	0324      	lsls	r4, r4, #12
    40ca:	055b      	lsls	r3, r3, #21
    40cc:	0b24      	lsrs	r4, r4, #12
    40ce:	0d5b      	lsrs	r3, r3, #21
    40d0:	2100      	movs	r1, #0
    40d2:	0010      	movs	r0, r2
    40d4:	0324      	lsls	r4, r4, #12
    40d6:	0d0a      	lsrs	r2, r1, #20
    40d8:	0b24      	lsrs	r4, r4, #12
    40da:	0512      	lsls	r2, r2, #20
    40dc:	4322      	orrs	r2, r4
    40de:	4c10      	ldr	r4, [pc, #64]	; (4120 <__aeabi_i2d+0x80>)
    40e0:	051b      	lsls	r3, r3, #20
    40e2:	4022      	ands	r2, r4
    40e4:	4313      	orrs	r3, r2
    40e6:	005b      	lsls	r3, r3, #1
    40e8:	07ed      	lsls	r5, r5, #31
    40ea:	085b      	lsrs	r3, r3, #1
    40ec:	432b      	orrs	r3, r5
    40ee:	0019      	movs	r1, r3
    40f0:	bd70      	pop	{r4, r5, r6, pc}
    40f2:	0021      	movs	r1, r4
    40f4:	4091      	lsls	r1, r2
    40f6:	000a      	movs	r2, r1
    40f8:	210b      	movs	r1, #11
    40fa:	1a08      	subs	r0, r1, r0
    40fc:	40c4      	lsrs	r4, r0
    40fe:	055b      	lsls	r3, r3, #21
    4100:	0324      	lsls	r4, r4, #12
    4102:	0b24      	lsrs	r4, r4, #12
    4104:	0d5b      	lsrs	r3, r3, #21
    4106:	e7e3      	b.n	40d0 <__aeabi_i2d+0x30>
    4108:	2500      	movs	r5, #0
    410a:	2300      	movs	r3, #0
    410c:	2400      	movs	r4, #0
    410e:	2200      	movs	r2, #0
    4110:	e7de      	b.n	40d0 <__aeabi_i2d+0x30>
    4112:	46c0      	nop			; (mov r8, r8)
    4114:	0000041e 	.word	0x0000041e
    4118:	00000433 	.word	0x00000433
    411c:	00000413 	.word	0x00000413
    4120:	800fffff 	.word	0x800fffff

00004124 <__aeabi_ui2d>:
    4124:	b510      	push	{r4, lr}
    4126:	1e04      	subs	r4, r0, #0
    4128:	d028      	beq.n	417c <__aeabi_ui2d+0x58>
    412a:	f000 f8bd 	bl	42a8 <__clzsi2>
    412e:	4b15      	ldr	r3, [pc, #84]	; (4184 <__aeabi_ui2d+0x60>)
    4130:	4a15      	ldr	r2, [pc, #84]	; (4188 <__aeabi_ui2d+0x64>)
    4132:	1a1b      	subs	r3, r3, r0
    4134:	1ad2      	subs	r2, r2, r3
    4136:	2a1f      	cmp	r2, #31
    4138:	dd15      	ble.n	4166 <__aeabi_ui2d+0x42>
    413a:	4a14      	ldr	r2, [pc, #80]	; (418c <__aeabi_ui2d+0x68>)
    413c:	1ad2      	subs	r2, r2, r3
    413e:	4094      	lsls	r4, r2
    4140:	2200      	movs	r2, #0
    4142:	0324      	lsls	r4, r4, #12
    4144:	055b      	lsls	r3, r3, #21
    4146:	0b24      	lsrs	r4, r4, #12
    4148:	0d5b      	lsrs	r3, r3, #21
    414a:	2100      	movs	r1, #0
    414c:	0010      	movs	r0, r2
    414e:	0324      	lsls	r4, r4, #12
    4150:	0d0a      	lsrs	r2, r1, #20
    4152:	0b24      	lsrs	r4, r4, #12
    4154:	0512      	lsls	r2, r2, #20
    4156:	4322      	orrs	r2, r4
    4158:	4c0d      	ldr	r4, [pc, #52]	; (4190 <__aeabi_ui2d+0x6c>)
    415a:	051b      	lsls	r3, r3, #20
    415c:	4022      	ands	r2, r4
    415e:	4313      	orrs	r3, r2
    4160:	005b      	lsls	r3, r3, #1
    4162:	0859      	lsrs	r1, r3, #1
    4164:	bd10      	pop	{r4, pc}
    4166:	0021      	movs	r1, r4
    4168:	4091      	lsls	r1, r2
    416a:	000a      	movs	r2, r1
    416c:	210b      	movs	r1, #11
    416e:	1a08      	subs	r0, r1, r0
    4170:	40c4      	lsrs	r4, r0
    4172:	055b      	lsls	r3, r3, #21
    4174:	0324      	lsls	r4, r4, #12
    4176:	0b24      	lsrs	r4, r4, #12
    4178:	0d5b      	lsrs	r3, r3, #21
    417a:	e7e6      	b.n	414a <__aeabi_ui2d+0x26>
    417c:	2300      	movs	r3, #0
    417e:	2400      	movs	r4, #0
    4180:	2200      	movs	r2, #0
    4182:	e7e2      	b.n	414a <__aeabi_ui2d+0x26>
    4184:	0000041e 	.word	0x0000041e
    4188:	00000433 	.word	0x00000433
    418c:	00000413 	.word	0x00000413
    4190:	800fffff 	.word	0x800fffff

00004194 <__aeabi_d2f>:
    4194:	b5f0      	push	{r4, r5, r6, r7, lr}
    4196:	004c      	lsls	r4, r1, #1
    4198:	0d64      	lsrs	r4, r4, #21
    419a:	030b      	lsls	r3, r1, #12
    419c:	1c62      	adds	r2, r4, #1
    419e:	0f45      	lsrs	r5, r0, #29
    41a0:	0a5b      	lsrs	r3, r3, #9
    41a2:	0552      	lsls	r2, r2, #21
    41a4:	432b      	orrs	r3, r5
    41a6:	0fc9      	lsrs	r1, r1, #31
    41a8:	00c5      	lsls	r5, r0, #3
    41aa:	0d52      	lsrs	r2, r2, #21
    41ac:	2a01      	cmp	r2, #1
    41ae:	dd28      	ble.n	4202 <__aeabi_d2f+0x6e>
    41b0:	4a3a      	ldr	r2, [pc, #232]	; (429c <__aeabi_d2f+0x108>)
    41b2:	18a6      	adds	r6, r4, r2
    41b4:	2efe      	cmp	r6, #254	; 0xfe
    41b6:	dc1b      	bgt.n	41f0 <__aeabi_d2f+0x5c>
    41b8:	2e00      	cmp	r6, #0
    41ba:	dd3e      	ble.n	423a <__aeabi_d2f+0xa6>
    41bc:	0180      	lsls	r0, r0, #6
    41be:	0002      	movs	r2, r0
    41c0:	1e50      	subs	r0, r2, #1
    41c2:	4182      	sbcs	r2, r0
    41c4:	0f6d      	lsrs	r5, r5, #29
    41c6:	432a      	orrs	r2, r5
    41c8:	00db      	lsls	r3, r3, #3
    41ca:	4313      	orrs	r3, r2
    41cc:	075a      	lsls	r2, r3, #29
    41ce:	d004      	beq.n	41da <__aeabi_d2f+0x46>
    41d0:	220f      	movs	r2, #15
    41d2:	401a      	ands	r2, r3
    41d4:	2a04      	cmp	r2, #4
    41d6:	d000      	beq.n	41da <__aeabi_d2f+0x46>
    41d8:	3304      	adds	r3, #4
    41da:	2280      	movs	r2, #128	; 0x80
    41dc:	04d2      	lsls	r2, r2, #19
    41de:	401a      	ands	r2, r3
    41e0:	d05a      	beq.n	4298 <__aeabi_d2f+0x104>
    41e2:	3601      	adds	r6, #1
    41e4:	2eff      	cmp	r6, #255	; 0xff
    41e6:	d003      	beq.n	41f0 <__aeabi_d2f+0x5c>
    41e8:	019b      	lsls	r3, r3, #6
    41ea:	0a5b      	lsrs	r3, r3, #9
    41ec:	b2f4      	uxtb	r4, r6
    41ee:	e001      	b.n	41f4 <__aeabi_d2f+0x60>
    41f0:	24ff      	movs	r4, #255	; 0xff
    41f2:	2300      	movs	r3, #0
    41f4:	0258      	lsls	r0, r3, #9
    41f6:	05e4      	lsls	r4, r4, #23
    41f8:	0a40      	lsrs	r0, r0, #9
    41fa:	07c9      	lsls	r1, r1, #31
    41fc:	4320      	orrs	r0, r4
    41fe:	4308      	orrs	r0, r1
    4200:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4202:	2c00      	cmp	r4, #0
    4204:	d007      	beq.n	4216 <__aeabi_d2f+0x82>
    4206:	431d      	orrs	r5, r3
    4208:	d0f2      	beq.n	41f0 <__aeabi_d2f+0x5c>
    420a:	2080      	movs	r0, #128	; 0x80
    420c:	00db      	lsls	r3, r3, #3
    420e:	0480      	lsls	r0, r0, #18
    4210:	4303      	orrs	r3, r0
    4212:	26ff      	movs	r6, #255	; 0xff
    4214:	e7da      	b.n	41cc <__aeabi_d2f+0x38>
    4216:	432b      	orrs	r3, r5
    4218:	d003      	beq.n	4222 <__aeabi_d2f+0x8e>
    421a:	2305      	movs	r3, #5
    421c:	08db      	lsrs	r3, r3, #3
    421e:	2cff      	cmp	r4, #255	; 0xff
    4220:	d003      	beq.n	422a <__aeabi_d2f+0x96>
    4222:	025b      	lsls	r3, r3, #9
    4224:	0a5b      	lsrs	r3, r3, #9
    4226:	b2e4      	uxtb	r4, r4
    4228:	e7e4      	b.n	41f4 <__aeabi_d2f+0x60>
    422a:	2b00      	cmp	r3, #0
    422c:	d032      	beq.n	4294 <__aeabi_d2f+0x100>
    422e:	2080      	movs	r0, #128	; 0x80
    4230:	03c0      	lsls	r0, r0, #15
    4232:	4303      	orrs	r3, r0
    4234:	025b      	lsls	r3, r3, #9
    4236:	0a5b      	lsrs	r3, r3, #9
    4238:	e7dc      	b.n	41f4 <__aeabi_d2f+0x60>
    423a:	0032      	movs	r2, r6
    423c:	3217      	adds	r2, #23
    423e:	db14      	blt.n	426a <__aeabi_d2f+0xd6>
    4240:	2280      	movs	r2, #128	; 0x80
    4242:	271e      	movs	r7, #30
    4244:	0412      	lsls	r2, r2, #16
    4246:	4313      	orrs	r3, r2
    4248:	1bbf      	subs	r7, r7, r6
    424a:	2f1f      	cmp	r7, #31
    424c:	dc0f      	bgt.n	426e <__aeabi_d2f+0xda>
    424e:	4a14      	ldr	r2, [pc, #80]	; (42a0 <__aeabi_d2f+0x10c>)
    4250:	4694      	mov	ip, r2
    4252:	4464      	add	r4, ip
    4254:	002a      	movs	r2, r5
    4256:	40a5      	lsls	r5, r4
    4258:	002e      	movs	r6, r5
    425a:	40a3      	lsls	r3, r4
    425c:	1e75      	subs	r5, r6, #1
    425e:	41ae      	sbcs	r6, r5
    4260:	40fa      	lsrs	r2, r7
    4262:	4333      	orrs	r3, r6
    4264:	4313      	orrs	r3, r2
    4266:	2600      	movs	r6, #0
    4268:	e7b0      	b.n	41cc <__aeabi_d2f+0x38>
    426a:	2400      	movs	r4, #0
    426c:	e7d5      	b.n	421a <__aeabi_d2f+0x86>
    426e:	2202      	movs	r2, #2
    4270:	4252      	negs	r2, r2
    4272:	1b96      	subs	r6, r2, r6
    4274:	001a      	movs	r2, r3
    4276:	40f2      	lsrs	r2, r6
    4278:	2f20      	cmp	r7, #32
    427a:	d009      	beq.n	4290 <__aeabi_d2f+0xfc>
    427c:	4809      	ldr	r0, [pc, #36]	; (42a4 <__aeabi_d2f+0x110>)
    427e:	4684      	mov	ip, r0
    4280:	4464      	add	r4, ip
    4282:	40a3      	lsls	r3, r4
    4284:	432b      	orrs	r3, r5
    4286:	1e5d      	subs	r5, r3, #1
    4288:	41ab      	sbcs	r3, r5
    428a:	2600      	movs	r6, #0
    428c:	4313      	orrs	r3, r2
    428e:	e79d      	b.n	41cc <__aeabi_d2f+0x38>
    4290:	2300      	movs	r3, #0
    4292:	e7f7      	b.n	4284 <__aeabi_d2f+0xf0>
    4294:	2300      	movs	r3, #0
    4296:	e7ad      	b.n	41f4 <__aeabi_d2f+0x60>
    4298:	0034      	movs	r4, r6
    429a:	e7bf      	b.n	421c <__aeabi_d2f+0x88>
    429c:	fffffc80 	.word	0xfffffc80
    42a0:	fffffc82 	.word	0xfffffc82
    42a4:	fffffca2 	.word	0xfffffca2

000042a8 <__clzsi2>:
    42a8:	211c      	movs	r1, #28
    42aa:	2301      	movs	r3, #1
    42ac:	041b      	lsls	r3, r3, #16
    42ae:	4298      	cmp	r0, r3
    42b0:	d301      	bcc.n	42b6 <__clzsi2+0xe>
    42b2:	0c00      	lsrs	r0, r0, #16
    42b4:	3910      	subs	r1, #16
    42b6:	0a1b      	lsrs	r3, r3, #8
    42b8:	4298      	cmp	r0, r3
    42ba:	d301      	bcc.n	42c0 <__clzsi2+0x18>
    42bc:	0a00      	lsrs	r0, r0, #8
    42be:	3908      	subs	r1, #8
    42c0:	091b      	lsrs	r3, r3, #4
    42c2:	4298      	cmp	r0, r3
    42c4:	d301      	bcc.n	42ca <__clzsi2+0x22>
    42c6:	0900      	lsrs	r0, r0, #4
    42c8:	3904      	subs	r1, #4
    42ca:	a202      	add	r2, pc, #8	; (adr r2, 42d4 <__clzsi2+0x2c>)
    42cc:	5c10      	ldrb	r0, [r2, r0]
    42ce:	1840      	adds	r0, r0, r1
    42d0:	4770      	bx	lr
    42d2:	46c0      	nop			; (mov r8, r8)
    42d4:	02020304 	.word	0x02020304
    42d8:	01010101 	.word	0x01010101
	...

000042e4 <__clzdi2>:
    42e4:	b510      	push	{r4, lr}
    42e6:	2900      	cmp	r1, #0
    42e8:	d103      	bne.n	42f2 <__clzdi2+0xe>
    42ea:	f7ff ffdd 	bl	42a8 <__clzsi2>
    42ee:	3020      	adds	r0, #32
    42f0:	e002      	b.n	42f8 <__clzdi2+0x14>
    42f2:	1c08      	adds	r0, r1, #0
    42f4:	f7ff ffd8 	bl	42a8 <__clzsi2>
    42f8:	bd10      	pop	{r4, pc}
    42fa:	46c0      	nop			; (mov r8, r8)

000042fc <__libc_init_array>:
    42fc:	b570      	push	{r4, r5, r6, lr}
    42fe:	2600      	movs	r6, #0
    4300:	4d0c      	ldr	r5, [pc, #48]	; (4334 <__libc_init_array+0x38>)
    4302:	4c0d      	ldr	r4, [pc, #52]	; (4338 <__libc_init_array+0x3c>)
    4304:	1b64      	subs	r4, r4, r5
    4306:	10a4      	asrs	r4, r4, #2
    4308:	42a6      	cmp	r6, r4
    430a:	d109      	bne.n	4320 <__libc_init_array+0x24>
    430c:	2600      	movs	r6, #0
    430e:	f000 fdab 	bl	4e68 <_init>
    4312:	4d0a      	ldr	r5, [pc, #40]	; (433c <__libc_init_array+0x40>)
    4314:	4c0a      	ldr	r4, [pc, #40]	; (4340 <__libc_init_array+0x44>)
    4316:	1b64      	subs	r4, r4, r5
    4318:	10a4      	asrs	r4, r4, #2
    431a:	42a6      	cmp	r6, r4
    431c:	d105      	bne.n	432a <__libc_init_array+0x2e>
    431e:	bd70      	pop	{r4, r5, r6, pc}
    4320:	00b3      	lsls	r3, r6, #2
    4322:	58eb      	ldr	r3, [r5, r3]
    4324:	4798      	blx	r3
    4326:	3601      	adds	r6, #1
    4328:	e7ee      	b.n	4308 <__libc_init_array+0xc>
    432a:	00b3      	lsls	r3, r6, #2
    432c:	58eb      	ldr	r3, [r5, r3]
    432e:	4798      	blx	r3
    4330:	3601      	adds	r6, #1
    4332:	e7f2      	b.n	431a <__libc_init_array+0x1e>
    4334:	00004e74 	.word	0x00004e74
    4338:	00004e74 	.word	0x00004e74
    433c:	00004e74 	.word	0x00004e74
    4340:	00004e78 	.word	0x00004e78

00004344 <memset>:
    4344:	0003      	movs	r3, r0
    4346:	1882      	adds	r2, r0, r2
    4348:	4293      	cmp	r3, r2
    434a:	d100      	bne.n	434e <memset+0xa>
    434c:	4770      	bx	lr
    434e:	7019      	strb	r1, [r3, #0]
    4350:	3301      	adds	r3, #1
    4352:	e7f9      	b.n	4348 <memset+0x4>

00004354 <_puts_r>:
    4354:	b570      	push	{r4, r5, r6, lr}
    4356:	0005      	movs	r5, r0
    4358:	000e      	movs	r6, r1
    435a:	2800      	cmp	r0, #0
    435c:	d004      	beq.n	4368 <_puts_r+0x14>
    435e:	6983      	ldr	r3, [r0, #24]
    4360:	2b00      	cmp	r3, #0
    4362:	d101      	bne.n	4368 <_puts_r+0x14>
    4364:	f000 fa3a 	bl	47dc <__sinit>
    4368:	69ab      	ldr	r3, [r5, #24]
    436a:	68ac      	ldr	r4, [r5, #8]
    436c:	2b00      	cmp	r3, #0
    436e:	d102      	bne.n	4376 <_puts_r+0x22>
    4370:	0028      	movs	r0, r5
    4372:	f000 fa33 	bl	47dc <__sinit>
    4376:	4b24      	ldr	r3, [pc, #144]	; (4408 <_puts_r+0xb4>)
    4378:	429c      	cmp	r4, r3
    437a:	d10f      	bne.n	439c <_puts_r+0x48>
    437c:	686c      	ldr	r4, [r5, #4]
    437e:	89a3      	ldrh	r3, [r4, #12]
    4380:	071b      	lsls	r3, r3, #28
    4382:	d502      	bpl.n	438a <_puts_r+0x36>
    4384:	6923      	ldr	r3, [r4, #16]
    4386:	2b00      	cmp	r3, #0
    4388:	d120      	bne.n	43cc <_puts_r+0x78>
    438a:	0021      	movs	r1, r4
    438c:	0028      	movs	r0, r5
    438e:	f000 f8b7 	bl	4500 <__swsetup_r>
    4392:	2800      	cmp	r0, #0
    4394:	d01a      	beq.n	43cc <_puts_r+0x78>
    4396:	2001      	movs	r0, #1
    4398:	4240      	negs	r0, r0
    439a:	bd70      	pop	{r4, r5, r6, pc}
    439c:	4b1b      	ldr	r3, [pc, #108]	; (440c <_puts_r+0xb8>)
    439e:	429c      	cmp	r4, r3
    43a0:	d101      	bne.n	43a6 <_puts_r+0x52>
    43a2:	68ac      	ldr	r4, [r5, #8]
    43a4:	e7eb      	b.n	437e <_puts_r+0x2a>
    43a6:	4b1a      	ldr	r3, [pc, #104]	; (4410 <_puts_r+0xbc>)
    43a8:	429c      	cmp	r4, r3
    43aa:	d1e8      	bne.n	437e <_puts_r+0x2a>
    43ac:	68ec      	ldr	r4, [r5, #12]
    43ae:	e7e6      	b.n	437e <_puts_r+0x2a>
    43b0:	3b01      	subs	r3, #1
    43b2:	3601      	adds	r6, #1
    43b4:	60a3      	str	r3, [r4, #8]
    43b6:	2b00      	cmp	r3, #0
    43b8:	da04      	bge.n	43c4 <_puts_r+0x70>
    43ba:	69a2      	ldr	r2, [r4, #24]
    43bc:	4293      	cmp	r3, r2
    43be:	db16      	blt.n	43ee <_puts_r+0x9a>
    43c0:	290a      	cmp	r1, #10
    43c2:	d014      	beq.n	43ee <_puts_r+0x9a>
    43c4:	6823      	ldr	r3, [r4, #0]
    43c6:	1c5a      	adds	r2, r3, #1
    43c8:	6022      	str	r2, [r4, #0]
    43ca:	7019      	strb	r1, [r3, #0]
    43cc:	7831      	ldrb	r1, [r6, #0]
    43ce:	68a3      	ldr	r3, [r4, #8]
    43d0:	2900      	cmp	r1, #0
    43d2:	d1ed      	bne.n	43b0 <_puts_r+0x5c>
    43d4:	3b01      	subs	r3, #1
    43d6:	60a3      	str	r3, [r4, #8]
    43d8:	2b00      	cmp	r3, #0
    43da:	da0f      	bge.n	43fc <_puts_r+0xa8>
    43dc:	0022      	movs	r2, r4
    43de:	310a      	adds	r1, #10
    43e0:	0028      	movs	r0, r5
    43e2:	f000 f837 	bl	4454 <__swbuf_r>
    43e6:	1c43      	adds	r3, r0, #1
    43e8:	d0d5      	beq.n	4396 <_puts_r+0x42>
    43ea:	200a      	movs	r0, #10
    43ec:	e7d5      	b.n	439a <_puts_r+0x46>
    43ee:	0022      	movs	r2, r4
    43f0:	0028      	movs	r0, r5
    43f2:	f000 f82f 	bl	4454 <__swbuf_r>
    43f6:	1c43      	adds	r3, r0, #1
    43f8:	d1e8      	bne.n	43cc <_puts_r+0x78>
    43fa:	e7cc      	b.n	4396 <_puts_r+0x42>
    43fc:	200a      	movs	r0, #10
    43fe:	6823      	ldr	r3, [r4, #0]
    4400:	1c5a      	adds	r2, r3, #1
    4402:	6022      	str	r2, [r4, #0]
    4404:	7018      	strb	r0, [r3, #0]
    4406:	e7c8      	b.n	439a <_puts_r+0x46>
    4408:	00004e28 	.word	0x00004e28
    440c:	00004e48 	.word	0x00004e48
    4410:	00004e08 	.word	0x00004e08

00004414 <puts>:
    4414:	b510      	push	{r4, lr}
    4416:	4b03      	ldr	r3, [pc, #12]	; (4424 <puts+0x10>)
    4418:	0001      	movs	r1, r0
    441a:	6818      	ldr	r0, [r3, #0]
    441c:	f7ff ff9a 	bl	4354 <_puts_r>
    4420:	bd10      	pop	{r4, pc}
    4422:	46c0      	nop			; (mov r8, r8)
    4424:	20000018 	.word	0x20000018

00004428 <strncpy>:
    4428:	b570      	push	{r4, r5, r6, lr}
    442a:	0004      	movs	r4, r0
    442c:	2a00      	cmp	r2, #0
    442e:	d100      	bne.n	4432 <strncpy+0xa>
    4430:	bd70      	pop	{r4, r5, r6, pc}
    4432:	780d      	ldrb	r5, [r1, #0]
    4434:	1e56      	subs	r6, r2, #1
    4436:	1c63      	adds	r3, r4, #1
    4438:	7025      	strb	r5, [r4, #0]
    443a:	3101      	adds	r1, #1
    443c:	2d00      	cmp	r5, #0
    443e:	d105      	bne.n	444c <strncpy+0x24>
    4440:	18a4      	adds	r4, r4, r2
    4442:	429c      	cmp	r4, r3
    4444:	d0f4      	beq.n	4430 <strncpy+0x8>
    4446:	701d      	strb	r5, [r3, #0]
    4448:	3301      	adds	r3, #1
    444a:	e7fa      	b.n	4442 <strncpy+0x1a>
    444c:	001c      	movs	r4, r3
    444e:	0032      	movs	r2, r6
    4450:	e7ec      	b.n	442c <strncpy+0x4>
	...

00004454 <__swbuf_r>:
    4454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4456:	0005      	movs	r5, r0
    4458:	000e      	movs	r6, r1
    445a:	0014      	movs	r4, r2
    445c:	2800      	cmp	r0, #0
    445e:	d004      	beq.n	446a <__swbuf_r+0x16>
    4460:	6983      	ldr	r3, [r0, #24]
    4462:	2b00      	cmp	r3, #0
    4464:	d101      	bne.n	446a <__swbuf_r+0x16>
    4466:	f000 f9b9 	bl	47dc <__sinit>
    446a:	4b22      	ldr	r3, [pc, #136]	; (44f4 <__swbuf_r+0xa0>)
    446c:	429c      	cmp	r4, r3
    446e:	d12d      	bne.n	44cc <__swbuf_r+0x78>
    4470:	686c      	ldr	r4, [r5, #4]
    4472:	69a3      	ldr	r3, [r4, #24]
    4474:	60a3      	str	r3, [r4, #8]
    4476:	89a3      	ldrh	r3, [r4, #12]
    4478:	071b      	lsls	r3, r3, #28
    447a:	d531      	bpl.n	44e0 <__swbuf_r+0x8c>
    447c:	6923      	ldr	r3, [r4, #16]
    447e:	2b00      	cmp	r3, #0
    4480:	d02e      	beq.n	44e0 <__swbuf_r+0x8c>
    4482:	6823      	ldr	r3, [r4, #0]
    4484:	6922      	ldr	r2, [r4, #16]
    4486:	b2f7      	uxtb	r7, r6
    4488:	1a98      	subs	r0, r3, r2
    448a:	6963      	ldr	r3, [r4, #20]
    448c:	b2f6      	uxtb	r6, r6
    448e:	4298      	cmp	r0, r3
    4490:	db05      	blt.n	449e <__swbuf_r+0x4a>
    4492:	0021      	movs	r1, r4
    4494:	0028      	movs	r0, r5
    4496:	f000 f933 	bl	4700 <_fflush_r>
    449a:	2800      	cmp	r0, #0
    449c:	d126      	bne.n	44ec <__swbuf_r+0x98>
    449e:	68a3      	ldr	r3, [r4, #8]
    44a0:	3001      	adds	r0, #1
    44a2:	3b01      	subs	r3, #1
    44a4:	60a3      	str	r3, [r4, #8]
    44a6:	6823      	ldr	r3, [r4, #0]
    44a8:	1c5a      	adds	r2, r3, #1
    44aa:	6022      	str	r2, [r4, #0]
    44ac:	701f      	strb	r7, [r3, #0]
    44ae:	6963      	ldr	r3, [r4, #20]
    44b0:	4298      	cmp	r0, r3
    44b2:	d004      	beq.n	44be <__swbuf_r+0x6a>
    44b4:	89a3      	ldrh	r3, [r4, #12]
    44b6:	07db      	lsls	r3, r3, #31
    44b8:	d51a      	bpl.n	44f0 <__swbuf_r+0x9c>
    44ba:	2e0a      	cmp	r6, #10
    44bc:	d118      	bne.n	44f0 <__swbuf_r+0x9c>
    44be:	0021      	movs	r1, r4
    44c0:	0028      	movs	r0, r5
    44c2:	f000 f91d 	bl	4700 <_fflush_r>
    44c6:	2800      	cmp	r0, #0
    44c8:	d012      	beq.n	44f0 <__swbuf_r+0x9c>
    44ca:	e00f      	b.n	44ec <__swbuf_r+0x98>
    44cc:	4b0a      	ldr	r3, [pc, #40]	; (44f8 <__swbuf_r+0xa4>)
    44ce:	429c      	cmp	r4, r3
    44d0:	d101      	bne.n	44d6 <__swbuf_r+0x82>
    44d2:	68ac      	ldr	r4, [r5, #8]
    44d4:	e7cd      	b.n	4472 <__swbuf_r+0x1e>
    44d6:	4b09      	ldr	r3, [pc, #36]	; (44fc <__swbuf_r+0xa8>)
    44d8:	429c      	cmp	r4, r3
    44da:	d1ca      	bne.n	4472 <__swbuf_r+0x1e>
    44dc:	68ec      	ldr	r4, [r5, #12]
    44de:	e7c8      	b.n	4472 <__swbuf_r+0x1e>
    44e0:	0021      	movs	r1, r4
    44e2:	0028      	movs	r0, r5
    44e4:	f000 f80c 	bl	4500 <__swsetup_r>
    44e8:	2800      	cmp	r0, #0
    44ea:	d0ca      	beq.n	4482 <__swbuf_r+0x2e>
    44ec:	2601      	movs	r6, #1
    44ee:	4276      	negs	r6, r6
    44f0:	0030      	movs	r0, r6
    44f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    44f4:	00004e28 	.word	0x00004e28
    44f8:	00004e48 	.word	0x00004e48
    44fc:	00004e08 	.word	0x00004e08

00004500 <__swsetup_r>:
    4500:	4b36      	ldr	r3, [pc, #216]	; (45dc <__swsetup_r+0xdc>)
    4502:	b570      	push	{r4, r5, r6, lr}
    4504:	681d      	ldr	r5, [r3, #0]
    4506:	0006      	movs	r6, r0
    4508:	000c      	movs	r4, r1
    450a:	2d00      	cmp	r5, #0
    450c:	d005      	beq.n	451a <__swsetup_r+0x1a>
    450e:	69ab      	ldr	r3, [r5, #24]
    4510:	2b00      	cmp	r3, #0
    4512:	d102      	bne.n	451a <__swsetup_r+0x1a>
    4514:	0028      	movs	r0, r5
    4516:	f000 f961 	bl	47dc <__sinit>
    451a:	4b31      	ldr	r3, [pc, #196]	; (45e0 <__swsetup_r+0xe0>)
    451c:	429c      	cmp	r4, r3
    451e:	d10f      	bne.n	4540 <__swsetup_r+0x40>
    4520:	686c      	ldr	r4, [r5, #4]
    4522:	230c      	movs	r3, #12
    4524:	5ee2      	ldrsh	r2, [r4, r3]
    4526:	b293      	uxth	r3, r2
    4528:	0719      	lsls	r1, r3, #28
    452a:	d42d      	bmi.n	4588 <__swsetup_r+0x88>
    452c:	06d9      	lsls	r1, r3, #27
    452e:	d411      	bmi.n	4554 <__swsetup_r+0x54>
    4530:	2309      	movs	r3, #9
    4532:	2001      	movs	r0, #1
    4534:	6033      	str	r3, [r6, #0]
    4536:	3337      	adds	r3, #55	; 0x37
    4538:	4313      	orrs	r3, r2
    453a:	81a3      	strh	r3, [r4, #12]
    453c:	4240      	negs	r0, r0
    453e:	bd70      	pop	{r4, r5, r6, pc}
    4540:	4b28      	ldr	r3, [pc, #160]	; (45e4 <__swsetup_r+0xe4>)
    4542:	429c      	cmp	r4, r3
    4544:	d101      	bne.n	454a <__swsetup_r+0x4a>
    4546:	68ac      	ldr	r4, [r5, #8]
    4548:	e7eb      	b.n	4522 <__swsetup_r+0x22>
    454a:	4b27      	ldr	r3, [pc, #156]	; (45e8 <__swsetup_r+0xe8>)
    454c:	429c      	cmp	r4, r3
    454e:	d1e8      	bne.n	4522 <__swsetup_r+0x22>
    4550:	68ec      	ldr	r4, [r5, #12]
    4552:	e7e6      	b.n	4522 <__swsetup_r+0x22>
    4554:	075b      	lsls	r3, r3, #29
    4556:	d513      	bpl.n	4580 <__swsetup_r+0x80>
    4558:	6b61      	ldr	r1, [r4, #52]	; 0x34
    455a:	2900      	cmp	r1, #0
    455c:	d008      	beq.n	4570 <__swsetup_r+0x70>
    455e:	0023      	movs	r3, r4
    4560:	3344      	adds	r3, #68	; 0x44
    4562:	4299      	cmp	r1, r3
    4564:	d002      	beq.n	456c <__swsetup_r+0x6c>
    4566:	0030      	movs	r0, r6
    4568:	f000 fa3a 	bl	49e0 <_free_r>
    456c:	2300      	movs	r3, #0
    456e:	6363      	str	r3, [r4, #52]	; 0x34
    4570:	2224      	movs	r2, #36	; 0x24
    4572:	89a3      	ldrh	r3, [r4, #12]
    4574:	4393      	bics	r3, r2
    4576:	81a3      	strh	r3, [r4, #12]
    4578:	2300      	movs	r3, #0
    457a:	6063      	str	r3, [r4, #4]
    457c:	6923      	ldr	r3, [r4, #16]
    457e:	6023      	str	r3, [r4, #0]
    4580:	2308      	movs	r3, #8
    4582:	89a2      	ldrh	r2, [r4, #12]
    4584:	4313      	orrs	r3, r2
    4586:	81a3      	strh	r3, [r4, #12]
    4588:	6923      	ldr	r3, [r4, #16]
    458a:	2b00      	cmp	r3, #0
    458c:	d10b      	bne.n	45a6 <__swsetup_r+0xa6>
    458e:	21a0      	movs	r1, #160	; 0xa0
    4590:	2280      	movs	r2, #128	; 0x80
    4592:	89a3      	ldrh	r3, [r4, #12]
    4594:	0089      	lsls	r1, r1, #2
    4596:	0092      	lsls	r2, r2, #2
    4598:	400b      	ands	r3, r1
    459a:	4293      	cmp	r3, r2
    459c:	d003      	beq.n	45a6 <__swsetup_r+0xa6>
    459e:	0021      	movs	r1, r4
    45a0:	0030      	movs	r0, r6
    45a2:	f000 f9d9 	bl	4958 <__smakebuf_r>
    45a6:	2301      	movs	r3, #1
    45a8:	89a2      	ldrh	r2, [r4, #12]
    45aa:	4013      	ands	r3, r2
    45ac:	d011      	beq.n	45d2 <__swsetup_r+0xd2>
    45ae:	2300      	movs	r3, #0
    45b0:	60a3      	str	r3, [r4, #8]
    45b2:	6963      	ldr	r3, [r4, #20]
    45b4:	425b      	negs	r3, r3
    45b6:	61a3      	str	r3, [r4, #24]
    45b8:	2000      	movs	r0, #0
    45ba:	6923      	ldr	r3, [r4, #16]
    45bc:	4283      	cmp	r3, r0
    45be:	d1be      	bne.n	453e <__swsetup_r+0x3e>
    45c0:	230c      	movs	r3, #12
    45c2:	5ee2      	ldrsh	r2, [r4, r3]
    45c4:	0613      	lsls	r3, r2, #24
    45c6:	d5ba      	bpl.n	453e <__swsetup_r+0x3e>
    45c8:	2340      	movs	r3, #64	; 0x40
    45ca:	4313      	orrs	r3, r2
    45cc:	81a3      	strh	r3, [r4, #12]
    45ce:	3801      	subs	r0, #1
    45d0:	e7b5      	b.n	453e <__swsetup_r+0x3e>
    45d2:	0792      	lsls	r2, r2, #30
    45d4:	d400      	bmi.n	45d8 <__swsetup_r+0xd8>
    45d6:	6963      	ldr	r3, [r4, #20]
    45d8:	60a3      	str	r3, [r4, #8]
    45da:	e7ed      	b.n	45b8 <__swsetup_r+0xb8>
    45dc:	20000018 	.word	0x20000018
    45e0:	00004e28 	.word	0x00004e28
    45e4:	00004e48 	.word	0x00004e48
    45e8:	00004e08 	.word	0x00004e08

000045ec <__sflush_r>:
    45ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    45ee:	898a      	ldrh	r2, [r1, #12]
    45f0:	0005      	movs	r5, r0
    45f2:	000c      	movs	r4, r1
    45f4:	0713      	lsls	r3, r2, #28
    45f6:	d460      	bmi.n	46ba <__sflush_r+0xce>
    45f8:	684b      	ldr	r3, [r1, #4]
    45fa:	2b00      	cmp	r3, #0
    45fc:	dc04      	bgt.n	4608 <__sflush_r+0x1c>
    45fe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    4600:	2b00      	cmp	r3, #0
    4602:	dc01      	bgt.n	4608 <__sflush_r+0x1c>
    4604:	2000      	movs	r0, #0
    4606:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4608:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    460a:	2f00      	cmp	r7, #0
    460c:	d0fa      	beq.n	4604 <__sflush_r+0x18>
    460e:	2300      	movs	r3, #0
    4610:	682e      	ldr	r6, [r5, #0]
    4612:	602b      	str	r3, [r5, #0]
    4614:	2380      	movs	r3, #128	; 0x80
    4616:	015b      	lsls	r3, r3, #5
    4618:	401a      	ands	r2, r3
    461a:	d034      	beq.n	4686 <__sflush_r+0x9a>
    461c:	6d60      	ldr	r0, [r4, #84]	; 0x54
    461e:	89a3      	ldrh	r3, [r4, #12]
    4620:	075b      	lsls	r3, r3, #29
    4622:	d506      	bpl.n	4632 <__sflush_r+0x46>
    4624:	6863      	ldr	r3, [r4, #4]
    4626:	1ac0      	subs	r0, r0, r3
    4628:	6b63      	ldr	r3, [r4, #52]	; 0x34
    462a:	2b00      	cmp	r3, #0
    462c:	d001      	beq.n	4632 <__sflush_r+0x46>
    462e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4630:	1ac0      	subs	r0, r0, r3
    4632:	0002      	movs	r2, r0
    4634:	6a21      	ldr	r1, [r4, #32]
    4636:	2300      	movs	r3, #0
    4638:	0028      	movs	r0, r5
    463a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    463c:	47b8      	blx	r7
    463e:	89a1      	ldrh	r1, [r4, #12]
    4640:	1c43      	adds	r3, r0, #1
    4642:	d106      	bne.n	4652 <__sflush_r+0x66>
    4644:	682b      	ldr	r3, [r5, #0]
    4646:	2b1d      	cmp	r3, #29
    4648:	d831      	bhi.n	46ae <__sflush_r+0xc2>
    464a:	4a2c      	ldr	r2, [pc, #176]	; (46fc <__sflush_r+0x110>)
    464c:	40da      	lsrs	r2, r3
    464e:	07d3      	lsls	r3, r2, #31
    4650:	d52d      	bpl.n	46ae <__sflush_r+0xc2>
    4652:	2300      	movs	r3, #0
    4654:	6063      	str	r3, [r4, #4]
    4656:	6923      	ldr	r3, [r4, #16]
    4658:	6023      	str	r3, [r4, #0]
    465a:	04cb      	lsls	r3, r1, #19
    465c:	d505      	bpl.n	466a <__sflush_r+0x7e>
    465e:	1c43      	adds	r3, r0, #1
    4660:	d102      	bne.n	4668 <__sflush_r+0x7c>
    4662:	682b      	ldr	r3, [r5, #0]
    4664:	2b00      	cmp	r3, #0
    4666:	d100      	bne.n	466a <__sflush_r+0x7e>
    4668:	6560      	str	r0, [r4, #84]	; 0x54
    466a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    466c:	602e      	str	r6, [r5, #0]
    466e:	2900      	cmp	r1, #0
    4670:	d0c8      	beq.n	4604 <__sflush_r+0x18>
    4672:	0023      	movs	r3, r4
    4674:	3344      	adds	r3, #68	; 0x44
    4676:	4299      	cmp	r1, r3
    4678:	d002      	beq.n	4680 <__sflush_r+0x94>
    467a:	0028      	movs	r0, r5
    467c:	f000 f9b0 	bl	49e0 <_free_r>
    4680:	2000      	movs	r0, #0
    4682:	6360      	str	r0, [r4, #52]	; 0x34
    4684:	e7bf      	b.n	4606 <__sflush_r+0x1a>
    4686:	2301      	movs	r3, #1
    4688:	6a21      	ldr	r1, [r4, #32]
    468a:	0028      	movs	r0, r5
    468c:	47b8      	blx	r7
    468e:	1c43      	adds	r3, r0, #1
    4690:	d1c5      	bne.n	461e <__sflush_r+0x32>
    4692:	682b      	ldr	r3, [r5, #0]
    4694:	2b00      	cmp	r3, #0
    4696:	d0c2      	beq.n	461e <__sflush_r+0x32>
    4698:	2b1d      	cmp	r3, #29
    469a:	d001      	beq.n	46a0 <__sflush_r+0xb4>
    469c:	2b16      	cmp	r3, #22
    469e:	d101      	bne.n	46a4 <__sflush_r+0xb8>
    46a0:	602e      	str	r6, [r5, #0]
    46a2:	e7af      	b.n	4604 <__sflush_r+0x18>
    46a4:	2340      	movs	r3, #64	; 0x40
    46a6:	89a2      	ldrh	r2, [r4, #12]
    46a8:	4313      	orrs	r3, r2
    46aa:	81a3      	strh	r3, [r4, #12]
    46ac:	e7ab      	b.n	4606 <__sflush_r+0x1a>
    46ae:	2340      	movs	r3, #64	; 0x40
    46b0:	430b      	orrs	r3, r1
    46b2:	2001      	movs	r0, #1
    46b4:	81a3      	strh	r3, [r4, #12]
    46b6:	4240      	negs	r0, r0
    46b8:	e7a5      	b.n	4606 <__sflush_r+0x1a>
    46ba:	690f      	ldr	r7, [r1, #16]
    46bc:	2f00      	cmp	r7, #0
    46be:	d0a1      	beq.n	4604 <__sflush_r+0x18>
    46c0:	680b      	ldr	r3, [r1, #0]
    46c2:	600f      	str	r7, [r1, #0]
    46c4:	1bdb      	subs	r3, r3, r7
    46c6:	9301      	str	r3, [sp, #4]
    46c8:	2300      	movs	r3, #0
    46ca:	0792      	lsls	r2, r2, #30
    46cc:	d100      	bne.n	46d0 <__sflush_r+0xe4>
    46ce:	694b      	ldr	r3, [r1, #20]
    46d0:	60a3      	str	r3, [r4, #8]
    46d2:	9b01      	ldr	r3, [sp, #4]
    46d4:	2b00      	cmp	r3, #0
    46d6:	dc00      	bgt.n	46da <__sflush_r+0xee>
    46d8:	e794      	b.n	4604 <__sflush_r+0x18>
    46da:	9b01      	ldr	r3, [sp, #4]
    46dc:	003a      	movs	r2, r7
    46de:	6a21      	ldr	r1, [r4, #32]
    46e0:	0028      	movs	r0, r5
    46e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    46e4:	47b0      	blx	r6
    46e6:	2800      	cmp	r0, #0
    46e8:	dc03      	bgt.n	46f2 <__sflush_r+0x106>
    46ea:	2340      	movs	r3, #64	; 0x40
    46ec:	89a2      	ldrh	r2, [r4, #12]
    46ee:	4313      	orrs	r3, r2
    46f0:	e7df      	b.n	46b2 <__sflush_r+0xc6>
    46f2:	9b01      	ldr	r3, [sp, #4]
    46f4:	183f      	adds	r7, r7, r0
    46f6:	1a1b      	subs	r3, r3, r0
    46f8:	9301      	str	r3, [sp, #4]
    46fa:	e7ea      	b.n	46d2 <__sflush_r+0xe6>
    46fc:	20400001 	.word	0x20400001

00004700 <_fflush_r>:
    4700:	690b      	ldr	r3, [r1, #16]
    4702:	b570      	push	{r4, r5, r6, lr}
    4704:	0005      	movs	r5, r0
    4706:	000c      	movs	r4, r1
    4708:	2b00      	cmp	r3, #0
    470a:	d101      	bne.n	4710 <_fflush_r+0x10>
    470c:	2000      	movs	r0, #0
    470e:	bd70      	pop	{r4, r5, r6, pc}
    4710:	2800      	cmp	r0, #0
    4712:	d004      	beq.n	471e <_fflush_r+0x1e>
    4714:	6983      	ldr	r3, [r0, #24]
    4716:	2b00      	cmp	r3, #0
    4718:	d101      	bne.n	471e <_fflush_r+0x1e>
    471a:	f000 f85f 	bl	47dc <__sinit>
    471e:	4b0b      	ldr	r3, [pc, #44]	; (474c <_fflush_r+0x4c>)
    4720:	429c      	cmp	r4, r3
    4722:	d109      	bne.n	4738 <_fflush_r+0x38>
    4724:	686c      	ldr	r4, [r5, #4]
    4726:	220c      	movs	r2, #12
    4728:	5ea3      	ldrsh	r3, [r4, r2]
    472a:	2b00      	cmp	r3, #0
    472c:	d0ee      	beq.n	470c <_fflush_r+0xc>
    472e:	0021      	movs	r1, r4
    4730:	0028      	movs	r0, r5
    4732:	f7ff ff5b 	bl	45ec <__sflush_r>
    4736:	e7ea      	b.n	470e <_fflush_r+0xe>
    4738:	4b05      	ldr	r3, [pc, #20]	; (4750 <_fflush_r+0x50>)
    473a:	429c      	cmp	r4, r3
    473c:	d101      	bne.n	4742 <_fflush_r+0x42>
    473e:	68ac      	ldr	r4, [r5, #8]
    4740:	e7f1      	b.n	4726 <_fflush_r+0x26>
    4742:	4b04      	ldr	r3, [pc, #16]	; (4754 <_fflush_r+0x54>)
    4744:	429c      	cmp	r4, r3
    4746:	d1ee      	bne.n	4726 <_fflush_r+0x26>
    4748:	68ec      	ldr	r4, [r5, #12]
    474a:	e7ec      	b.n	4726 <_fflush_r+0x26>
    474c:	00004e28 	.word	0x00004e28
    4750:	00004e48 	.word	0x00004e48
    4754:	00004e08 	.word	0x00004e08

00004758 <_cleanup_r>:
    4758:	b510      	push	{r4, lr}
    475a:	4902      	ldr	r1, [pc, #8]	; (4764 <_cleanup_r+0xc>)
    475c:	f000 f8b2 	bl	48c4 <_fwalk_reent>
    4760:	bd10      	pop	{r4, pc}
    4762:	46c0      	nop			; (mov r8, r8)
    4764:	00004701 	.word	0x00004701

00004768 <std.isra.0>:
    4768:	2300      	movs	r3, #0
    476a:	b510      	push	{r4, lr}
    476c:	0004      	movs	r4, r0
    476e:	6003      	str	r3, [r0, #0]
    4770:	6043      	str	r3, [r0, #4]
    4772:	6083      	str	r3, [r0, #8]
    4774:	8181      	strh	r1, [r0, #12]
    4776:	6643      	str	r3, [r0, #100]	; 0x64
    4778:	81c2      	strh	r2, [r0, #14]
    477a:	6103      	str	r3, [r0, #16]
    477c:	6143      	str	r3, [r0, #20]
    477e:	6183      	str	r3, [r0, #24]
    4780:	0019      	movs	r1, r3
    4782:	2208      	movs	r2, #8
    4784:	305c      	adds	r0, #92	; 0x5c
    4786:	f7ff fddd 	bl	4344 <memset>
    478a:	4b05      	ldr	r3, [pc, #20]	; (47a0 <std.isra.0+0x38>)
    478c:	6224      	str	r4, [r4, #32]
    478e:	6263      	str	r3, [r4, #36]	; 0x24
    4790:	4b04      	ldr	r3, [pc, #16]	; (47a4 <std.isra.0+0x3c>)
    4792:	62a3      	str	r3, [r4, #40]	; 0x28
    4794:	4b04      	ldr	r3, [pc, #16]	; (47a8 <std.isra.0+0x40>)
    4796:	62e3      	str	r3, [r4, #44]	; 0x2c
    4798:	4b04      	ldr	r3, [pc, #16]	; (47ac <std.isra.0+0x44>)
    479a:	6323      	str	r3, [r4, #48]	; 0x30
    479c:	bd10      	pop	{r4, pc}
    479e:	46c0      	nop			; (mov r8, r8)
    47a0:	00004b55 	.word	0x00004b55
    47a4:	00004b7d 	.word	0x00004b7d
    47a8:	00004bb5 	.word	0x00004bb5
    47ac:	00004be1 	.word	0x00004be1

000047b0 <__sfmoreglue>:
    47b0:	b570      	push	{r4, r5, r6, lr}
    47b2:	2568      	movs	r5, #104	; 0x68
    47b4:	1e4a      	subs	r2, r1, #1
    47b6:	4355      	muls	r5, r2
    47b8:	000e      	movs	r6, r1
    47ba:	0029      	movs	r1, r5
    47bc:	3174      	adds	r1, #116	; 0x74
    47be:	f000 f959 	bl	4a74 <_malloc_r>
    47c2:	1e04      	subs	r4, r0, #0
    47c4:	d008      	beq.n	47d8 <__sfmoreglue+0x28>
    47c6:	2100      	movs	r1, #0
    47c8:	002a      	movs	r2, r5
    47ca:	6001      	str	r1, [r0, #0]
    47cc:	6046      	str	r6, [r0, #4]
    47ce:	300c      	adds	r0, #12
    47d0:	60a0      	str	r0, [r4, #8]
    47d2:	3268      	adds	r2, #104	; 0x68
    47d4:	f7ff fdb6 	bl	4344 <memset>
    47d8:	0020      	movs	r0, r4
    47da:	bd70      	pop	{r4, r5, r6, pc}

000047dc <__sinit>:
    47dc:	6983      	ldr	r3, [r0, #24]
    47de:	b513      	push	{r0, r1, r4, lr}
    47e0:	0004      	movs	r4, r0
    47e2:	2b00      	cmp	r3, #0
    47e4:	d128      	bne.n	4838 <__sinit+0x5c>
    47e6:	6483      	str	r3, [r0, #72]	; 0x48
    47e8:	64c3      	str	r3, [r0, #76]	; 0x4c
    47ea:	6503      	str	r3, [r0, #80]	; 0x50
    47ec:	4b13      	ldr	r3, [pc, #76]	; (483c <__sinit+0x60>)
    47ee:	4a14      	ldr	r2, [pc, #80]	; (4840 <__sinit+0x64>)
    47f0:	681b      	ldr	r3, [r3, #0]
    47f2:	6282      	str	r2, [r0, #40]	; 0x28
    47f4:	9301      	str	r3, [sp, #4]
    47f6:	4298      	cmp	r0, r3
    47f8:	d101      	bne.n	47fe <__sinit+0x22>
    47fa:	2301      	movs	r3, #1
    47fc:	6183      	str	r3, [r0, #24]
    47fe:	0020      	movs	r0, r4
    4800:	f000 f820 	bl	4844 <__sfp>
    4804:	6060      	str	r0, [r4, #4]
    4806:	0020      	movs	r0, r4
    4808:	f000 f81c 	bl	4844 <__sfp>
    480c:	60a0      	str	r0, [r4, #8]
    480e:	0020      	movs	r0, r4
    4810:	f000 f818 	bl	4844 <__sfp>
    4814:	2200      	movs	r2, #0
    4816:	60e0      	str	r0, [r4, #12]
    4818:	2104      	movs	r1, #4
    481a:	6860      	ldr	r0, [r4, #4]
    481c:	f7ff ffa4 	bl	4768 <std.isra.0>
    4820:	2201      	movs	r2, #1
    4822:	2109      	movs	r1, #9
    4824:	68a0      	ldr	r0, [r4, #8]
    4826:	f7ff ff9f 	bl	4768 <std.isra.0>
    482a:	2202      	movs	r2, #2
    482c:	2112      	movs	r1, #18
    482e:	68e0      	ldr	r0, [r4, #12]
    4830:	f7ff ff9a 	bl	4768 <std.isra.0>
    4834:	2301      	movs	r3, #1
    4836:	61a3      	str	r3, [r4, #24]
    4838:	bd13      	pop	{r0, r1, r4, pc}
    483a:	46c0      	nop			; (mov r8, r8)
    483c:	00004e04 	.word	0x00004e04
    4840:	00004759 	.word	0x00004759

00004844 <__sfp>:
    4844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4846:	4b1e      	ldr	r3, [pc, #120]	; (48c0 <__sfp+0x7c>)
    4848:	0007      	movs	r7, r0
    484a:	681e      	ldr	r6, [r3, #0]
    484c:	69b3      	ldr	r3, [r6, #24]
    484e:	2b00      	cmp	r3, #0
    4850:	d102      	bne.n	4858 <__sfp+0x14>
    4852:	0030      	movs	r0, r6
    4854:	f7ff ffc2 	bl	47dc <__sinit>
    4858:	3648      	adds	r6, #72	; 0x48
    485a:	68b4      	ldr	r4, [r6, #8]
    485c:	6873      	ldr	r3, [r6, #4]
    485e:	3b01      	subs	r3, #1
    4860:	d504      	bpl.n	486c <__sfp+0x28>
    4862:	6833      	ldr	r3, [r6, #0]
    4864:	2b00      	cmp	r3, #0
    4866:	d007      	beq.n	4878 <__sfp+0x34>
    4868:	6836      	ldr	r6, [r6, #0]
    486a:	e7f6      	b.n	485a <__sfp+0x16>
    486c:	220c      	movs	r2, #12
    486e:	5ea5      	ldrsh	r5, [r4, r2]
    4870:	2d00      	cmp	r5, #0
    4872:	d00d      	beq.n	4890 <__sfp+0x4c>
    4874:	3468      	adds	r4, #104	; 0x68
    4876:	e7f2      	b.n	485e <__sfp+0x1a>
    4878:	2104      	movs	r1, #4
    487a:	0038      	movs	r0, r7
    487c:	f7ff ff98 	bl	47b0 <__sfmoreglue>
    4880:	6030      	str	r0, [r6, #0]
    4882:	2800      	cmp	r0, #0
    4884:	d1f0      	bne.n	4868 <__sfp+0x24>
    4886:	230c      	movs	r3, #12
    4888:	0004      	movs	r4, r0
    488a:	603b      	str	r3, [r7, #0]
    488c:	0020      	movs	r0, r4
    488e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4890:	2301      	movs	r3, #1
    4892:	0020      	movs	r0, r4
    4894:	425b      	negs	r3, r3
    4896:	81e3      	strh	r3, [r4, #14]
    4898:	3302      	adds	r3, #2
    489a:	81a3      	strh	r3, [r4, #12]
    489c:	6665      	str	r5, [r4, #100]	; 0x64
    489e:	6025      	str	r5, [r4, #0]
    48a0:	60a5      	str	r5, [r4, #8]
    48a2:	6065      	str	r5, [r4, #4]
    48a4:	6125      	str	r5, [r4, #16]
    48a6:	6165      	str	r5, [r4, #20]
    48a8:	61a5      	str	r5, [r4, #24]
    48aa:	2208      	movs	r2, #8
    48ac:	0029      	movs	r1, r5
    48ae:	305c      	adds	r0, #92	; 0x5c
    48b0:	f7ff fd48 	bl	4344 <memset>
    48b4:	6365      	str	r5, [r4, #52]	; 0x34
    48b6:	63a5      	str	r5, [r4, #56]	; 0x38
    48b8:	64a5      	str	r5, [r4, #72]	; 0x48
    48ba:	64e5      	str	r5, [r4, #76]	; 0x4c
    48bc:	e7e6      	b.n	488c <__sfp+0x48>
    48be:	46c0      	nop			; (mov r8, r8)
    48c0:	00004e04 	.word	0x00004e04

000048c4 <_fwalk_reent>:
    48c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    48c6:	0004      	movs	r4, r0
    48c8:	0007      	movs	r7, r0
    48ca:	2600      	movs	r6, #0
    48cc:	9101      	str	r1, [sp, #4]
    48ce:	3448      	adds	r4, #72	; 0x48
    48d0:	2c00      	cmp	r4, #0
    48d2:	d101      	bne.n	48d8 <_fwalk_reent+0x14>
    48d4:	0030      	movs	r0, r6
    48d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    48d8:	6863      	ldr	r3, [r4, #4]
    48da:	68a5      	ldr	r5, [r4, #8]
    48dc:	9300      	str	r3, [sp, #0]
    48de:	9b00      	ldr	r3, [sp, #0]
    48e0:	3b01      	subs	r3, #1
    48e2:	9300      	str	r3, [sp, #0]
    48e4:	d501      	bpl.n	48ea <_fwalk_reent+0x26>
    48e6:	6824      	ldr	r4, [r4, #0]
    48e8:	e7f2      	b.n	48d0 <_fwalk_reent+0xc>
    48ea:	89ab      	ldrh	r3, [r5, #12]
    48ec:	2b01      	cmp	r3, #1
    48ee:	d908      	bls.n	4902 <_fwalk_reent+0x3e>
    48f0:	220e      	movs	r2, #14
    48f2:	5eab      	ldrsh	r3, [r5, r2]
    48f4:	3301      	adds	r3, #1
    48f6:	d004      	beq.n	4902 <_fwalk_reent+0x3e>
    48f8:	0029      	movs	r1, r5
    48fa:	0038      	movs	r0, r7
    48fc:	9b01      	ldr	r3, [sp, #4]
    48fe:	4798      	blx	r3
    4900:	4306      	orrs	r6, r0
    4902:	3568      	adds	r5, #104	; 0x68
    4904:	e7eb      	b.n	48de <_fwalk_reent+0x1a>
	...

00004908 <__swhatbuf_r>:
    4908:	b570      	push	{r4, r5, r6, lr}
    490a:	000e      	movs	r6, r1
    490c:	001d      	movs	r5, r3
    490e:	230e      	movs	r3, #14
    4910:	5ec9      	ldrsh	r1, [r1, r3]
    4912:	b090      	sub	sp, #64	; 0x40
    4914:	0014      	movs	r4, r2
    4916:	2900      	cmp	r1, #0
    4918:	da07      	bge.n	492a <__swhatbuf_r+0x22>
    491a:	2300      	movs	r3, #0
    491c:	602b      	str	r3, [r5, #0]
    491e:	89b3      	ldrh	r3, [r6, #12]
    4920:	061b      	lsls	r3, r3, #24
    4922:	d411      	bmi.n	4948 <__swhatbuf_r+0x40>
    4924:	2380      	movs	r3, #128	; 0x80
    4926:	00db      	lsls	r3, r3, #3
    4928:	e00f      	b.n	494a <__swhatbuf_r+0x42>
    492a:	aa01      	add	r2, sp, #4
    492c:	f000 f984 	bl	4c38 <_fstat_r>
    4930:	2800      	cmp	r0, #0
    4932:	dbf2      	blt.n	491a <__swhatbuf_r+0x12>
    4934:	22f0      	movs	r2, #240	; 0xf0
    4936:	9b02      	ldr	r3, [sp, #8]
    4938:	0212      	lsls	r2, r2, #8
    493a:	4013      	ands	r3, r2
    493c:	4a05      	ldr	r2, [pc, #20]	; (4954 <__swhatbuf_r+0x4c>)
    493e:	189b      	adds	r3, r3, r2
    4940:	425a      	negs	r2, r3
    4942:	4153      	adcs	r3, r2
    4944:	602b      	str	r3, [r5, #0]
    4946:	e7ed      	b.n	4924 <__swhatbuf_r+0x1c>
    4948:	2340      	movs	r3, #64	; 0x40
    494a:	2000      	movs	r0, #0
    494c:	6023      	str	r3, [r4, #0]
    494e:	b010      	add	sp, #64	; 0x40
    4950:	bd70      	pop	{r4, r5, r6, pc}
    4952:	46c0      	nop			; (mov r8, r8)
    4954:	ffffe000 	.word	0xffffe000

00004958 <__smakebuf_r>:
    4958:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    495a:	2602      	movs	r6, #2
    495c:	898b      	ldrh	r3, [r1, #12]
    495e:	0005      	movs	r5, r0
    4960:	000c      	movs	r4, r1
    4962:	4233      	tst	r3, r6
    4964:	d006      	beq.n	4974 <__smakebuf_r+0x1c>
    4966:	0023      	movs	r3, r4
    4968:	3347      	adds	r3, #71	; 0x47
    496a:	6023      	str	r3, [r4, #0]
    496c:	6123      	str	r3, [r4, #16]
    496e:	2301      	movs	r3, #1
    4970:	6163      	str	r3, [r4, #20]
    4972:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    4974:	ab01      	add	r3, sp, #4
    4976:	466a      	mov	r2, sp
    4978:	f7ff ffc6 	bl	4908 <__swhatbuf_r>
    497c:	9900      	ldr	r1, [sp, #0]
    497e:	0007      	movs	r7, r0
    4980:	0028      	movs	r0, r5
    4982:	f000 f877 	bl	4a74 <_malloc_r>
    4986:	2800      	cmp	r0, #0
    4988:	d108      	bne.n	499c <__smakebuf_r+0x44>
    498a:	220c      	movs	r2, #12
    498c:	5ea3      	ldrsh	r3, [r4, r2]
    498e:	059a      	lsls	r2, r3, #22
    4990:	d4ef      	bmi.n	4972 <__smakebuf_r+0x1a>
    4992:	2203      	movs	r2, #3
    4994:	4393      	bics	r3, r2
    4996:	431e      	orrs	r6, r3
    4998:	81a6      	strh	r6, [r4, #12]
    499a:	e7e4      	b.n	4966 <__smakebuf_r+0xe>
    499c:	4b0f      	ldr	r3, [pc, #60]	; (49dc <__smakebuf_r+0x84>)
    499e:	62ab      	str	r3, [r5, #40]	; 0x28
    49a0:	2380      	movs	r3, #128	; 0x80
    49a2:	89a2      	ldrh	r2, [r4, #12]
    49a4:	6020      	str	r0, [r4, #0]
    49a6:	4313      	orrs	r3, r2
    49a8:	81a3      	strh	r3, [r4, #12]
    49aa:	9b00      	ldr	r3, [sp, #0]
    49ac:	6120      	str	r0, [r4, #16]
    49ae:	6163      	str	r3, [r4, #20]
    49b0:	9b01      	ldr	r3, [sp, #4]
    49b2:	2b00      	cmp	r3, #0
    49b4:	d00d      	beq.n	49d2 <__smakebuf_r+0x7a>
    49b6:	230e      	movs	r3, #14
    49b8:	5ee1      	ldrsh	r1, [r4, r3]
    49ba:	0028      	movs	r0, r5
    49bc:	f000 f94e 	bl	4c5c <_isatty_r>
    49c0:	2800      	cmp	r0, #0
    49c2:	d006      	beq.n	49d2 <__smakebuf_r+0x7a>
    49c4:	2203      	movs	r2, #3
    49c6:	89a3      	ldrh	r3, [r4, #12]
    49c8:	4393      	bics	r3, r2
    49ca:	001a      	movs	r2, r3
    49cc:	2301      	movs	r3, #1
    49ce:	4313      	orrs	r3, r2
    49d0:	81a3      	strh	r3, [r4, #12]
    49d2:	89a0      	ldrh	r0, [r4, #12]
    49d4:	4338      	orrs	r0, r7
    49d6:	81a0      	strh	r0, [r4, #12]
    49d8:	e7cb      	b.n	4972 <__smakebuf_r+0x1a>
    49da:	46c0      	nop			; (mov r8, r8)
    49dc:	00004759 	.word	0x00004759

000049e0 <_free_r>:
    49e0:	b570      	push	{r4, r5, r6, lr}
    49e2:	0005      	movs	r5, r0
    49e4:	2900      	cmp	r1, #0
    49e6:	d010      	beq.n	4a0a <_free_r+0x2a>
    49e8:	1f0c      	subs	r4, r1, #4
    49ea:	6823      	ldr	r3, [r4, #0]
    49ec:	2b00      	cmp	r3, #0
    49ee:	da00      	bge.n	49f2 <_free_r+0x12>
    49f0:	18e4      	adds	r4, r4, r3
    49f2:	0028      	movs	r0, r5
    49f4:	f000 f958 	bl	4ca8 <__malloc_lock>
    49f8:	4a1d      	ldr	r2, [pc, #116]	; (4a70 <_free_r+0x90>)
    49fa:	6813      	ldr	r3, [r2, #0]
    49fc:	2b00      	cmp	r3, #0
    49fe:	d105      	bne.n	4a0c <_free_r+0x2c>
    4a00:	6063      	str	r3, [r4, #4]
    4a02:	6014      	str	r4, [r2, #0]
    4a04:	0028      	movs	r0, r5
    4a06:	f000 f950 	bl	4caa <__malloc_unlock>
    4a0a:	bd70      	pop	{r4, r5, r6, pc}
    4a0c:	42a3      	cmp	r3, r4
    4a0e:	d909      	bls.n	4a24 <_free_r+0x44>
    4a10:	6821      	ldr	r1, [r4, #0]
    4a12:	1860      	adds	r0, r4, r1
    4a14:	4283      	cmp	r3, r0
    4a16:	d1f3      	bne.n	4a00 <_free_r+0x20>
    4a18:	6818      	ldr	r0, [r3, #0]
    4a1a:	685b      	ldr	r3, [r3, #4]
    4a1c:	1841      	adds	r1, r0, r1
    4a1e:	6021      	str	r1, [r4, #0]
    4a20:	e7ee      	b.n	4a00 <_free_r+0x20>
    4a22:	0013      	movs	r3, r2
    4a24:	685a      	ldr	r2, [r3, #4]
    4a26:	2a00      	cmp	r2, #0
    4a28:	d001      	beq.n	4a2e <_free_r+0x4e>
    4a2a:	42a2      	cmp	r2, r4
    4a2c:	d9f9      	bls.n	4a22 <_free_r+0x42>
    4a2e:	6819      	ldr	r1, [r3, #0]
    4a30:	1858      	adds	r0, r3, r1
    4a32:	42a0      	cmp	r0, r4
    4a34:	d10b      	bne.n	4a4e <_free_r+0x6e>
    4a36:	6820      	ldr	r0, [r4, #0]
    4a38:	1809      	adds	r1, r1, r0
    4a3a:	1858      	adds	r0, r3, r1
    4a3c:	6019      	str	r1, [r3, #0]
    4a3e:	4282      	cmp	r2, r0
    4a40:	d1e0      	bne.n	4a04 <_free_r+0x24>
    4a42:	6810      	ldr	r0, [r2, #0]
    4a44:	6852      	ldr	r2, [r2, #4]
    4a46:	1841      	adds	r1, r0, r1
    4a48:	6019      	str	r1, [r3, #0]
    4a4a:	605a      	str	r2, [r3, #4]
    4a4c:	e7da      	b.n	4a04 <_free_r+0x24>
    4a4e:	42a0      	cmp	r0, r4
    4a50:	d902      	bls.n	4a58 <_free_r+0x78>
    4a52:	230c      	movs	r3, #12
    4a54:	602b      	str	r3, [r5, #0]
    4a56:	e7d5      	b.n	4a04 <_free_r+0x24>
    4a58:	6821      	ldr	r1, [r4, #0]
    4a5a:	1860      	adds	r0, r4, r1
    4a5c:	4282      	cmp	r2, r0
    4a5e:	d103      	bne.n	4a68 <_free_r+0x88>
    4a60:	6810      	ldr	r0, [r2, #0]
    4a62:	6852      	ldr	r2, [r2, #4]
    4a64:	1841      	adds	r1, r0, r1
    4a66:	6021      	str	r1, [r4, #0]
    4a68:	6062      	str	r2, [r4, #4]
    4a6a:	605c      	str	r4, [r3, #4]
    4a6c:	e7ca      	b.n	4a04 <_free_r+0x24>
    4a6e:	46c0      	nop			; (mov r8, r8)
    4a70:	20003c60 	.word	0x20003c60

00004a74 <_malloc_r>:
    4a74:	2303      	movs	r3, #3
    4a76:	b570      	push	{r4, r5, r6, lr}
    4a78:	1ccd      	adds	r5, r1, #3
    4a7a:	439d      	bics	r5, r3
    4a7c:	3508      	adds	r5, #8
    4a7e:	0006      	movs	r6, r0
    4a80:	2d0c      	cmp	r5, #12
    4a82:	d21e      	bcs.n	4ac2 <_malloc_r+0x4e>
    4a84:	250c      	movs	r5, #12
    4a86:	42a9      	cmp	r1, r5
    4a88:	d81d      	bhi.n	4ac6 <_malloc_r+0x52>
    4a8a:	0030      	movs	r0, r6
    4a8c:	f000 f90c 	bl	4ca8 <__malloc_lock>
    4a90:	4a25      	ldr	r2, [pc, #148]	; (4b28 <_malloc_r+0xb4>)
    4a92:	6814      	ldr	r4, [r2, #0]
    4a94:	0021      	movs	r1, r4
    4a96:	2900      	cmp	r1, #0
    4a98:	d119      	bne.n	4ace <_malloc_r+0x5a>
    4a9a:	4c24      	ldr	r4, [pc, #144]	; (4b2c <_malloc_r+0xb8>)
    4a9c:	6823      	ldr	r3, [r4, #0]
    4a9e:	2b00      	cmp	r3, #0
    4aa0:	d103      	bne.n	4aaa <_malloc_r+0x36>
    4aa2:	0030      	movs	r0, r6
    4aa4:	f000 f844 	bl	4b30 <_sbrk_r>
    4aa8:	6020      	str	r0, [r4, #0]
    4aaa:	0029      	movs	r1, r5
    4aac:	0030      	movs	r0, r6
    4aae:	f000 f83f 	bl	4b30 <_sbrk_r>
    4ab2:	1c43      	adds	r3, r0, #1
    4ab4:	d12c      	bne.n	4b10 <_malloc_r+0x9c>
    4ab6:	230c      	movs	r3, #12
    4ab8:	0030      	movs	r0, r6
    4aba:	6033      	str	r3, [r6, #0]
    4abc:	f000 f8f5 	bl	4caa <__malloc_unlock>
    4ac0:	e003      	b.n	4aca <_malloc_r+0x56>
    4ac2:	2d00      	cmp	r5, #0
    4ac4:	dadf      	bge.n	4a86 <_malloc_r+0x12>
    4ac6:	230c      	movs	r3, #12
    4ac8:	6033      	str	r3, [r6, #0]
    4aca:	2000      	movs	r0, #0
    4acc:	bd70      	pop	{r4, r5, r6, pc}
    4ace:	680b      	ldr	r3, [r1, #0]
    4ad0:	1b5b      	subs	r3, r3, r5
    4ad2:	d41a      	bmi.n	4b0a <_malloc_r+0x96>
    4ad4:	2b0b      	cmp	r3, #11
    4ad6:	d903      	bls.n	4ae0 <_malloc_r+0x6c>
    4ad8:	600b      	str	r3, [r1, #0]
    4ada:	18cc      	adds	r4, r1, r3
    4adc:	6025      	str	r5, [r4, #0]
    4ade:	e003      	b.n	4ae8 <_malloc_r+0x74>
    4ae0:	428c      	cmp	r4, r1
    4ae2:	d10e      	bne.n	4b02 <_malloc_r+0x8e>
    4ae4:	6863      	ldr	r3, [r4, #4]
    4ae6:	6013      	str	r3, [r2, #0]
    4ae8:	0030      	movs	r0, r6
    4aea:	f000 f8de 	bl	4caa <__malloc_unlock>
    4aee:	0020      	movs	r0, r4
    4af0:	2207      	movs	r2, #7
    4af2:	300b      	adds	r0, #11
    4af4:	1d23      	adds	r3, r4, #4
    4af6:	4390      	bics	r0, r2
    4af8:	1ac3      	subs	r3, r0, r3
    4afa:	d0e7      	beq.n	4acc <_malloc_r+0x58>
    4afc:	425a      	negs	r2, r3
    4afe:	50e2      	str	r2, [r4, r3]
    4b00:	e7e4      	b.n	4acc <_malloc_r+0x58>
    4b02:	684b      	ldr	r3, [r1, #4]
    4b04:	6063      	str	r3, [r4, #4]
    4b06:	000c      	movs	r4, r1
    4b08:	e7ee      	b.n	4ae8 <_malloc_r+0x74>
    4b0a:	000c      	movs	r4, r1
    4b0c:	6849      	ldr	r1, [r1, #4]
    4b0e:	e7c2      	b.n	4a96 <_malloc_r+0x22>
    4b10:	2303      	movs	r3, #3
    4b12:	1cc4      	adds	r4, r0, #3
    4b14:	439c      	bics	r4, r3
    4b16:	42a0      	cmp	r0, r4
    4b18:	d0e0      	beq.n	4adc <_malloc_r+0x68>
    4b1a:	1a21      	subs	r1, r4, r0
    4b1c:	0030      	movs	r0, r6
    4b1e:	f000 f807 	bl	4b30 <_sbrk_r>
    4b22:	1c43      	adds	r3, r0, #1
    4b24:	d1da      	bne.n	4adc <_malloc_r+0x68>
    4b26:	e7c6      	b.n	4ab6 <_malloc_r+0x42>
    4b28:	20003c60 	.word	0x20003c60
    4b2c:	20003c64 	.word	0x20003c64

00004b30 <_sbrk_r>:
    4b30:	2300      	movs	r3, #0
    4b32:	b570      	push	{r4, r5, r6, lr}
    4b34:	4c06      	ldr	r4, [pc, #24]	; (4b50 <_sbrk_r+0x20>)
    4b36:	0005      	movs	r5, r0
    4b38:	0008      	movs	r0, r1
    4b3a:	6023      	str	r3, [r4, #0]
    4b3c:	f7fc ff66 	bl	1a0c <_sbrk>
    4b40:	1c43      	adds	r3, r0, #1
    4b42:	d103      	bne.n	4b4c <_sbrk_r+0x1c>
    4b44:	6823      	ldr	r3, [r4, #0]
    4b46:	2b00      	cmp	r3, #0
    4b48:	d000      	beq.n	4b4c <_sbrk_r+0x1c>
    4b4a:	602b      	str	r3, [r5, #0]
    4b4c:	bd70      	pop	{r4, r5, r6, pc}
    4b4e:	46c0      	nop			; (mov r8, r8)
    4b50:	20003cac 	.word	0x20003cac

00004b54 <__sread>:
    4b54:	b570      	push	{r4, r5, r6, lr}
    4b56:	000c      	movs	r4, r1
    4b58:	250e      	movs	r5, #14
    4b5a:	5f49      	ldrsh	r1, [r1, r5]
    4b5c:	f000 f8a6 	bl	4cac <_read_r>
    4b60:	2800      	cmp	r0, #0
    4b62:	db03      	blt.n	4b6c <__sread+0x18>
    4b64:	6d63      	ldr	r3, [r4, #84]	; 0x54
    4b66:	181b      	adds	r3, r3, r0
    4b68:	6563      	str	r3, [r4, #84]	; 0x54
    4b6a:	bd70      	pop	{r4, r5, r6, pc}
    4b6c:	89a3      	ldrh	r3, [r4, #12]
    4b6e:	4a02      	ldr	r2, [pc, #8]	; (4b78 <__sread+0x24>)
    4b70:	4013      	ands	r3, r2
    4b72:	81a3      	strh	r3, [r4, #12]
    4b74:	e7f9      	b.n	4b6a <__sread+0x16>
    4b76:	46c0      	nop			; (mov r8, r8)
    4b78:	ffffefff 	.word	0xffffefff

00004b7c <__swrite>:
    4b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4b7e:	001f      	movs	r7, r3
    4b80:	898b      	ldrh	r3, [r1, #12]
    4b82:	0005      	movs	r5, r0
    4b84:	000c      	movs	r4, r1
    4b86:	0016      	movs	r6, r2
    4b88:	05db      	lsls	r3, r3, #23
    4b8a:	d505      	bpl.n	4b98 <__swrite+0x1c>
    4b8c:	230e      	movs	r3, #14
    4b8e:	5ec9      	ldrsh	r1, [r1, r3]
    4b90:	2200      	movs	r2, #0
    4b92:	2302      	movs	r3, #2
    4b94:	f000 f874 	bl	4c80 <_lseek_r>
    4b98:	89a3      	ldrh	r3, [r4, #12]
    4b9a:	4a05      	ldr	r2, [pc, #20]	; (4bb0 <__swrite+0x34>)
    4b9c:	0028      	movs	r0, r5
    4b9e:	4013      	ands	r3, r2
    4ba0:	81a3      	strh	r3, [r4, #12]
    4ba2:	0032      	movs	r2, r6
    4ba4:	230e      	movs	r3, #14
    4ba6:	5ee1      	ldrsh	r1, [r4, r3]
    4ba8:	003b      	movs	r3, r7
    4baa:	f000 f81f 	bl	4bec <_write_r>
    4bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4bb0:	ffffefff 	.word	0xffffefff

00004bb4 <__sseek>:
    4bb4:	b570      	push	{r4, r5, r6, lr}
    4bb6:	000c      	movs	r4, r1
    4bb8:	250e      	movs	r5, #14
    4bba:	5f49      	ldrsh	r1, [r1, r5]
    4bbc:	f000 f860 	bl	4c80 <_lseek_r>
    4bc0:	89a3      	ldrh	r3, [r4, #12]
    4bc2:	1c42      	adds	r2, r0, #1
    4bc4:	d103      	bne.n	4bce <__sseek+0x1a>
    4bc6:	4a05      	ldr	r2, [pc, #20]	; (4bdc <__sseek+0x28>)
    4bc8:	4013      	ands	r3, r2
    4bca:	81a3      	strh	r3, [r4, #12]
    4bcc:	bd70      	pop	{r4, r5, r6, pc}
    4bce:	2280      	movs	r2, #128	; 0x80
    4bd0:	0152      	lsls	r2, r2, #5
    4bd2:	4313      	orrs	r3, r2
    4bd4:	81a3      	strh	r3, [r4, #12]
    4bd6:	6560      	str	r0, [r4, #84]	; 0x54
    4bd8:	e7f8      	b.n	4bcc <__sseek+0x18>
    4bda:	46c0      	nop			; (mov r8, r8)
    4bdc:	ffffefff 	.word	0xffffefff

00004be0 <__sclose>:
    4be0:	b510      	push	{r4, lr}
    4be2:	230e      	movs	r3, #14
    4be4:	5ec9      	ldrsh	r1, [r1, r3]
    4be6:	f000 f815 	bl	4c14 <_close_r>
    4bea:	bd10      	pop	{r4, pc}

00004bec <_write_r>:
    4bec:	b570      	push	{r4, r5, r6, lr}
    4bee:	0005      	movs	r5, r0
    4bf0:	0008      	movs	r0, r1
    4bf2:	0011      	movs	r1, r2
    4bf4:	2200      	movs	r2, #0
    4bf6:	4c06      	ldr	r4, [pc, #24]	; (4c10 <_write_r+0x24>)
    4bf8:	6022      	str	r2, [r4, #0]
    4bfa:	001a      	movs	r2, r3
    4bfc:	f000 f872 	bl	4ce4 <_write>
    4c00:	1c43      	adds	r3, r0, #1
    4c02:	d103      	bne.n	4c0c <_write_r+0x20>
    4c04:	6823      	ldr	r3, [r4, #0]
    4c06:	2b00      	cmp	r3, #0
    4c08:	d000      	beq.n	4c0c <_write_r+0x20>
    4c0a:	602b      	str	r3, [r5, #0]
    4c0c:	bd70      	pop	{r4, r5, r6, pc}
    4c0e:	46c0      	nop			; (mov r8, r8)
    4c10:	20003cac 	.word	0x20003cac

00004c14 <_close_r>:
    4c14:	2300      	movs	r3, #0
    4c16:	b570      	push	{r4, r5, r6, lr}
    4c18:	4c06      	ldr	r4, [pc, #24]	; (4c34 <_close_r+0x20>)
    4c1a:	0005      	movs	r5, r0
    4c1c:	0008      	movs	r0, r1
    4c1e:	6023      	str	r3, [r4, #0]
    4c20:	f7fc ff06 	bl	1a30 <_close>
    4c24:	1c43      	adds	r3, r0, #1
    4c26:	d103      	bne.n	4c30 <_close_r+0x1c>
    4c28:	6823      	ldr	r3, [r4, #0]
    4c2a:	2b00      	cmp	r3, #0
    4c2c:	d000      	beq.n	4c30 <_close_r+0x1c>
    4c2e:	602b      	str	r3, [r5, #0]
    4c30:	bd70      	pop	{r4, r5, r6, pc}
    4c32:	46c0      	nop			; (mov r8, r8)
    4c34:	20003cac 	.word	0x20003cac

00004c38 <_fstat_r>:
    4c38:	2300      	movs	r3, #0
    4c3a:	b570      	push	{r4, r5, r6, lr}
    4c3c:	4c06      	ldr	r4, [pc, #24]	; (4c58 <_fstat_r+0x20>)
    4c3e:	0005      	movs	r5, r0
    4c40:	0008      	movs	r0, r1
    4c42:	0011      	movs	r1, r2
    4c44:	6023      	str	r3, [r4, #0]
    4c46:	f7fc fef6 	bl	1a36 <_fstat>
    4c4a:	1c43      	adds	r3, r0, #1
    4c4c:	d103      	bne.n	4c56 <_fstat_r+0x1e>
    4c4e:	6823      	ldr	r3, [r4, #0]
    4c50:	2b00      	cmp	r3, #0
    4c52:	d000      	beq.n	4c56 <_fstat_r+0x1e>
    4c54:	602b      	str	r3, [r5, #0]
    4c56:	bd70      	pop	{r4, r5, r6, pc}
    4c58:	20003cac 	.word	0x20003cac

00004c5c <_isatty_r>:
    4c5c:	2300      	movs	r3, #0
    4c5e:	b570      	push	{r4, r5, r6, lr}
    4c60:	4c06      	ldr	r4, [pc, #24]	; (4c7c <_isatty_r+0x20>)
    4c62:	0005      	movs	r5, r0
    4c64:	0008      	movs	r0, r1
    4c66:	6023      	str	r3, [r4, #0]
    4c68:	f7fc feea 	bl	1a40 <_isatty>
    4c6c:	1c43      	adds	r3, r0, #1
    4c6e:	d103      	bne.n	4c78 <_isatty_r+0x1c>
    4c70:	6823      	ldr	r3, [r4, #0]
    4c72:	2b00      	cmp	r3, #0
    4c74:	d000      	beq.n	4c78 <_isatty_r+0x1c>
    4c76:	602b      	str	r3, [r5, #0]
    4c78:	bd70      	pop	{r4, r5, r6, pc}
    4c7a:	46c0      	nop			; (mov r8, r8)
    4c7c:	20003cac 	.word	0x20003cac

00004c80 <_lseek_r>:
    4c80:	b570      	push	{r4, r5, r6, lr}
    4c82:	0005      	movs	r5, r0
    4c84:	0008      	movs	r0, r1
    4c86:	0011      	movs	r1, r2
    4c88:	2200      	movs	r2, #0
    4c8a:	4c06      	ldr	r4, [pc, #24]	; (4ca4 <_lseek_r+0x24>)
    4c8c:	6022      	str	r2, [r4, #0]
    4c8e:	001a      	movs	r2, r3
    4c90:	f7fc fed8 	bl	1a44 <_lseek>
    4c94:	1c43      	adds	r3, r0, #1
    4c96:	d103      	bne.n	4ca0 <_lseek_r+0x20>
    4c98:	6823      	ldr	r3, [r4, #0]
    4c9a:	2b00      	cmp	r3, #0
    4c9c:	d000      	beq.n	4ca0 <_lseek_r+0x20>
    4c9e:	602b      	str	r3, [r5, #0]
    4ca0:	bd70      	pop	{r4, r5, r6, pc}
    4ca2:	46c0      	nop			; (mov r8, r8)
    4ca4:	20003cac 	.word	0x20003cac

00004ca8 <__malloc_lock>:
    4ca8:	4770      	bx	lr

00004caa <__malloc_unlock>:
    4caa:	4770      	bx	lr

00004cac <_read_r>:
    4cac:	b570      	push	{r4, r5, r6, lr}
    4cae:	0005      	movs	r5, r0
    4cb0:	0008      	movs	r0, r1
    4cb2:	0011      	movs	r1, r2
    4cb4:	2200      	movs	r2, #0
    4cb6:	4c06      	ldr	r4, [pc, #24]	; (4cd0 <_read_r+0x24>)
    4cb8:	6022      	str	r2, [r4, #0]
    4cba:	001a      	movs	r2, r3
    4cbc:	f000 f80a 	bl	4cd4 <_read>
    4cc0:	1c43      	adds	r3, r0, #1
    4cc2:	d103      	bne.n	4ccc <_read_r+0x20>
    4cc4:	6823      	ldr	r3, [r4, #0]
    4cc6:	2b00      	cmp	r3, #0
    4cc8:	d000      	beq.n	4ccc <_read_r+0x20>
    4cca:	602b      	str	r3, [r5, #0]
    4ccc:	bd70      	pop	{r4, r5, r6, pc}
    4cce:	46c0      	nop			; (mov r8, r8)
    4cd0:	20003cac 	.word	0x20003cac

00004cd4 <_read>:
    4cd4:	2258      	movs	r2, #88	; 0x58
    4cd6:	2001      	movs	r0, #1
    4cd8:	4b01      	ldr	r3, [pc, #4]	; (4ce0 <_read+0xc>)
    4cda:	4240      	negs	r0, r0
    4cdc:	601a      	str	r2, [r3, #0]
    4cde:	4770      	bx	lr
    4ce0:	20003cac 	.word	0x20003cac

00004ce4 <_write>:
    4ce4:	2258      	movs	r2, #88	; 0x58
    4ce6:	2001      	movs	r0, #1
    4ce8:	4b01      	ldr	r3, [pc, #4]	; (4cf0 <_write+0xc>)
    4cea:	4240      	negs	r0, r0
    4cec:	601a      	str	r2, [r3, #0]
    4cee:	4770      	bx	lr
    4cf0:	20003cac 	.word	0x20003cac
    4cf4:	42000800 	.word	0x42000800
    4cf8:	42000c00 	.word	0x42000c00
    4cfc:	42001000 	.word	0x42001000
    4d00:	42001400 	.word	0x42001400
    4d04:	42001800 	.word	0x42001800
    4d08:	42001c00 	.word	0x42001c00
    4d0c:	00001196 	.word	0x00001196
    4d10:	00001192 	.word	0x00001192
    4d14:	00001192 	.word	0x00001192
    4d18:	000011f8 	.word	0x000011f8
    4d1c:	000011f8 	.word	0x000011f8
    4d20:	000011aa 	.word	0x000011aa
    4d24:	0000119c 	.word	0x0000119c
    4d28:	000011b0 	.word	0x000011b0
    4d2c:	000011e6 	.word	0x000011e6
    4d30:	000013b8 	.word	0x000013b8
    4d34:	00001398 	.word	0x00001398
    4d38:	00001398 	.word	0x00001398
    4d3c:	00001424 	.word	0x00001424
    4d40:	000013aa 	.word	0x000013aa
    4d44:	000013c6 	.word	0x000013c6
    4d48:	0000139c 	.word	0x0000139c
    4d4c:	000013d4 	.word	0x000013d4
    4d50:	00001414 	.word	0x00001414
    4d54:	454c4449 	.word	0x454c4449
    4d58:	00000000 	.word	0x00000000
    4d5c:	6c756f43 	.word	0x6c756f43
    4d60:	6f6e2064 	.word	0x6f6e2064
    4d64:	6e692074 	.word	0x6e692074
    4d68:	61697469 	.word	0x61697469
    4d6c:	657a696c 	.word	0x657a696c
    4d70:	63326920 	.word	0x63326920
    4d74:	00000000 	.word	0x00000000
    4d78:	54524155 	.word	0x54524155
    4d7c:	7361745f 	.word	0x7361745f
    4d80:	0000006b 	.word	0x0000006b
    4d84:	0000309c 	.word	0x0000309c
    4d88:	0000307e 	.word	0x0000307e
    4d8c:	00003038 	.word	0x00003038
    4d90:	00002f56 	.word	0x00002f56
    4d94:	00003038 	.word	0x00003038
    4d98:	00003070 	.word	0x00003070
    4d9c:	00003038 	.word	0x00003038
    4da0:	00002f56 	.word	0x00002f56
    4da4:	0000307e 	.word	0x0000307e
    4da8:	0000307e 	.word	0x0000307e
    4dac:	00003070 	.word	0x00003070
    4db0:	00002f56 	.word	0x00002f56
    4db4:	00002f4e 	.word	0x00002f4e
    4db8:	00002f4e 	.word	0x00002f4e
    4dbc:	00002f4e 	.word	0x00002f4e
    4dc0:	000032b4 	.word	0x000032b4
    4dc4:	000036fc 	.word	0x000036fc
    4dc8:	000035bc 	.word	0x000035bc
    4dcc:	000035bc 	.word	0x000035bc
    4dd0:	000035b8 	.word	0x000035b8
    4dd4:	000036d4 	.word	0x000036d4
    4dd8:	000036d4 	.word	0x000036d4
    4ddc:	000036c6 	.word	0x000036c6
    4de0:	000035b8 	.word	0x000035b8
    4de4:	000036d4 	.word	0x000036d4
    4de8:	000036c6 	.word	0x000036c6
    4dec:	000036d4 	.word	0x000036d4
    4df0:	000035b8 	.word	0x000035b8
    4df4:	000036dc 	.word	0x000036dc
    4df8:	000036dc 	.word	0x000036dc
    4dfc:	000036dc 	.word	0x000036dc
    4e00:	000038e0 	.word	0x000038e0

00004e04 <_global_impure_ptr>:
    4e04:	2000001c                                ... 

00004e08 <__sf_fake_stderr>:
	...

00004e28 <__sf_fake_stdin>:
	...

00004e48 <__sf_fake_stdout>:
	...

00004e68 <_init>:
    4e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4e6a:	46c0      	nop			; (mov r8, r8)
    4e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4e6e:	bc08      	pop	{r3}
    4e70:	469e      	mov	lr, r3
    4e72:	4770      	bx	lr

00004e74 <__init_array_start>:
    4e74:	000000dd 	.word	0x000000dd

00004e78 <_fini>:
    4e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4e7a:	46c0      	nop			; (mov r8, r8)
    4e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4e7e:	bc08      	pop	{r3}
    4e80:	469e      	mov	lr, r3
    4e82:	4770      	bx	lr

00004e84 <__fini_array_start>:
    4e84:	000000b5 	.word	0x000000b5

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	2800      	cmp	r0, #0
20000008:	d1fa      	bne.n	20000000 <portable_delay_cycles>
		"SUB r0, r0, #1 \n"
#endif
		"CMP r0, #0  \n"
		"BNE loop         "
	);
}
2000000a:	4770      	bx	lr

2000000c <g_interrupt_enabled>:
2000000c:	0001 0000                                   ....

20000010 <uxCriticalNesting>:
20000010:	aaaa aaaa                                   ....

20000014 <xNextTaskUnblockTime>:
20000014:	ffff ffff                                   ....

20000018 <_impure_ptr>:
20000018:	001c 2000                                   ... 

2000001c <impure_data>:
2000001c:	0000 0000 4e28 0000 4e48 0000 4e08 0000     ....(N..HN...N..
	...
