<experiment><version>1.0</version><substrates><name>linkn3n4</name><capacity><rate>10000.000000</rate><kind>max</kind></capacity><latency><time>3.000000</time><kind>max</kind></latency></substrates><substrates><name>linkn1n2</name><capacity><rate>10000.000000</rate><kind>max</kind></capacity><latency><time>3.000000</time><kind>max</kind></latency></substrates><substrates><name>linkn4n0</name><capacity><rate>10000.000000</rate><kind>max</kind></capacity><latency><time>3.000000</time><kind>max</kind></latency></substrates><substrates><name>linkn2n3</name><capacity><rate>10000.000000</rate><kind>max</kind></capacity><latency><time>3.000000</time><kind>max</kind></latency></substrates><substrates><name>linkn0n1</name><capacity><rate>10000.000000</rate><kind>max</kind></capacity><latency><time>3.000000</time><kind>max</kind></latency></substrates><elements><computer><name>n2</name><interface><substrate>linkn1n2</substrate><name>inf000</name><capacity><rate>10000.000000</rate><kind>max</kind></capacity><latency><time>3.000000</time><kind>max</kind></latency></interface><interface><substrate>linkn2n3</substrate><name>inf001</name><capacity><rate>10000.000000</rate><kind>max</kind></capacity><latency><time>3.000000</time><kind>max</kind></latency></interface><attribute><attribute>type</attribute><value>pc</value></attribute><attribute><attribute>failureaction</attribute><value>fatal</value></attribute></computer></elements><elements><computer><name>n3</name><interface><substrate>linkn3n4</substrate><name>inf000</name><capacity><rate>10000.000000</rate><kind>max</kind></capacity><latency><time>3.000000</time><kind>max</kind></latency></interface><interface><substrate>linkn2n3</substrate><name>inf001</name><capacity><rate>10000.000000</rate><kind>max</kind></capacity><latency><time>3.000000</time><kind>max</kind></latency></interface><attribute><attribute>type</attribute><value>pc</value></attribute><attribute><attribute>failureaction</attribute><value>fatal</value></attribute></computer></elements><elements><computer><name>n4</name><interface><substrate>linkn3n4</substrate><name>inf000</name><capacity><rate>10000.000000</rate><kind>max</kind></capacity><latency><time>3.000000</time><kind>max</kind></latency></interface><interface><substrate>linkn4n0</substrate><name>inf001</name><capacity><rate>10000.000000</rate><kind>max</kind></capacity><latency><time>3.000000</time><kind>max</kind></latency></interface><attribute><attribute>type</attribute><value>pc</value></attribute><attribute><attribute>failureaction</attribute><value>fatal</value></attribute></computer></elements><elements><computer><name>n0</name><interface><substrate>linkn4n0</substrate><name>inf000</name><capacity><rate>10000.000000</rate><kind>max</kind></capacity><latency><time>3.000000</time><kind>max</kind></latency></interface><interface><substrate>linkn0n1</substrate><name>inf001</name><capacity><rate>10000.000000</rate><kind>max</kind></capacity><latency><time>3.000000</time><kind>max</kind></latency></interface><attribute><attribute>type</attribute><value>pc</value></attribute><attribute><attribute>failureaction</attribute><value>fatal</value></attribute></computer></elements><elements><computer><name>n1</name><interface><substrate>linkn1n2</substrate><name>inf000</name><capacity><rate>10000.000000</rate><kind>max</kind></capacity><latency><time>3.000000</time><kind>max</kind></latency></interface><interface><substrate>linkn0n1</substrate><name>inf001</name><capacity><rate>10000.000000</rate><kind>max</kind></capacity><latency><time>3.000000</time><kind>max</kind></latency></interface><attribute><attribute>type</attribute><value>pc</value></attribute><attribute><attribute>failureaction</attribute><value>fatal</value></attribute></computer></elements></experiment>
