0.7
2020.2
Sep  5 2024
15:23:16
C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/ALU.sv,1729015880,systemVerilog,C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/CPU.sv;C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/FPU.sv;C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/data_memory.sv;C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/instruction_decoder.sv;C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/instruction_memory.sv;C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/operating_system.sv;C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/serial_receiver.sv;C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/serial_transmitter.sv,C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/data_memory.sv,C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/op_codes.vh,$unit_ALU_sv_3567339121;ALU,,uvm,../../../../FPGA_CPU.srcs/sources_1/new,,,,,
C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/CPU.sv,1729017058,systemVerilog,,C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/operating_system.sv,,CPU,,uvm,../../../../FPGA_CPU.srcs/sources_1/new,,,,,
C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/FPU.sv,1728887389,systemVerilog,,C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/FPU_operations.sv,,FPU,,uvm,../../../../FPGA_CPU.srcs/sources_1/new,,,,,
C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/FPU_operations.sv,1728710838,systemVerilog,,,,,,uvm,../../../../FPGA_CPU.srcs/sources_1/new,,,,,
C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/data_memory.sv,1729015837,systemVerilog,,C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/instruction_decoder.sv,,data_memory,,uvm,../../../../FPGA_CPU.srcs/sources_1/new,,,,,
C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/instruction_decoder.sv,1728865768,systemVerilog,,C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/CPU.sv,,instruction_decoder,,uvm,../../../../FPGA_CPU.srcs/sources_1/new,,,,,
C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/instruction_memory.sv,1728934661,systemVerilog,C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/FPU.sv,C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/FPU.sv,,instruction_memory,,uvm,../../../../FPGA_CPU.srcs/sources_1/new,,,,,
C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/op_codes.vh,1728886400,verilog,,,,,,,,,,,,
C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/operating_system.sv,1729018073,systemVerilog,,C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/serial_receiver.sv,,operating_system,,uvm,../../../../FPGA_CPU.srcs/sources_1/new,,,,,
C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/serial_receiver.sv,1728447354,systemVerilog,,C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/serial_transmitter.sv,,serial_receiver,,uvm,../../../../FPGA_CPU.srcs/sources_1/new,,,,,
C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/serial_transmitter.sv,1728356197,systemVerilog,,C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/instruction_memory.sv,,serial_transmitter,,uvm,../../../../FPGA_CPU.srcs/sources_1/new,,,,,
