Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue May 12 08:57:16 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.895        0.000                      0                  435        0.095        0.000                      0                  435        0.511        0.000                       0                   257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
sys_clk_pin                     {0.000 5.000}        10.000          100.000         
  clk_feedback                  {0.000 5.000}        10.000          100.000         
  clock_pixel_unbuffered        {0.000 6.667}        13.333          75.000          
    clk_feedback_1              {0.000 6.667}        13.333          75.000          
    clock_x5pixel_unbuffered_1  {0.000 1.333}        2.667           375.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     2  
  clk_feedback                                                                                                                                                                    8.751        0.000                       0                     2  
  clock_pixel_unbuffered              5.895        0.000                      0                  435        0.095        0.000                      0                  435        3.667        0.000                       0                   241  
    clk_feedback_1                                                                                                                                                               12.084        0.000                       0                     2  
    clock_x5pixel_unbuffered_1                                                                                                                                                    0.511        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_eng_1280_720A/BUFG_clk/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_pixel_unbuffered
  To Clock:  clock_pixel_unbuffered

Setup :            0  Failing Endpoints,  Worst Slack        5.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            image_driver_inst/RED_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 2.826ns (38.448%)  route 4.524ns (61.552%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 22.178 - 13.333 ) 
    Source Clock Delay      (SCD):    9.631ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.526    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.622 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     6.189    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.277 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.938    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.034 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.598     9.631    image_driver_inst/RAM_inst/O_buff_clkpixel
    RAMB36_X1Y3          RAMB36E1                                     r  image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    12.085 f  image_driver_inst/RAM_inst/RAMB36E1_1/DOADO[7]
                         net (fo=1, routed)           1.587    13.672    image_driver_inst/RAM_inst/RAM_O_1[7]
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124    13.796 f  image_driver_inst/RAM_inst/RED_O[7]_i_10/O
                         net (fo=1, routed)           1.367    15.163    image_driver_inst/RAM_inst/RED_O[7]_i_10_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124    15.287 f  image_driver_inst/RAM_inst/RED_O[7]_i_3/O
                         net (fo=24, routed)          1.571    16.858    image_driver_inst/RAM_inst/DATA_O[7]
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.124    16.982 r  image_driver_inst/RAM_inst/RED_O[2]_i_1/O
                         net (fo=1, routed)           0.000    16.982    image_driver_inst/RAM_inst_n_4
    SLICE_X6Y15          FDRE                                         r  image_driver_inst/RED_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.676    17.378    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.469 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.918    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.001 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.582    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.673 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.504    22.178    image_driver_inst/O_buff_clkpixel
    SLICE_X6Y15          FDRE                                         r  image_driver_inst/RED_O_reg[2]/C
                         clock pessimism              0.701    22.879    
                         clock uncertainty           -0.080    22.799    
    SLICE_X6Y15          FDRE (Setup_fdre_C_D)        0.077    22.876    image_driver_inst/RED_O_reg[2]
  -------------------------------------------------------------------
                         required time                         22.876    
                         arrival time                         -16.982    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            image_driver_inst/RED_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 2.826ns (38.459%)  route 4.522ns (61.541%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 22.178 - 13.333 ) 
    Source Clock Delay      (SCD):    9.631ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.526    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.622 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     6.189    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.277 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.938    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.034 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.598     9.631    image_driver_inst/RAM_inst/O_buff_clkpixel
    RAMB36_X1Y3          RAMB36E1                                     r  image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    12.085 f  image_driver_inst/RAM_inst/RAMB36E1_1/DOADO[7]
                         net (fo=1, routed)           1.587    13.672    image_driver_inst/RAM_inst/RAM_O_1[7]
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124    13.796 f  image_driver_inst/RAM_inst/RED_O[7]_i_10/O
                         net (fo=1, routed)           1.367    15.163    image_driver_inst/RAM_inst/RED_O[7]_i_10_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124    15.287 f  image_driver_inst/RAM_inst/RED_O[7]_i_3/O
                         net (fo=24, routed)          1.569    16.856    image_driver_inst/RAM_inst/DATA_O[7]
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.124    16.980 r  image_driver_inst/RAM_inst/RED_O[3]_i_1/O
                         net (fo=1, routed)           0.000    16.980    image_driver_inst/RAM_inst_n_3
    SLICE_X6Y15          FDRE                                         r  image_driver_inst/RED_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.676    17.378    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.469 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.918    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.001 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.582    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.673 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.504    22.178    image_driver_inst/O_buff_clkpixel
    SLICE_X6Y15          FDRE                                         r  image_driver_inst/RED_O_reg[3]/C
                         clock pessimism              0.701    22.879    
                         clock uncertainty           -0.080    22.799    
    SLICE_X6Y15          FDRE (Setup_fdre_C_D)        0.081    22.880    image_driver_inst/RED_O_reg[3]
  -------------------------------------------------------------------
                         required time                         22.880    
                         arrival time                         -16.980    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            image_driver_inst/GREEN_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        7.238ns  (logic 2.826ns (39.046%)  route 4.412ns (60.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.850ns = ( 22.183 - 13.333 ) 
    Source Clock Delay      (SCD):    9.631ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.526    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.622 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     6.189    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.277 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.938    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.034 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.598     9.631    image_driver_inst/RAM_inst/O_buff_clkpixel
    RAMB36_X1Y3          RAMB36E1                                     r  image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    12.085 f  image_driver_inst/RAM_inst/RAMB36E1_1/DOADO[7]
                         net (fo=1, routed)           1.587    13.672    image_driver_inst/RAM_inst/RAM_O_1[7]
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124    13.796 f  image_driver_inst/RAM_inst/RED_O[7]_i_10/O
                         net (fo=1, routed)           1.367    15.163    image_driver_inst/RAM_inst/RED_O[7]_i_10_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124    15.287 f  image_driver_inst/RAM_inst/RED_O[7]_i_3/O
                         net (fo=24, routed)          1.458    16.745    image_driver_inst/RAM_inst/DATA_O[7]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.124    16.869 r  image_driver_inst/RAM_inst/GREEN_O[2]_i_1/O
                         net (fo=1, routed)           0.000    16.869    image_driver_inst/RAM_inst_n_11
    SLICE_X5Y8           FDRE                                         r  image_driver_inst/GREEN_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.676    17.378    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.469 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.918    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.001 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.582    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.673 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.509    22.183    image_driver_inst/O_buff_clkpixel
    SLICE_X5Y8           FDRE                                         r  image_driver_inst/GREEN_O_reg[2]/C
                         clock pessimism              0.701    22.884    
                         clock uncertainty           -0.080    22.804    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)        0.029    22.833    image_driver_inst/GREEN_O_reg[2]
  -------------------------------------------------------------------
                         required time                         22.833    
                         arrival time                         -16.869    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            image_driver_inst/RED_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 2.826ns (39.108%)  route 4.400ns (60.892%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 22.178 - 13.333 ) 
    Source Clock Delay      (SCD):    9.631ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.526    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.622 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     6.189    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.277 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.938    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.034 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.598     9.631    image_driver_inst/RAM_inst/O_buff_clkpixel
    RAMB36_X1Y3          RAMB36E1                                     r  image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    12.085 f  image_driver_inst/RAM_inst/RAMB36E1_1/DOADO[7]
                         net (fo=1, routed)           1.587    13.672    image_driver_inst/RAM_inst/RAM_O_1[7]
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124    13.796 f  image_driver_inst/RAM_inst/RED_O[7]_i_10/O
                         net (fo=1, routed)           1.367    15.163    image_driver_inst/RAM_inst/RED_O[7]_i_10_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124    15.287 f  image_driver_inst/RAM_inst/RED_O[7]_i_3/O
                         net (fo=24, routed)          1.447    16.734    image_driver_inst/RAM_inst/DATA_O[7]
    SLICE_X5Y15          LUT5 (Prop_lut5_I0_O)        0.124    16.858 r  image_driver_inst/RAM_inst/RED_O[0]_i_1/O
                         net (fo=1, routed)           0.000    16.858    image_driver_inst/RAM_inst_n_6
    SLICE_X5Y15          FDRE                                         r  image_driver_inst/RED_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.676    17.378    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.469 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.918    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.001 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.582    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.673 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.504    22.178    image_driver_inst/O_buff_clkpixel
    SLICE_X5Y15          FDRE                                         r  image_driver_inst/RED_O_reg[0]/C
                         clock pessimism              0.701    22.879    
                         clock uncertainty           -0.080    22.799    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)        0.029    22.828    image_driver_inst/RED_O_reg[0]
  -------------------------------------------------------------------
                         required time                         22.828    
                         arrival time                         -16.858    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            image_driver_inst/RED_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 2.826ns (39.114%)  route 4.399ns (60.886%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 22.178 - 13.333 ) 
    Source Clock Delay      (SCD):    9.631ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.526    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.622 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     6.189    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.277 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.938    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.034 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.598     9.631    image_driver_inst/RAM_inst/O_buff_clkpixel
    RAMB36_X1Y3          RAMB36E1                                     r  image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    12.085 f  image_driver_inst/RAM_inst/RAMB36E1_1/DOADO[7]
                         net (fo=1, routed)           1.587    13.672    image_driver_inst/RAM_inst/RAM_O_1[7]
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124    13.796 f  image_driver_inst/RAM_inst/RED_O[7]_i_10/O
                         net (fo=1, routed)           1.367    15.163    image_driver_inst/RAM_inst/RED_O[7]_i_10_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124    15.287 f  image_driver_inst/RAM_inst/RED_O[7]_i_3/O
                         net (fo=24, routed)          1.446    16.733    image_driver_inst/RAM_inst/DATA_O[7]
    SLICE_X5Y15          LUT5 (Prop_lut5_I0_O)        0.124    16.857 r  image_driver_inst/RAM_inst/RED_O[1]_i_1/O
                         net (fo=1, routed)           0.000    16.857    image_driver_inst/RAM_inst_n_5
    SLICE_X5Y15          FDRE                                         r  image_driver_inst/RED_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.676    17.378    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.469 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.918    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.001 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.582    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.673 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.504    22.178    image_driver_inst/O_buff_clkpixel
    SLICE_X5Y15          FDRE                                         r  image_driver_inst/RED_O_reg[1]/C
                         clock pessimism              0.701    22.879    
                         clock uncertainty           -0.080    22.799    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)        0.031    22.830    image_driver_inst/RED_O_reg[1]
  -------------------------------------------------------------------
                         required time                         22.830    
                         arrival time                         -16.857    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            image_driver_inst/BLUE_O_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 2.826ns (39.201%)  route 4.383ns (60.799%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.850ns = ( 22.183 - 13.333 ) 
    Source Clock Delay      (SCD):    9.631ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.526    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.622 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     6.189    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.277 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.938    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.034 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.598     9.631    image_driver_inst/RAM_inst/O_buff_clkpixel
    RAMB36_X1Y3          RAMB36E1                                     r  image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    12.085 f  image_driver_inst/RAM_inst/RAMB36E1_1/DOADO[7]
                         net (fo=1, routed)           1.587    13.672    image_driver_inst/RAM_inst/RAM_O_1[7]
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124    13.796 f  image_driver_inst/RAM_inst/RED_O[7]_i_10/O
                         net (fo=1, routed)           1.367    15.163    image_driver_inst/RAM_inst/RED_O[7]_i_10_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124    15.287 f  image_driver_inst/RAM_inst/RED_O[7]_i_3/O
                         net (fo=24, routed)          1.430    16.716    image_driver_inst/RAM_inst/DATA_O[7]
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.124    16.840 r  image_driver_inst/RAM_inst/BLUE_O[6]_i_1/O
                         net (fo=1, routed)           0.000    16.840    image_driver_inst/RAM_inst_n_23
    SLICE_X3Y10          FDRE                                         r  image_driver_inst/BLUE_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.676    17.378    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.469 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.918    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.001 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.582    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.673 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.509    22.183    image_driver_inst/O_buff_clkpixel
    SLICE_X3Y10          FDRE                                         r  image_driver_inst/BLUE_O_reg[6]/C
                         clock pessimism              0.701    22.884    
                         clock uncertainty           -0.080    22.804    
    SLICE_X3Y10          FDRE (Setup_fdre_C_D)        0.031    22.835    image_driver_inst/BLUE_O_reg[6]
  -------------------------------------------------------------------
                         required time                         22.835    
                         arrival time                         -16.840    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            image_driver_inst/BLUE_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 2.826ns (39.229%)  route 4.378ns (60.771%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.850ns = ( 22.183 - 13.333 ) 
    Source Clock Delay      (SCD):    9.631ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.526    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.622 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     6.189    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.277 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.938    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.034 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.598     9.631    image_driver_inst/RAM_inst/O_buff_clkpixel
    RAMB36_X1Y3          RAMB36E1                                     r  image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    12.085 f  image_driver_inst/RAM_inst/RAMB36E1_1/DOADO[7]
                         net (fo=1, routed)           1.587    13.672    image_driver_inst/RAM_inst/RAM_O_1[7]
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124    13.796 f  image_driver_inst/RAM_inst/RED_O[7]_i_10/O
                         net (fo=1, routed)           1.367    15.163    image_driver_inst/RAM_inst/RED_O[7]_i_10_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124    15.287 f  image_driver_inst/RAM_inst/RED_O[7]_i_3/O
                         net (fo=24, routed)          1.425    16.711    image_driver_inst/RAM_inst/DATA_O[7]
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.124    16.835 r  image_driver_inst/RAM_inst/BLUE_O[2]_i_1/O
                         net (fo=1, routed)           0.000    16.835    image_driver_inst/RAM_inst_n_18
    SLICE_X3Y10          FDRE                                         r  image_driver_inst/BLUE_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.676    17.378    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.469 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.918    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.001 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.582    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.673 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.509    22.183    image_driver_inst/O_buff_clkpixel
    SLICE_X3Y10          FDRE                                         r  image_driver_inst/BLUE_O_reg[2]/C
                         clock pessimism              0.701    22.884    
                         clock uncertainty           -0.080    22.804    
    SLICE_X3Y10          FDRE (Setup_fdre_C_D)        0.029    22.833    image_driver_inst/BLUE_O_reg[2]
  -------------------------------------------------------------------
                         required time                         22.833    
                         arrival time                         -16.835    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            image_driver_inst/RED_O_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 2.826ns (39.103%)  route 4.401ns (60.897%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 22.178 - 13.333 ) 
    Source Clock Delay      (SCD):    9.631ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.526    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.622 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     6.189    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.277 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.938    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.034 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.598     9.631    image_driver_inst/RAM_inst/O_buff_clkpixel
    RAMB36_X1Y3          RAMB36E1                                     r  image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    12.085 f  image_driver_inst/RAM_inst/RAMB36E1_1/DOADO[7]
                         net (fo=1, routed)           1.587    13.672    image_driver_inst/RAM_inst/RAM_O_1[7]
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124    13.796 f  image_driver_inst/RAM_inst/RED_O[7]_i_10/O
                         net (fo=1, routed)           1.367    15.163    image_driver_inst/RAM_inst/RED_O[7]_i_10_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124    15.287 f  image_driver_inst/RAM_inst/RED_O[7]_i_3/O
                         net (fo=24, routed)          1.448    16.735    image_driver_inst/RAM_inst/DATA_O[7]
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.124    16.859 r  image_driver_inst/RAM_inst/RED_O[4]_i_1/O
                         net (fo=1, routed)           0.000    16.859    image_driver_inst/RAM_inst_n_2
    SLICE_X6Y15          FDRE                                         r  image_driver_inst/RED_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.676    17.378    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.469 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.918    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.001 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.582    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.673 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.504    22.178    image_driver_inst/O_buff_clkpixel
    SLICE_X6Y15          FDRE                                         r  image_driver_inst/RED_O_reg[4]/C
                         clock pessimism              0.701    22.879    
                         clock uncertainty           -0.080    22.799    
    SLICE_X6Y15          FDRE (Setup_fdre_C_D)        0.079    22.878    image_driver_inst/RED_O_reg[4]
  -------------------------------------------------------------------
                         required time                         22.878    
                         arrival time                         -16.859    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            image_driver_inst/RED_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 2.826ns (39.452%)  route 4.337ns (60.548%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.846ns = ( 22.179 - 13.333 ) 
    Source Clock Delay      (SCD):    9.631ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.526    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.622 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     6.189    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.277 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.938    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.034 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.598     9.631    image_driver_inst/RAM_inst/O_buff_clkpixel
    RAMB36_X1Y3          RAMB36E1                                     r  image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    12.085 r  image_driver_inst/RAM_inst/RAMB36E1_1/DOADO[7]
                         net (fo=1, routed)           1.587    13.672    image_driver_inst/RAM_inst/RAM_O_1[7]
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124    13.796 r  image_driver_inst/RAM_inst/RED_O[7]_i_10/O
                         net (fo=1, routed)           1.367    15.163    image_driver_inst/RAM_inst/RED_O[7]_i_10_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124    15.287 r  image_driver_inst/RAM_inst/RED_O[7]_i_3/O
                         net (fo=24, routed)          1.384    16.671    image_driver_inst/RAM_inst/DATA_O[7]
    SLICE_X7Y14          LUT5 (Prop_lut5_I0_O)        0.124    16.795 r  image_driver_inst/RAM_inst/RED_O[7]_i_2/O
                         net (fo=1, routed)           0.000    16.795    image_driver_inst/RAM_inst_n_0
    SLICE_X7Y14          FDRE                                         r  image_driver_inst/RED_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.676    17.378    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.469 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.918    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.001 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.582    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.673 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.505    22.179    image_driver_inst/O_buff_clkpixel
    SLICE_X7Y14          FDRE                                         r  image_driver_inst/RED_O_reg[7]/C
                         clock pessimism              0.701    22.880    
                         clock uncertainty           -0.080    22.800    
    SLICE_X7Y14          FDRE (Setup_fdre_C_D)        0.029    22.829    image_driver_inst/RED_O_reg[7]
  -------------------------------------------------------------------
                         required time                         22.829    
                         arrival time                         -16.795    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            image_driver_inst/RED_O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 2.826ns (39.381%)  route 4.350ns (60.619%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 22.178 - 13.333 ) 
    Source Clock Delay      (SCD):    9.631ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.526    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.622 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     6.189    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.277 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.938    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.034 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.598     9.631    image_driver_inst/RAM_inst/O_buff_clkpixel
    RAMB36_X1Y3          RAMB36E1                                     r  image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    12.085 f  image_driver_inst/RAM_inst/RAMB36E1_1/DOADO[7]
                         net (fo=1, routed)           1.587    13.672    image_driver_inst/RAM_inst/RAM_O_1[7]
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124    13.796 f  image_driver_inst/RAM_inst/RED_O[7]_i_10/O
                         net (fo=1, routed)           1.367    15.163    image_driver_inst/RAM_inst/RED_O[7]_i_10_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124    15.287 f  image_driver_inst/RAM_inst/RED_O[7]_i_3/O
                         net (fo=24, routed)          1.397    16.684    image_driver_inst/RAM_inst/DATA_O[7]
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.124    16.808 r  image_driver_inst/RAM_inst/RED_O[5]_i_1/O
                         net (fo=1, routed)           0.000    16.808    image_driver_inst/RAM_inst_n_1
    SLICE_X6Y15          FDRE                                         r  image_driver_inst/RED_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.676    17.378    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.469 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.918    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.001 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.582    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.673 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         1.504    22.178    image_driver_inst/O_buff_clkpixel
    SLICE_X6Y15          FDRE                                         r  image_driver_inst/RED_O_reg[5]/C
                         clock pessimism              0.701    22.879    
                         clock uncertainty           -0.080    22.799    
    SLICE_X6Y15          FDRE (Setup_fdre_C_D)        0.079    22.878    image_driver_inst/RED_O_reg[5]
  -------------------------------------------------------------------
                         required time                         22.878    
                         arrival time                         -16.808    
  -------------------------------------------------------------------
                         slack                                  6.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][8]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][8]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.019%)  route 0.153ns (51.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.261ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.390     1.597    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.623 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     2.168    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.218 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.704    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.730 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.562     3.291    Inst_vga_gen/O_buff_clkpixel
    SLICE_X11Y8          FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     3.432 r  Inst_vga_gen/queue_reg[0][vCounter][8]/Q
                         net (fo=7, routed)           0.153     3.585    Inst_vga_gen/queue_reg[0][vCounter]__0[8]
    SLICE_X10Y7          SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][8]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.583     1.978    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.007 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.819    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.872 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.402    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.431 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.831     4.261    Inst_vga_gen/O_buff_clkpixel
    SLICE_X10Y7          SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][8]_srl14/CLK
                         clock pessimism             -0.954     3.307    
    SLICE_X10Y7          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.490    Inst_vga_gen/queue_reg[14][vCounter][8]_srl14
  -------------------------------------------------------------------
                         required time                         -3.490    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_blue/e_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dvid_1/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.972ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.390     1.597    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.623 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     2.168    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.218 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.704    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.730 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.589     3.318    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X3Y11          FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     3.459 r  dvid_1/TDMS_encoder_blue/e_reg[1]/Q
                         net (fo=1, routed)           0.056     3.515    dvid_1/TDMS_encoder_blue_n_15
    SLICE_X3Y11          FDRE                                         r  dvid_1/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.583     1.978    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.007 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.819    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.872 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.402    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.431 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.860     4.290    dvid_1/O_buff_clkpixel
    SLICE_X3Y11          FDRE                                         r  dvid_1/latched_blue_reg[1]/C
                         clock pessimism             -0.972     3.318    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.075     3.393    dvid_1/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.393    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][8]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Inst_vga_gen/queue_reg[14][hCounter][8]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.628%)  route 0.206ns (59.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns
    Source Clock Delay      (SCD):    3.288ns
    Clock Pessimism Removal (CPR):    0.935ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.390     1.597    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.623 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     2.168    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.218 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.704    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.730 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.559     3.288    Inst_vga_gen/O_buff_clkpixel
    SLICE_X9Y14          FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141     3.429 r  Inst_vga_gen/queue_reg[0][hCounter][8]/Q
                         net (fo=8, routed)           0.206     3.635    Inst_vga_gen/queue_reg[0][hCounter][8]
    SLICE_X10Y11         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][8]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.583     1.978    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.007 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.819    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.872 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.402    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.431 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.830     4.260    Inst_vga_gen/O_buff_clkpixel
    SLICE_X10Y11         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][8]_srl14/CLK
                         clock pessimism             -0.935     3.325    
    SLICE_X10Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.508    Inst_vga_gen/queue_reg[14][hCounter][8]_srl14
  -------------------------------------------------------------------
                         required time                         -3.508    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_blue/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dvid_1/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.971ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.390     1.597    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.623 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     2.168    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.218 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.704    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.730 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.588     3.317    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X0Y12          FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     3.458 r  dvid_1/TDMS_encoder_blue/e_reg[9]/Q
                         net (fo=1, routed)           0.065     3.523    dvid_1/TDMS_encoder_blue_n_7
    SLICE_X0Y12          FDRE                                         r  dvid_1/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.583     1.978    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.007 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.819    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.872 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.402    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.431 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.858     4.288    dvid_1/O_buff_clkpixel
    SLICE_X0Y12          FDRE                                         r  dvid_1/latched_blue_reg[9]/C
                         clock pessimism             -0.971     3.317    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.075     3.392    dvid_1/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.392    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_red/e_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dvid_1/latched_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    0.956ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.390     1.597    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.623 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     2.168    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.218 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.704    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.730 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.586     3.315    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X3Y16          FDSE                                         r  dvid_1/TDMS_encoder_red/e_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDSE (Prop_fdse_C_Q)         0.141     3.456 r  dvid_1/TDMS_encoder_red/e_reg[4]/Q
                         net (fo=1, routed)           0.100     3.556    dvid_1/TDMS_encoder_red_n_12
    SLICE_X1Y16          FDRE                                         r  dvid_1/latched_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.583     1.978    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.007 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.819    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.872 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.402    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.431 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.855     4.285    dvid_1/O_buff_clkpixel
    SLICE_X1Y16          FDRE                                         r  dvid_1/latched_red_reg[4]/C
                         clock pessimism             -0.956     3.329    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.066     3.395    dvid_1/latched_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][11]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.261ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.957ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.390     1.597    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.623 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     2.168    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.218 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.704    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.730 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.562     3.291    Inst_vga_gen/O_buff_clkpixel
    SLICE_X11Y8          FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     3.432 r  Inst_vga_gen/queue_reg[0][vCounter][11]/Q
                         net (fo=7, routed)           0.128     3.560    Inst_vga_gen/queue_reg[0][vCounter]__0[11]
    SLICE_X10Y8          SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.583     1.978    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.007 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.819    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.872 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.402    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.431 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.831     4.261    Inst_vga_gen/O_buff_clkpixel
    SLICE_X10Y8          SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/CLK
                         clock pessimism             -0.957     3.304    
    SLICE_X10Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     3.398    Inst_vga_gen/queue_reg[14][vCounter][11]_srl14
  -------------------------------------------------------------------
                         required time                         -3.398    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 image_driver_inst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            image_driver_inst/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.228%)  route 0.114ns (44.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.390     1.597    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.623 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     2.168    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.218 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.704    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.730 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.586     3.315    image_driver_inst/O_buff_clkpixel
    SLICE_X5Y14          FDRE                                         r  image_driver_inst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     3.456 r  image_driver_inst/q_reg[1]/Q
                         net (fo=2, routed)           0.114     3.570    image_driver_inst/q[1]
    SLICE_X6Y14          FDRE                                         r  image_driver_inst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.583     1.978    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.007 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.819    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.872 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.402    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.431 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.855     4.285    image_driver_inst/O_buff_clkpixel
    SLICE_X6Y14          FDRE                                         r  image_driver_inst/q_reg[2]/C
                         clock pessimism             -0.955     3.330    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.075     3.405    image_driver_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.570    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_blue/e_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dvid_1/latched_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.958ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.390     1.597    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.623 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     2.168    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.218 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.704    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.730 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.588     3.317    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X0Y12          FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     3.458 r  dvid_1/TDMS_encoder_blue/e_reg[3]/Q
                         net (fo=1, routed)           0.118     3.576    dvid_1/TDMS_encoder_blue_n_13
    SLICE_X1Y12          FDRE                                         r  dvid_1/latched_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.583     1.978    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.007 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.819    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.872 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.402    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.431 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.858     4.288    dvid_1/O_buff_clkpixel
    SLICE_X1Y12          FDRE                                         r  dvid_1/latched_blue_reg[3]/C
                         clock pessimism             -0.958     3.330    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.075     3.405    dvid_1/latched_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][2]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.410%)  route 0.156ns (52.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.261ns
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.390     1.597    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.623 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     2.168    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.218 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.704    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.730 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.563     3.292    Inst_vga_gen/O_buff_clkpixel
    SLICE_X11Y6          FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141     3.433 r  Inst_vga_gen/queue_reg[0][vCounter][2]/Q
                         net (fo=6, routed)           0.156     3.590    Inst_vga_gen/queue_reg[0][vCounter]__0[2]
    SLICE_X10Y7          SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.583     1.978    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.007 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.819    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.872 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.402    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.431 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.831     4.261    Inst_vga_gen/O_buff_clkpixel
    SLICE_X10Y7          SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/CLK
                         clock pessimism             -0.954     3.307    
    SLICE_X10Y7          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.416    Inst_vga_gen/queue_reg[14][vCounter][2]_srl14
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.590    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][4]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][4]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.563%)  route 0.155ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.261ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.957ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.390     1.597    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.623 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     2.168    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.218 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.704    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.730 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.562     3.291    Inst_vga_gen/O_buff_clkpixel
    SLICE_X11Y7          FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     3.432 r  Inst_vga_gen/queue_reg[0][vCounter][4]/Q
                         net (fo=8, routed)           0.155     3.588    Inst_vga_gen/queue_reg[0][vCounter]__0[4]
    SLICE_X10Y7          SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][4]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.583     1.978    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.007 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.819    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.872 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.402    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.431 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=239, routed)         0.831     4.261    Inst_vga_gen/O_buff_clkpixel
    SLICE_X10Y7          SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][4]_srl14/CLK
                         clock pessimism             -0.957     3.304    
    SLICE_X10Y7          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     3.412    Inst_vga_gen/queue_reg[14][vCounter][4]_srl14
  -------------------------------------------------------------------
                         required time                         -3.412    
                         arrival time                           3.588    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_pixel_unbuffered
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y3      image_driver_inst/RAM_inst/RAMB36E1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y1      image_driver_inst/RAM_inst/RAMB36E1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y2      image_driver_inst/RAM_inst/RAMB36E1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y2      image_driver_inst/RAM_inst/RAMB36E1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y0      image_driver_inst/RAM_inst/RAMB36E1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y1      image_driver_inst/RAM_inst/RAMB36E1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y3      image_driver_inst/RAM_inst/RAMB36E1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y0      image_driver_inst/RAM_inst/RAMB36E1_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0    clock_eng_1280_720A/BUFG_pclock/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y12     dvid_1/OSERDES_B/OSERDESE2_m/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X6Y9       Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y11     Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y11     Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y11     Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y11     Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y11     Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y11     Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y11     Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y9      Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y9      Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y9      Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y9      Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y11     Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y11     Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y11     Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y11     Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback_1
  To Clock:  clk_feedback_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_x5pixel_unbuffered_1
  To Clock:  clock_x5pixel_unbuffered_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_x5pixel_unbuffered_1
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.667       0.511      BUFGCTRL_X0Y1    clock_eng_1280_720B/BUFG_pclockx5/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y12     dvid_1/OSERDES_B/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y11     dvid_1/OSERDES_B/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y10     dvid_1/OSERDES_CLK/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y9      dvid_1/OSERDES_CLK/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y8      dvid_1/OSERDES_G/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y7      dvid_1/OSERDES_G/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y16     dvid_1/OSERDES_R/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y15     dvid_1/OSERDES_R/OSERDESE2_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.667       1.418      MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1



