ncverilog: 15.20-s027: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s027: Started on Jan 17, 2018 at 16:45:59 CST
ncverilog
	-f post_sim.f
		test_post_sim.v
		../icc/post_layout/lenet_layout.v
		-v
		/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v
		sram_model/sram_256x32b.v
		sram_model/sram_20250x80b.v
		sram_model/sram_20000x100b.v
		+access+r
Recompiling... reason: file '../icc/post_layout/lenet_layout.sdf' is newer than expected.
	expected: Wed Jan 17 15:44:25 2018
	actual:   Wed Jan 17 16:14:48 2018
file: ../icc/post_layout/lenet_layout.v
	module worklib.fc_quantize:v
		errors: 0, warnings: 0
	module worklib.fc_multiplier_accumulator:v
		errors: 0, warnings: 0
	module worklib.fc_data_reg:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_1:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_0:v
		errors: 0, warnings: 0
	module worklib.fc_controller:v
		errors: 0, warnings: 0
	module worklib.fc_top:v
		errors: 0, warnings: 0
	module worklib.quantize:v
		errors: 0, warnings: 0
	module worklib.multiply_compare:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_17:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_18:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_19:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_20:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_9:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_10:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_11:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_12:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_13:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_14:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_15:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_16:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_2:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_3:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_4:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_5:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_6:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_7:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_8:v
		errors: 0, warnings: 0
	module worklib.bias_sel:v
		errors: 0, warnings: 0
	module worklib.data_reg:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_25:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_26:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_17:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_18:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_19:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_20:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_21:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_22:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_23:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_24:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_9:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_10:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_11:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_12:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_13:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_14:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_15:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_16:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_2:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_3:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_4:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_5:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_6:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_7:v
		errors: 0, warnings: 0
	module worklib.SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_8:v
		errors: 0, warnings: 0
	module worklib.conv_control:v
		errors: 0, warnings: 0
	module worklib.fsm:v
		errors: 0, warnings: 0
	module worklib.conv_top:v
		errors: 0, warnings: 0
	module worklib.lenet:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
		Caching library 'saed32nm_hvt' ....... Done
	Elaborating the design hierarchy:
fc_top fc_top (.sram_write_enable_e1 ( sram_write_enable_e1 ) , 
            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,67175|12): 7 output ports were not connected:
ncelab: (../icc/post_layout/lenet_layout.v,8803): sram_raddr_e2
ncelab: (../icc/post_layout/lenet_layout.v,8805): sram_raddr_d4
ncelab: (../icc/post_layout/lenet_layout.v,8806): sram_raddr_d1
ncelab: (../icc/post_layout/lenet_layout.v,8806): sram_raddr_d2
ncelab: (../icc/post_layout/lenet_layout.v,8806): sram_raddr_d0
ncelab: (../icc/post_layout/lenet_layout.v,8809): sram_raddr_c1
ncelab: (../icc/post_layout/lenet_layout.v,8809): sram_raddr_c0

DFFSSRX1_HVT quantized_data_reg_5_ (.Q ( quantized_data[5] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,193|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT quantized_data_reg_4_ (.Q ( quantized_data[4] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,195|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT quantized_data_reg_3_ (.Q ( quantized_data[3] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,197|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT quantized_data_reg_2_ (.Q ( quantized_data[2] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,199|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT quantized_data_reg_1_ (.Q ( quantized_data[1] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,201|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT quantized_data_reg_0_ (.Q ( quantized_data[0] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,203|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

HADDX1_HVT U51 (.SO ( n82 ) , .B0 ( n17 ) , .A0 ( n36 ) ) ;
             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,240|13): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U52 (.SO ( n18 ) , .B0 ( n21 ) , .A0 ( n3 ) ) ;
             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,241|13): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U72 (.SO ( n43 ) , .B0 ( n42 ) , .A0 ( n39 ) ) ;
             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,275|13): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

DFFSSRX1_HVT quantized_data_reg_7_ (.Q ( quantized_data[7] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,294|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT quantized_data_reg_6_ (.Q ( quantized_data[6] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,296|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX2_HVT fc_weight_box_reg_4__3_ (.Q ( n227 ) , .SETB ( n255 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,2912|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT fc_weight_box_reg_1__2_ (.Q ( n555 ) , .SETB ( n6 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,2920|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT fc_weight_box_reg_2__0_ (.Q ( n233 ) , .SETB ( n6 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,2926|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

HADDX1_HVT U138 (.SO ( n_accumulator_sum[13] ) , .B0 ( n121 ) , .A0 ( n447 ) ) ;
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3140|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U142 (.SO ( n_accumulator_sum[9] ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3145|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U145 (.SO ( n_accumulator_sum[14] ) , .B0 ( n126 ) , .A0 ( n125 ) ) ;
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3151|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U153 (.SO ( n_accumulator_sum[15] ) , .B0 ( n132 ) , .A0 ( n131 ) ) ;
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3163|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U157 (.SO ( n_accumulator_sum[16] ) , .B0 ( n135 ) , .A0 ( n134 ) ) ;
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3169|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U163 (.SO ( n_accumulator_sum[17] ) , .B0 ( n141 ) , .A0 ( n140 ) ) ;
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3177|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U174 (.SO ( n_accumulator_sum[18] ) , .B0 ( n149 ) , .A0 ( n147 ) ) ;
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3190|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U177 (.SO ( n_accumulator_sum[4] ) , .B0 ( n151 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3194|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U182 (.SO ( n_accumulator_sum[19] ) , .B0 ( n157 ) , .A0 ( n155 ) ) ;
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3200|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U186 (.SO ( n_accumulator_sum[6] ) , .B0 ( n159 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3205|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U189 (.SO ( n_accumulator_sum[20] ) , .B0 ( n161 ) , .A0 ( n160 ) ) ;
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3210|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U191 (.SO ( n_accumulator_sum[2] ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3212|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U194 (.SO ( n_accumulator_sum[7] ) , .B0 ( n164 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3216|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U197 (.SO ( n_accumulator_sum[11] ) , .B0 ( n166 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3221|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U202 (.SO ( n_accumulator_sum[21] ) , .B0 ( n170 ) , .A0 ( n168 ) ) ;
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3228|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U207 (.SO ( n_accumulator_sum[1] ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3235|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U209 (.SO ( n_accumulator_sum[3] ) , .B0 ( n192 ) , .A0 ( n174 ) ) ;
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3238|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U211 (.SO ( n_accumulator_sum[5] ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3240|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U215 (.SO ( n_accumulator_sum[8] ) , .B0 ( n178 ) , .A0 ( n176 ) ) ;
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3246|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U219 (.SO ( n_accumulator_sum[12] ) , .B0 ( n181 ) , .A0 ( n179 ) ) ;
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3252|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

FADDX1_HVT U223 (.CI ( DP_OP_102J5_124_3590_n186 ) , .A ( n186 ) , .B ( n185 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,3256|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

DFFSSRX1_HVT accumulator_sum_reg_3_ (.QN ( n280 ) , .SETB ( srstn ) 
                                  |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6557|34): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT accumulator_sum_reg_2_ (.QN ( n281 ) , .SETB ( srstn ) 
                                  |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6560|34): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT accumulator_sum_reg_1_ (.QN ( n282 ) , .SETB ( srstn ) 
                                  |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6563|34): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT accumulator_sum_reg_0_ (.QN ( n283 ) , .SETB ( srstn ) 
                                  |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6566|34): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_0__3_ (.QN ( n207 ) , .SETB ( n6 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6709|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_0__2_ (.QN ( n245 ) , .SETB ( n6 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6712|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_1__3_ (.QN ( n208 ) , .SETB ( n6 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6715|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_1__1_ (.QN ( n249 ) , .SETB ( n6 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6718|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_1__0_ (.QN ( n250 ) , .SETB ( n6 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6721|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_2__3_ (.QN ( n206 ) , .SETB ( n6 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6724|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_2__2_ (.QN ( n242 ) , .SETB ( n6 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6727|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_2__1_ (.QN ( n243 ) , .SETB ( n6 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6730|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_3__3_ (.QN ( n209 ) , .SETB ( n6 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6733|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_3__2_ (.QN ( n251 ) , .SETB ( n6 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6736|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_3__1_ (.QN ( n252 ) , .SETB ( n6 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6739|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_3__0_ (.QN ( n253 ) , .SETB ( n6 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6742|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_4__2_ (.Q ( n556 ) , .SETB ( n255 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6745|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_weight_box_reg_4__1_ (.QN ( n240 ) , .SETB ( n6 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6748|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_4__0_ (.Q ( n460 ) , .SETB ( n3 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6751|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_weight_box_reg_5__3_ (.QN ( n210 ) , .SETB ( n255 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6754|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_5__2_ (.QN ( n254 ) , .SETB ( n255 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6757|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_5__0_ (.QN ( n256 ) , .SETB ( n255 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6760|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_6__2_ (.QN ( n236 ) , .SETB ( n255 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6766|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_6__1_ (.QN ( n237 ) , .SETB ( n255 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6769|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_6__0_ (.QN ( n238 ) , .SETB ( n255 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6772|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_7__3_ (.QN ( n211 ) , .SETB ( n3 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6775|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_7__2_ (.QN ( n257 ) , .SETB ( n3 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6778|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_7__1_ (.QN ( n258 ) , .SETB ( n3 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6781|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_7__0_ (.QN ( n259 ) , .SETB ( n3 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6784|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_8__3_ (.QN ( n203 ) , .SETB ( n3 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6787|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_8__2_ (.Q ( n522 ) , .SETB ( n3 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6790|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_weight_box_reg_8__1_ (.QN ( n234 ) , .SETB ( n3 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6793|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_8__0_ (.QN ( n235 ) , .SETB ( n3 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6796|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_9__3_ (.QN ( n212 ) , .SETB ( n3 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6799|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_9__1_ (.QN ( n261 ) , .SETB ( n3 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6805|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_9__0_ (.QN ( n262 ) , .SETB ( n3 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6808|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_10__3_ (.QN ( n202 ) , .SETB ( n3 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6811|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_10__2_ (.QN ( n230 ) , .SETB ( n3 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6814|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_10__1_ (.QN ( n231 ) , .SETB ( n3 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6817|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_10__0_ (.QN ( n232 ) , .SETB ( n3 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6820|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_11__3_ (.QN ( n213 ) , .SETB ( n3 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6823|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_11__2_ (.QN ( n263 ) , .SETB ( n3 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6826|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_11__1_ (.QN ( n264 ) , .SETB ( n3 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6829|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_11__0_ (.QN ( n265 ) , .SETB ( n3 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6832|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_12__3_ (.QN ( n201 ) , .SETB ( n3 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6835|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_12__2_ (.Q ( n462 ) , .SETB ( n3 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6838|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_weight_box_reg_12__1_ (.Q ( n461 ) , .SETB ( n255 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6841|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_weight_box_reg_12__0_ (.QN ( n229 ) , .SETB ( n3 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6844|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_13__3_ (.QN ( n214 ) , .SETB ( n3 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6847|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_13__2_ (.Q ( n551 ) , .SETB ( n255 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6850|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_weight_box_reg_13__1_ (.QN ( n267 ) , .SETB ( n255 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6853|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_13__0_ (.QN ( n268 ) , .SETB ( n255 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6856|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_14__3_ (.QN ( n200 ) , .SETB ( n255 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6859|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_14__2_ (.QN ( n224 ) , .SETB ( n255 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6862|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_14__1_ (.QN ( n225 ) , .SETB ( n255 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6865|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_14__0_ (.QN ( n226 ) , .SETB ( n255 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6867|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_15__3_ (.QN ( n215 ) , .SETB ( n3 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6869|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_15__2_ (.Q ( n547 ) , .SETB ( n255 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6872|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_weight_box_reg_15__1_ (.QN ( n270 ) , .SETB ( n255 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6875|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_15__0_ (.QN ( n271 ) , .SETB ( n255 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6878|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_16__3_ (.QN ( n199 ) , .SETB ( IN0 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6881|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_16__2_ (.QN ( n221 ) , .SETB ( IN0 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6883|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_16__1_ (.QN ( n222 ) , .SETB ( IN0 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6885|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_16__0_ (.QN ( n223 ) , .SETB ( IN0 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6887|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_17__0_ (.QN ( n274 ) , .SETB ( IN0 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6898|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_18__3_ (.QN ( n198 ) , .SETB ( IN0 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6900|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_18__2_ (.QN ( n218 ) , .SETB ( IN0 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6902|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_18__1_ (.QN ( n219 ) , .SETB ( IN0 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6904|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_18__0_ (.QN ( n220 ) , .SETB ( IN0 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6906|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT fc_weight_box_reg_19__3_ (.Q ( n554 ) , .SETB ( IN0 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6908|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_weight_box_reg_19__1_ (.Q ( n548 ) , .SETB ( IN0 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6913|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_weight_box_reg_19__0_ (.QN ( n277 ) , .SETB ( IN0 ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,6915|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT src_box_reg_87_ (.Q ( src_window[87] ) , .SETB ( IN0 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7753|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_86_ (.Q ( src_window[86] ) , .SETB ( n49 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7755|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_85_ (.Q ( src_window[85] ) , .SETB ( IN0 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7757|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_84_ (.Q ( src_window[84] ) , .SETB ( n51 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7759|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_83_ (.Q ( src_window[83] ) , .SETB ( n51 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7761|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_82_ (.Q ( src_window[82] ) , .SETB ( n51 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7763|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_81_ (.Q ( src_window[81] ) , .SETB ( n51 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7765|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_80_ (.Q ( src_window[80] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7767|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_79_ (.Q ( src_window[79] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7769|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_78_ (.Q ( src_window[78] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7771|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_77_ (.Q ( src_window[77] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7773|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_76_ (.Q ( src_window[76] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7775|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_75_ (.Q ( src_window[75] ) , .SETB ( n51 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7777|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_74_ (.Q ( src_window[74] ) , .SETB ( n51 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7779|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_73_ (.Q ( src_window[73] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7781|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_72_ (.Q ( src_window[72] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7783|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_71_ (.Q ( src_window[71] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7785|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_70_ (.Q ( src_window[70] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7787|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_69_ (.Q ( src_window[69] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7789|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_68_ (.Q ( src_window[68] ) , .SETB ( n51 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7791|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_67_ (.Q ( src_window[67] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7793|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_66_ (.Q ( src_window[66] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7795|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_65_ (.Q ( src_window[65] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7797|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_64_ (.Q ( src_window[64] ) , .SETB ( n47 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7799|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_63_ (.Q ( src_window[63] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7801|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_62_ (.Q ( src_window[62] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7803|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_61_ (.Q ( src_window[61] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7805|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_60_ (.Q ( src_window[60] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7807|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_59_ (.Q ( src_window[59] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7809|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_58_ (.Q ( src_window[58] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7811|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_57_ (.Q ( src_window[57] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7813|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_56_ (.Q ( src_window[56] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7815|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_55_ (.Q ( src_window[55] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7817|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_54_ (.Q ( src_window[54] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7819|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_53_ (.Q ( src_window[53] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7821|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_52_ (.Q ( src_window[52] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7823|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_51_ (.Q ( src_window[51] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7825|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_50_ (.Q ( src_window[50] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7827|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_49_ (.Q ( src_window[49] ) , .SETB ( n47 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7829|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_48_ (.Q ( src_window[48] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7831|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_47_ (.Q ( src_window[47] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7833|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_46_ (.Q ( src_window[46] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7835|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_45_ (.Q ( src_window[45] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7837|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_44_ (.Q ( src_window[44] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7839|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_43_ (.Q ( src_window[43] ) , .SETB ( n47 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7841|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_42_ (.Q ( src_window[42] ) , .SETB ( n47 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7843|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_41_ (.Q ( src_window[41] ) , .SETB ( n47 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7845|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_40_ (.Q ( src_window[40] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7847|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_39_ (.Q ( src_window[39] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7849|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_38_ (.Q ( src_window[38] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7851|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_37_ (.Q ( src_window[37] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7853|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_36_ (.Q ( src_window[36] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7855|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_35_ (.Q ( src_window[35] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7857|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_34_ (.Q ( src_window[34] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7859|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_33_ (.Q ( src_window[33] ) , .SETB ( n47 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7861|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_32_ (.Q ( src_window[32] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7863|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_31_ (.Q ( src_window[31] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7865|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_30_ (.Q ( src_window[30] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7867|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_29_ (.Q ( src_window[29] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7869|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_28_ (.Q ( src_window[28] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7871|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_27_ (.Q ( src_window[27] ) , .SETB ( n47 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7873|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_26_ (.Q ( src_window[26] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7875|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_25_ (.Q ( src_window[25] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7877|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_24_ (.Q ( src_window[24] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7879|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_23_ (.Q ( src_window[23] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7881|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_22_ (.Q ( src_window[22] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7883|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_21_ (.Q ( src_window[21] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7885|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_20_ (.Q ( src_window[20] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7887|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_19_ (.Q ( src_window[19] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7889|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_18_ (.Q ( src_window[18] ) , .SETB ( n47 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7891|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_17_ (.Q ( src_window[17] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7893|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_16_ (.Q ( src_window[16] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7895|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_15_ (.Q ( src_window[15] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7897|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_14_ (.Q ( src_window[14] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7899|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_13_ (.Q ( src_window[13] ) , .SETB ( n2 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7901|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_12_ (.Q ( src_window[12] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7903|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_11_ (.Q ( src_window[11] ) , .SETB ( n48 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7905|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_10_ (.Q ( src_window[10] ) , .SETB ( n47 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7907|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_9_ (.Q ( src_window[9] ) , .SETB ( n47 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7909|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_8_ (.Q ( src_window[8] ) , .SETB ( n2 ) , .CLK ( clk ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7911|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_7_ (.Q ( src_window[7] ) , .SETB ( n5 ) , .CLK ( clk ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7913|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_6_ (.Q ( src_window[6] ) , .SETB ( n47 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7915|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_5_ (.Q ( src_window[5] ) , .SETB ( n2 ) , .CLK ( clk ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7917|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_4_ (.Q ( src_window[4] ) , .SETB ( n48 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7919|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_3_ (.Q ( src_window[3] ) , .SETB ( n2 ) , .CLK ( clk ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7921|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_2_ (.Q ( src_window[2] ) , .SETB ( n47 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7923|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_1_ (.Q ( src_window[1] ) , .SETB ( n47 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7925|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_0_ (.Q ( src_window[0] ) , .SETB ( n5 ) , .CLK ( clk ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7927|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_159_ (.Q ( src_window[159] ) , .SETB ( n49 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7934|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_158_ (.Q ( src_window[158] ) , .SETB ( n49 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7936|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_157_ (.Q ( src_window[157] ) , .SETB ( n49 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7938|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_156_ (.Q ( src_window[156] ) , .SETB ( n49 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7940|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_155_ (.Q ( src_window[155] ) , .SETB ( srstn ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7942|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_154_ (.Q ( src_window[154] ) , .SETB ( n51 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7944|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_153_ (.Q ( src_window[153] ) , .SETB ( srstn ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7946|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_152_ (.Q ( src_window[152] ) , .SETB ( n49 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7948|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_151_ (.Q ( src_window[151] ) , .SETB ( n49 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7950|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_150_ (.Q ( src_window[150] ) , .SETB ( n49 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7952|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_149_ (.Q ( src_window[149] ) , .SETB ( n49 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7954|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_148_ (.Q ( src_window[148] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7956|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_147_ (.Q ( src_window[147] ) , .SETB ( srstn ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7958|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_146_ (.Q ( src_window[146] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7960|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_145_ (.Q ( src_window[145] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7962|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_144_ (.Q ( src_window[144] ) , .SETB ( n49 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7964|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_143_ (.Q ( src_window[143] ) , .SETB ( n49 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7966|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_142_ (.Q ( src_window[142] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7968|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_141_ (.Q ( src_window[141] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7970|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_140_ (.Q ( src_window[140] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7972|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_139_ (.Q ( src_window[139] ) , .SETB ( srstn ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7974|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_138_ (.Q ( src_window[138] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7976|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_137_ (.Q ( src_window[137] ) , .SETB ( srstn ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7978|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_136_ (.Q ( src_window[136] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7980|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_135_ (.Q ( src_window[135] ) , .SETB ( n49 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7982|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_134_ (.Q ( src_window[134] ) , .SETB ( n49 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7984|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_133_ (.Q ( src_window[133] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7986|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_132_ (.Q ( src_window[132] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7988|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_131_ (.Q ( src_window[131] ) , .SETB ( n51 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7990|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_130_ (.Q ( src_window[130] ) , .SETB ( n51 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7992|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_129_ (.Q ( src_window[129] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7994|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_128_ (.Q ( src_window[128] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7996|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_127_ (.Q ( src_window[127] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,7998|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_126_ (.Q ( src_window[126] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8000|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_125_ (.Q ( src_window[125] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8002|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_124_ (.Q ( src_window[124] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8004|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_123_ (.Q ( src_window[123] ) , .SETB ( n51 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8006|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_122_ (.Q ( src_window[122] ) , .SETB ( n51 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8008|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_121_ (.Q ( src_window[121] ) , .SETB ( n51 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8010|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_120_ (.Q ( src_window[120] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8012|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_119_ (.Q ( src_window[119] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8014|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_118_ (.Q ( src_window[118] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8016|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_117_ (.Q ( src_window[117] ) , .SETB ( n5 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8018|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_116_ (.Q ( src_window[116] ) , .SETB ( srstn ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8020|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_115_ (.Q ( src_window[115] ) , .SETB ( n51 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8022|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_114_ (.Q ( src_window[114] ) , .SETB ( n51 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8024|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_113_ (.Q ( src_window[113] ) , .SETB ( n51 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8026|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_112_ (.Q ( src_window[112] ) , .SETB ( n49 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8028|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_111_ (.Q ( src_window[111] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8030|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_110_ (.Q ( src_window[110] ) , .SETB ( n49 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8032|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_109_ (.Q ( src_window[109] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8034|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_108_ (.Q ( src_window[108] ) , .SETB ( n51 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8036|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_107_ (.Q ( src_window[107] ) , .SETB ( n51 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8038|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_106_ (.Q ( src_window[106] ) , .SETB ( n51 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8040|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_105_ (.Q ( src_window[105] ) , .SETB ( n51 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8042|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_104_ (.Q ( src_window[104] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8044|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_103_ (.Q ( src_window[103] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8046|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_102_ (.Q ( src_window[102] ) , .SETB ( n49 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8048|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_101_ (.Q ( src_window[101] ) , .SETB ( n5 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8050|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_100_ (.Q ( src_window[100] ) , .SETB ( n51 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8052|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_99_ (.Q ( src_window[99] ) , .SETB ( n51 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8054|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_98_ (.Q ( src_window[98] ) , .SETB ( n51 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8056|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_97_ (.Q ( src_window[97] ) , .SETB ( n51 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8058|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_96_ (.Q ( src_window[96] ) , .SETB ( n49 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8060|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_95_ (.Q ( src_window[95] ) , .SETB ( IN0 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8062|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_94_ (.Q ( src_window[94] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8064|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_93_ (.Q ( src_window[93] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8066|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_92_ (.Q ( src_window[92] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8068|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_91_ (.Q ( src_window[91] ) , .SETB ( n51 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8070|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_90_ (.Q ( src_window[90] ) , .SETB ( n51 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8072|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_89_ (.Q ( src_window[89] ) , .SETB ( n51 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8074|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_box_reg_88_ (.Q ( src_window[88] ) , .SETB ( n5 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8076|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

fc_controller fc_controller (.sram_write_enable_e2 ( sram_write_enable_e2 ) , 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8946|26): 7 output ports were not connected:
ncelab: (../icc/post_layout/lenet_layout.v,8157): sram_raddr_e2
ncelab: (../icc/post_layout/lenet_layout.v,8157): sram_raddr_d4
ncelab: (../icc/post_layout/lenet_layout.v,8158): sram_raddr_d2
ncelab: (../icc/post_layout/lenet_layout.v,8158): sram_raddr_d1
ncelab: (../icc/post_layout/lenet_layout.v,8158): sram_raddr_d0
ncelab: (../icc/post_layout/lenet_layout.v,8159): sram_raddr_c1
ncelab: (../icc/post_layout/lenet_layout.v,8160): sram_raddr_c0

LATCHX1_HVT latch (.D ( EN ) , .Q ( net21976 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8127|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net21976 ) , .CLK ( n1 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8145|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

DFFSSRX2_HVT weight_cnt_reg_5_ (.Q ( sram_raddr_weight[5] ) , .SETB ( srstn ) 
                             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8425|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX1_HVT weight_cnt_reg_12_ (.Q ( sram_raddr_weight[12] ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8579|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_cnt_reg_8_ (.Q ( sram_raddr_weight[8] ) , .SETB ( srstn ) 
                             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8600|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_cnt_reg_13_ (.Q ( sram_raddr_weight[13] ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8611|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_cnt_reg_1_ (.Q ( sram_raddr_weight[1] ) , .SETB ( srstn ) 
                             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8614|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_sel_reg_0_ (.Q ( n80 ) , .SETB ( IN8 ) , .CLK ( clk_cts_1 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8619|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_sel_reg_1_ (.Q ( n81 ) , .SETB ( n99 ) , .CLK ( clk_cts_1 ) 
                           |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8621|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc1_done_reg (.Q ( fc1_done ) , .SETB ( IN8 ) , .CLK ( clk_cts_1 ) 
                        |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8627|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT write_e_sram_cnt_reg_2_ (.Q ( write_e_sram_cnt_2_ ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8639|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_waddr_reg_2_ (.Q ( sram_waddr[2] ) , .SETB ( IN8 ) 
                             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8648|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_waddr_reg_3_ (.Q ( sram_waddr[3] ) , .SETB ( IN8 ) 
                             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8651|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_waddr_reg_4_ (.Q ( sram_waddr[4] ) , .SETB ( IN8 ) 
                             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8654|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT busy_reg (.Q ( busy ) , .SETB ( srstn ) , .CLK ( clk_cts_1 ) 
                    |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8660|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_done_record_reg (.Q ( conv_done_record ) , .SETB ( srstn ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8662|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

HADDX1_HVT U56 (.SO ( n35 ) , .B0 ( n34 ) , .A0 ( n52 ) ) ;
             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8727|13): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

DFFSSRX1_HVT n_write_enable_delay2_reg (.Q ( n_write_enable_delay2 ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8739|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT n_write_enable_delay1_reg (.Q ( n_write_enable_delay1 ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,8742|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

conv_top conv_top (.sram_write_enable_d3 ( sram_write_enable_d3 ) , 
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,67233|16): 1 output port was not connected:
ncelab: (../icc/post_layout/lenet_layout.v,66352): conv1_done

HADDX1_HVT U88 (.SO ( n540 ) , .B0 ( DP_OP_26J6_124_4249_n571 ) 
             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,9912|13): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U91 (.SO ( n570 ) , .B0 ( n204 ) , .A0 ( n202 ) ) ;
             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,9914|13): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U94 (.SO ( n590 ) , .B0 ( DP_OP_26J6_124_4249_n319 ) , .A0 ( n223 ) ) ;
             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,9919|13): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U96 (.SO ( n610 ) , .B0 ( DP_OP_26J6_124_4249_n262 ) , .A0 ( n213 ) ) ;
             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,9922|13): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U101 (.SO ( n65 ) , .B0 ( DP_OP_26J6_124_4249_n25 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,9927|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U105 (.SO ( n68 ) , .B0 ( n185 ) , .A0 ( DP_OP_26J6_124_4249_n317 ) ) ;
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,9931|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U110 (.SO ( n72 ) , .B0 ( DP_OP_26J6_124_4249_n316 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,9938|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U113 (.SO ( n75 ) , .B0 ( n74 ) , .A0 ( DP_OP_26J6_124_4249_n23 ) ) ;
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,9941|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U118 (.SO ( n78 ) , .B0 ( DP_OP_26J6_124_4249_n315 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,9949|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U120 (.SO ( n80 ) , .B0 ( DP_OP_26J6_124_4249_n22 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,9951|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U130 (.SO ( n86 ) , .B0 ( DP_OP_26J6_124_4249_n314 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,9968|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U132 (.SO ( n88 ) , .B0 ( DP_OP_26J6_124_4249_n21 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,9970|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U136 (.SO ( N51 ) , .B0 ( n90 ) , .A0 ( n135 ) ) ;
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,9978|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U82 (.SO ( N130 ) , .B0 ( n490 ) , .A0 ( n470 ) ) ;
             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,10153|13): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

DFFSSRX1_HVT quantized_data_reg_7_ (.Q ( quantized_data[7] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,10535|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT quantized_data_reg_6_ (.Q ( quantized_data[6] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,10537|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT quantized_data_reg_5_ (.Q ( quantized_data[5] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,10539|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT quantized_data_reg_4_ (.Q ( quantized_data[4] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,10541|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT quantized_data_reg_3_ (.Q ( quantized_data[3] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,10543|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT quantized_data_reg_2_ (.Q ( quantized_data[2] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,10545|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT quantized_data_reg_1_ (.Q ( quantized_data[1] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,10547|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT quantized_data_reg_0_ (.Q ( quantized_data[0] ) , .SETB ( srstn ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,10549|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

FADDX2_HVT U5201 (.CI ( DP_OP_424J2_126_3477_n2169 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25089|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6660): S

FADDX2_HVT U5100 (.CI ( n476 ) , .A ( DP_OP_424J2_126_3477_n831 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25213|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6660): CO

FADDX1_HVT U5080 (.CI ( DP_OP_424J2_126_3477_n1227 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25239|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U323 (.CI ( DP_OP_424J2_126_3477_n2041 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25382|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX2_HVT DP_OP_424J2_126_3477_U901 (.CI ( DP_OP_424J2_126_3477_n1467 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25394|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6660): S

FADDX2_HVT U639 (.CI ( DP_OP_424J2_126_3477_n1531 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25423|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6660): S

HADDX2_HVT U2066 (.SO ( n_conv2_sum_d[9] ) , .B0 ( n1100 ) , .A0 ( n1099 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25760|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6799): C1

HADDX2_HVT U2188 (.SO ( n_conv2_sum_c[7] ) , .B0 ( n1186 ) , .A0 ( n2800 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25761|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6799): C1

HADDX2_HVT U2220 (.SO ( n_conv2_sum_a[8] ) , .B0 ( n1208 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25762|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6799): C1

HADDX2_HVT U2300 (.SO ( n_conv2_sum_d[11] ) , .B0 ( n1263 ) , .A0 ( n1262 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25764|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6799): C1

HADDX2_HVT U2293 (.SO ( n_conv2_sum_a[9] ) , .B0 ( n1257 ) , .A0 ( n1256 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25765|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6799): C1

HADDX2_HVT U2310 (.SO ( n_conv2_sum_c[9] ) , .B0 ( n1270 ) , .A0 ( n1269 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25766|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6799): C1

HADDX2_HVT U1946 (.SO ( n_conv2_sum_b[1] ) , .B0 ( DP_OP_423J2_125_3477_n269 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25767|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6799): C1

HADDX2_HVT U1970 (.SO ( n_conv2_sum_b[2] ) , .B0 ( DP_OP_423J2_125_3477_n266 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25769|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6799): C1

HADDX2_HVT U1572 (.SO ( n_conv2_sum_c[6] ) , .B0 ( DP_OP_424J2_126_3477_n250 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25775|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6799): C1

HADDX2_HVT U1670 (.SO ( n_conv2_sum_b[6] ) , .B0 ( DP_OP_423J2_125_3477_n250 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25777|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6799): C1

HADDX2_HVT U1664 (.SO ( n_conv2_sum_b[7] ) , .B0 ( n645 ) , .A0 ( n1202 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25780|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6799): C1

DFFSSRX2_HVT conv2_sum_d_reg_6_ (.Q ( conv2_sum_d[6] ) , .SETB ( srstn ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25813|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv2_sum_d_reg_4_ (.Q ( conv2_sum_d[4] ) , .SETB ( IN3 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,25823|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

HADDX1_HVT U2075 (.SO ( n_conv2_sum_d[6] ) , .B0 ( n424 ) , .A0 ( n1106 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,26067|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX2_HVT U2011 (.SO ( n_conv2_sum_b[4] ) , .B0 ( n1060 ) , .A0 ( n2602 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,26121|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6799): C1

FADDX1_HVT U4141 (.CI ( DP_OP_425J2_127_3477_n1455 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,27083|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U3968 (.CI ( DP_OP_424J2_126_3477_n1453 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,27319|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U3728 (.CI ( DP_OP_423J2_125_3477_n1808 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,27649|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U3293 (.CI ( DP_OP_424J2_126_3477_n2791 ) , .A ( n1512 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,28257|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

HADDX1_HVT U2280 (.SO ( n_conv2_sum_d[1] ) , .B0 ( DP_OP_425J2_127_3477_n269 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29601|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U2287 (.SO ( n_conv2_sum_a[4] ) , .B0 ( n2731 ) , .A0 ( n1252 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29612|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U2304 (.SO ( n_conv2_sum_c[2] ) , .B0 ( DP_OP_424J2_126_3477_n266 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29634|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U2306 (.SO ( n_conv2_sum_c[4] ) , .B0 ( n1736 ) , .A0 ( n1266 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29638|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

FADDX1_HVT U2193 (.CI ( n1191 ) , .A ( DP_OP_423J2_125_3477_n968 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29693|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

HADDX1_HVT U2218 (.SO ( n_conv2_sum_a[5] ) , .B0 ( n1207 ) , .A0 ( n3417 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29724|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U2230 (.SO ( n_conv2_sum_d[3] ) , .B0 ( n1215 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29739|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U2233 (.SO ( n_conv2_sum_d[10] ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29743|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U2239 (.SO ( n_conv2_sum_c[1] ) , .B0 ( DP_OP_424J2_126_3477_n269 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29752|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

FADDX1_HVT U2253 (.CI ( n1233 ) , .A ( DP_OP_425J2_127_3477_n1675 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29773|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

HADDX1_HVT U2122 (.SO ( n_conv2_sum_a[2] ) , .B0 ( DP_OP_422J2_124_3477_n266 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29861|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX2_HVT U2131 (.SO ( n_conv2_sum_d[14] ) , .B0 ( n2628 ) , .A0 ( n1146 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29874|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6799): C1

HADDX2_HVT U2136 (.SO ( n_conv2_sum_c[10] ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29879|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6799): C1

HADDX1_HVT U2157 (.SO ( n_conv2_sum_b[9] ) , .B0 ( n1165 ) , .A0 ( n1164 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29912|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U2166 (.SO ( n_conv2_sum_a[3] ) , .B0 ( n1171 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29920|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U2176 (.SO ( n_conv2_sum_d[2] ) , .B0 ( DP_OP_425J2_127_3477_n266 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29933|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U2013 (.SO ( n_conv2_sum_d[4] ) , .B0 ( n1796 ) , .A0 ( n1061 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,29975|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U2044 (.SO ( n_conv2_sum_b[10] ) , .B0 ( n1291 ) , .A0 ( n1086 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,30016|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U2048 (.SO ( n_conv2_sum_d[5] ) , .B0 ( n1797 ) , .A0 ( n1089 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,30023|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U2053 (.SO ( n_conv2_sum_c[14] ) , .B0 ( n2672 ) , .A0 ( n1092 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,30029|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U2069 (.SO ( n_conv2_sum_a[1] ) , .B0 ( DP_OP_422J2_124_3477_n269 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,30056|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U2071 (.SO ( n_conv2_sum_a[10] ) , .B0 ( n2624 ) , .A0 ( n1103 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,30059|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U2078 (.SO ( n_conv2_sum_d[12] ) , .B0 ( n1108 ) , .A0 ( n1107 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,30069|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U1649 (.SO ( n_conv2_sum_c[8] ) , .B0 ( n1223 ) , .A0 ( n2623 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,30551|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

FADDX1_HVT U1518 (.CI ( DP_OP_424J2_126_3477_n2033 ) , .A ( n826 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,30629|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U1523 (.CI ( DP_OP_424J2_126_3477_n1273 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,30636|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U1433 (.CI ( DP_OP_424J2_126_3477_n1474 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,30736|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U1083 (.CI ( DP_OP_423J2_125_3477_n968 ) , .A ( n1191 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,31166|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U1134 (.CI ( DP_OP_425J2_127_3477_n1977 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,31242|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U692 (.CI ( DP_OP_425J2_127_3477_n1675 ) , .A ( n1233 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,31601|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U587 (.CI ( DP_OP_425J2_127_3477_n2475 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,31702|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U554 (.CI ( DP_OP_425J2_127_3477_n1048 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,31883|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U280 (.CI ( DP_OP_425J2_127_3477_n1109 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,32229|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX2_HVT U142 (.CI ( DP_OP_424J2_126_3477_n2019 ) , .A ( n42 ) 
              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,32297|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6660): S

FADDX2_HVT DP_OP_423J2_125_3477_U926 (.CI ( DP_OP_423J2_125_3477_n1664 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,39245|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6660): S

FADDX1_HVT DP_OP_424J2_126_3477_U440 (.CI ( n3387 ) , .A ( n2601 ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,40752|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

DFFSSRX1_HVT conv2_sum_d_reg_26_ (.Q ( conv2_sum_d[26] ) , .SETB ( n3 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,45721|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv2_sum_d_reg_24_ (.Q ( conv2_sum_d[24] ) , .SETB ( n2 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,45726|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv2_sum_d_reg_23_ (.Q ( conv2_sum_d[23] ) , .SETB ( n2161 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,45728|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv2_sum_d_reg_19_ (.Q ( conv2_sum_d[19] ) , .SETB ( n2 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,45739|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv2_sum_b_reg_20_ (.Q ( conv2_sum_b[20] ) , .SETB ( n2 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,45900|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv2_sum_c_reg_16_ (.Q ( conv2_sum_c[16] ) , .SETB ( n2 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,45986|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv2_sum_c_reg_8_ (.Q ( conv2_sum_c[8] ) , .SETB ( n2106 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,46009|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

FADDX2_HVT U4909 (.CI ( n2561 ) , .A ( n3669 ) , .CO ( n3735 ) , .B ( n2856 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,46030|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6660): S

FADDX2_HVT U4928 (.CI ( DP_OP_424J2_126_3477_n1890 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,46035|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6660): S

FADDX2_HVT U69 (.CI ( n486 ) , .A ( DP_OP_422J2_124_3477_n1632 ) 
             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,46253|13): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6660): S

FADDX1_HVT U4063 (.CI ( n2416 ) , .A ( n3483 ) , .CO ( n2799 ) , .B ( n3482 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,46977|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U3936 (.CI ( DP_OP_424J2_126_3477_n522 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47238|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U4021 (.CI ( DP_OP_422J2_124_3477_n834 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47268|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47379|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47397|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47415|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47433|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n1 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47451|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47469|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47487|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47505|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47523|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47541|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47559|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47577|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47595|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47613|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47631|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47649|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47667|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX2_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47685|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9442): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47703|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47721|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

LATCHX1_HVT latch (.D ( EN ) , .Q ( net22040 ) , .CLK ( n2 ) ) ;
                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,47739|16): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,9387): QN

DFFSSRX2_HVT delay_weight_reg_35_ (.Q ( delay_weight[35] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,48613|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT delay_weight_reg_97_ (.Q ( delay_weight[97] ) , .SETB ( IN1 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,48616|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT delay_weight_reg_98_ (.Q ( delay_weight[98] ) , .SETB ( IN1 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,48619|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT delay_weight_reg_51_ (.Q ( delay_weight[51] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,48622|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT delay_weight_reg_55_ (.Q ( delay_weight[55] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,48625|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT delay_weight_reg_63_ (.Q ( delay_weight[63] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,48628|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT delay_weight_reg_31_ (.Q ( delay_weight[31] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,48631|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT delay_weight_reg_15_ (.Q ( delay_weight[15] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,48634|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT delay_weight_reg_90_ (.Q ( delay_weight[90] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,48637|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT delay_weight_reg_54_ (.Q ( delay_weight[54] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,48652|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT delay_weight_reg_33_ (.Q ( delay_weight[33] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,48655|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT delay_weight_reg_36_ (.Q ( delay_weight[36] ) , .SETB ( IN1 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,48658|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT delay_weight_reg_39_ (.Q ( delay_weight[39] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,48661|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT delay_weight_reg_11_ (.Q ( delay_weight[11] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,48664|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX1_HVT conv_weight_box_reg_38__0_ (.Q ( conv_weight_box[44] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49559|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_39__3_ (.Q ( conv_weight_box[43] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49562|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_39__2_ (.Q ( conv_weight_box[42] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49565|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_39__1_ (.Q ( conv_weight_box[41] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49568|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_39__0_ (.Q ( conv_weight_box[40] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49571|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_40__3_ (.Q ( conv_weight_box[39] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49574|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_40__2_ (.Q ( conv_weight_box[38] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49577|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_40__1_ (.Q ( conv_weight_box[37] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49580|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_40__0_ (.Q ( conv_weight_box[36] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49583|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_41__3_ (.Q ( conv_weight_box[35] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49586|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_41__2_ (.Q ( conv_weight_box[34] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49589|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_41__1_ (.Q ( conv_weight_box[33] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49592|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_41__0_ (.Q ( conv_weight_box[32] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49595|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_42__3_ (.Q ( conv_weight_box[31] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49598|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_42__2_ (.Q ( conv_weight_box[30] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49601|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_42__1_ (.Q ( conv_weight_box[29] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49604|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_42__0_ (.Q ( conv_weight_box[28] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49607|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_43__3_ (.Q ( conv_weight_box[27] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49610|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_43__2_ (.Q ( conv_weight_box[26] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49613|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_43__1_ (.Q ( conv_weight_box[25] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49616|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_43__0_ (.Q ( conv_weight_box[24] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49619|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_44__3_ (.Q ( conv_weight_box[23] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49622|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_44__2_ (.Q ( conv_weight_box[22] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49625|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_44__1_ (.Q ( conv_weight_box[21] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49628|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_44__0_ (.Q ( conv_weight_box[20] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49631|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_45__3_ (.Q ( conv_weight_box[19] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49634|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_45__2_ (.Q ( conv_weight_box[18] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49637|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_45__1_ (.Q ( conv_weight_box[17] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49640|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_45__0_ (.Q ( conv_weight_box[16] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49643|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_46__3_ (.Q ( conv_weight_box[15] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49646|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_46__2_ (.Q ( conv_weight_box[14] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49649|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_46__1_ (.Q ( conv_weight_box[13] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49652|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_46__0_ (.Q ( conv_weight_box[12] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49655|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_47__3_ (.Q ( conv_weight_box[11] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49658|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_47__2_ (.Q ( conv_weight_box[10] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49661|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_47__1_ (.Q ( conv_weight_box[9] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49664|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_47__0_ (.Q ( conv_weight_box[8] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49667|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_48__3_ (.Q ( conv_weight_box[7] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49670|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_48__2_ (.Q ( conv_weight_box[6] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49673|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_48__1_ (.Q ( conv_weight_box[5] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49676|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_48__0_ (.Q ( conv_weight_box[4] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49679|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_49__3_ (.Q ( conv_weight_box[3] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49682|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_49__2_ (.Q ( conv_weight_box[2] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49685|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_49__1_ (.Q ( conv_weight_box[1] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49688|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_49__0_ (.Q ( conv_weight_box[0] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49691|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT bias_data_reg_3_ (.Q ( bias_data[3] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49694|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT bias_data_reg_2_ (.Q ( bias_data[2] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49697|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT bias_data_reg_1_ (.Q ( bias_data[1] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49700|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT bias_data_reg_0_ (.Q ( bias_data[0] ) , .SETB ( IN0 ) 
                            |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49703|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_15__1_ (.Q ( conv_weight_box[137] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49749|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_15__0_ (.Q ( conv_weight_box[136] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49752|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_16__3_ (.Q ( conv_weight_box[135] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49755|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_16__2_ (.Q ( conv_weight_box[134] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49758|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_16__1_ (.Q ( conv_weight_box[133] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49761|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_16__0_ (.Q ( conv_weight_box[132] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49764|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_17__3_ (.Q ( conv_weight_box[131] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49767|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_17__2_ (.Q ( conv_weight_box[130] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49770|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_17__1_ (.Q ( conv_weight_box[129] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49773|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_17__0_ (.Q ( conv_weight_box[128] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49776|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_18__3_ (.Q ( conv_weight_box[127] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49779|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_18__2_ (.Q ( conv_weight_box[126] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49782|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_18__1_ (.Q ( conv_weight_box[125] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49785|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_18__0_ (.Q ( conv_weight_box[124] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49788|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_19__3_ (.Q ( conv_weight_box[123] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49791|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_19__2_ (.Q ( conv_weight_box[122] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49794|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_19__1_ (.Q ( conv_weight_box[121] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49797|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_19__0_ (.Q ( conv_weight_box[120] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49800|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_20__3_ (.Q ( conv_weight_box[119] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49803|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_20__2_ (.Q ( conv_weight_box[118] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49806|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_20__1_ (.Q ( conv_weight_box[117] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49809|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_20__0_ (.Q ( conv_weight_box[116] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49812|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_21__3_ (.Q ( conv_weight_box[115] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49815|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_21__2_ (.Q ( conv_weight_box[114] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49818|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_21__1_ (.Q ( conv_weight_box[113] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49821|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_21__0_ (.Q ( conv_weight_box[112] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49824|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_22__3_ (.Q ( conv_weight_box[111] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49827|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_22__2_ (.Q ( conv_weight_box[110] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49830|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_22__1_ (.Q ( conv_weight_box[109] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49833|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_22__0_ (.Q ( conv_weight_box[108] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49836|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_23__3_ (.Q ( conv_weight_box[107] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49839|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_23__2_ (.Q ( conv_weight_box[106] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49842|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_23__1_ (.Q ( conv_weight_box[105] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49845|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_23__0_ (.Q ( conv_weight_box[104] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49848|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_24__3_ (.Q ( conv_weight_box[103] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49851|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_24__2_ (.Q ( conv_weight_box[102] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49854|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_24__1_ (.Q ( conv_weight_box[101] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49857|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_24__0_ (.Q ( conv_weight_box[100] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49860|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_25__3_ (.Q ( conv_weight_box[99] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49863|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_25__2_ (.Q ( conv_weight_box[98] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49866|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_25__1_ (.Q ( conv_weight_box[97] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49869|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_25__0_ (.Q ( conv_weight_box[96] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49872|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_26__3_ (.Q ( conv_weight_box[95] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49875|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_26__2_ (.Q ( conv_weight_box[94] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49878|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_26__1_ (.Q ( conv_weight_box[93] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49881|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_26__0_ (.Q ( conv_weight_box[92] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49884|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_27__3_ (.Q ( conv_weight_box[91] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49887|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_27__2_ (.Q ( conv_weight_box[90] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49890|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_27__1_ (.Q ( conv_weight_box[89] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49893|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_27__0_ (.Q ( conv_weight_box[88] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49896|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_28__3_ (.Q ( conv_weight_box[87] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49899|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_28__2_ (.Q ( conv_weight_box[86] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49902|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_28__1_ (.Q ( conv_weight_box[85] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49905|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_28__0_ (.Q ( conv_weight_box[84] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49908|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_29__3_ (.Q ( conv_weight_box[83] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49911|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_29__2_ (.Q ( conv_weight_box[82] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49914|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_29__1_ (.Q ( conv_weight_box[81] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49917|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_29__0_ (.Q ( conv_weight_box[80] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49920|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_30__3_ (.Q ( conv_weight_box[79] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49923|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_30__2_ (.Q ( conv_weight_box[78] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49926|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_30__1_ (.Q ( conv_weight_box[77] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49929|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_30__0_ (.Q ( conv_weight_box[76] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49932|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_31__3_ (.Q ( conv_weight_box[75] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49935|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_31__2_ (.Q ( conv_weight_box[74] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49938|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_31__1_ (.Q ( conv_weight_box[73] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49941|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_31__0_ (.Q ( conv_weight_box[72] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49944|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_32__3_ (.Q ( conv_weight_box[71] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49947|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_32__2_ (.Q ( conv_weight_box[70] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49950|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_32__1_ (.Q ( conv_weight_box[69] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49953|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_32__0_ (.Q ( conv_weight_box[68] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49956|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_33__3_ (.Q ( conv_weight_box[67] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49959|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_33__2_ (.Q ( conv_weight_box[66] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49962|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_33__1_ (.Q ( conv_weight_box[65] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49965|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_33__0_ (.Q ( conv_weight_box[64] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49968|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_34__3_ (.Q ( conv_weight_box[63] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49971|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_34__2_ (.Q ( conv_weight_box[62] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49974|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_34__1_ (.Q ( conv_weight_box[61] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49977|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_34__0_ (.Q ( conv_weight_box[60] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49980|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_35__3_ (.Q ( conv_weight_box[59] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49983|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_35__2_ (.Q ( conv_weight_box[58] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49986|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_35__1_ (.Q ( conv_weight_box[57] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49989|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_35__0_ (.Q ( conv_weight_box[56] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49992|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_36__3_ (.Q ( conv_weight_box[55] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49995|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_36__2_ (.Q ( conv_weight_box[54] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,49998|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_36__1_ (.Q ( conv_weight_box[53] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50001|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_36__0_ (.Q ( conv_weight_box[52] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50004|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_37__3_ (.Q ( conv_weight_box[51] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50007|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_37__2_ (.Q ( conv_weight_box[50] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50010|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_37__1_ (.Q ( conv_weight_box[49] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50013|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_37__0_ (.Q ( conv_weight_box[48] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50016|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_38__3_ (.Q ( conv_weight_box[47] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50019|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_38__2_ (.Q ( conv_weight_box[46] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50022|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_38__1_ (.Q ( conv_weight_box[45] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50025|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_30_ (.Q ( delay_weight[30] ) , .SETB ( n467 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50028|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_29_ (.Q ( delay_weight[29] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50031|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_28_ (.Q ( delay_weight[28] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50034|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_27_ (.Q ( delay_weight[27] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50037|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_26_ (.Q ( delay_weight[26] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50040|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_25_ (.Q ( delay_weight[25] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50043|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_24_ (.Q ( delay_weight[24] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50046|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_23_ (.Q ( delay_weight[23] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50049|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_22_ (.Q ( delay_weight[22] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50052|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_21_ (.Q ( delay_weight[21] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50055|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_20_ (.Q ( delay_weight[20] ) , .SETB ( n467 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50058|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_19_ (.Q ( delay_weight[19] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50061|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_18_ (.Q ( delay_weight[18] ) , .SETB ( n467 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50064|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_17_ (.Q ( delay_weight[17] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50067|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_16_ (.Q ( delay_weight[16] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50070|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_14_ (.Q ( delay_weight[14] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50073|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_13_ (.Q ( delay_weight[13] ) , .SETB ( n467 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50076|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_12_ (.Q ( delay_weight[12] ) , .SETB ( n467 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50079|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_10_ (.Q ( delay_weight[10] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50082|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_9_ (.Q ( delay_weight[9] ) , .SETB ( n12 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50085|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_8_ (.Q ( delay_weight[8] ) , .SETB ( n12 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50088|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_7_ (.Q ( delay_weight[7] ) , .SETB ( n12 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50091|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_6_ (.Q ( delay_weight[6] ) , .SETB ( n12 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50094|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_5_ (.Q ( delay_weight[5] ) , .SETB ( n12 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50097|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_4_ (.Q ( delay_weight[4] ) , .SETB ( n12 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50100|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_3_ (.Q ( delay_weight[3] ) , .SETB ( n12 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50103|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_2_ (.Q ( delay_weight[2] ) , .SETB ( n12 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50106|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_1_ (.Q ( delay_weight[1] ) , .SETB ( n12 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50109|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_0_ (.Q ( delay_weight[0] ) , .SETB ( n12 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50112|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_0__3_ (.Q ( conv_weight_box[199] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50115|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_0__2_ (.Q ( conv_weight_box[198] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50118|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_0__1_ (.Q ( conv_weight_box[197] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50121|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_0__0_ (.Q ( conv_weight_box[196] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50124|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_1__3_ (.Q ( conv_weight_box[195] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50127|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_1__2_ (.Q ( conv_weight_box[194] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50130|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_1__1_ (.Q ( conv_weight_box[193] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50133|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_1__0_ (.Q ( conv_weight_box[192] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50136|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_2__3_ (.Q ( conv_weight_box[191] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50139|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_2__2_ (.Q ( conv_weight_box[190] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50142|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_2__1_ (.Q ( conv_weight_box[189] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50145|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_2__0_ (.Q ( conv_weight_box[188] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50148|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_3__3_ (.Q ( conv_weight_box[187] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50151|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_3__2_ (.Q ( conv_weight_box[186] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50154|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_3__1_ (.Q ( conv_weight_box[185] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50157|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_3__0_ (.Q ( conv_weight_box[184] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50160|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_4__3_ (.Q ( conv_weight_box[183] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50163|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_4__2_ (.Q ( conv_weight_box[182] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50166|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_4__1_ (.Q ( conv_weight_box[181] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50169|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_4__0_ (.Q ( conv_weight_box[180] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50172|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_5__3_ (.Q ( conv_weight_box[179] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50175|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_5__2_ (.Q ( conv_weight_box[178] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50178|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_5__1_ (.Q ( conv_weight_box[177] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50181|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_5__0_ (.Q ( conv_weight_box[176] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50184|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_6__3_ (.Q ( conv_weight_box[175] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50187|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_6__2_ (.Q ( conv_weight_box[174] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50190|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_6__1_ (.Q ( conv_weight_box[173] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50193|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_6__0_ (.Q ( conv_weight_box[172] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50196|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_7__3_ (.Q ( conv_weight_box[171] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50199|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_7__2_ (.Q ( conv_weight_box[170] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50202|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_7__1_ (.Q ( conv_weight_box[169] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50205|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_7__0_ (.Q ( conv_weight_box[168] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50208|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_8__3_ (.Q ( conv_weight_box[167] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50211|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_8__2_ (.Q ( conv_weight_box[166] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50214|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_8__1_ (.Q ( conv_weight_box[165] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50217|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_8__0_ (.Q ( conv_weight_box[164] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50220|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_9__3_ (.Q ( conv_weight_box[163] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50223|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_9__2_ (.Q ( conv_weight_box[162] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50226|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_9__1_ (.Q ( conv_weight_box[161] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50229|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_9__0_ (.Q ( conv_weight_box[160] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50232|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_10__3_ (.Q ( conv_weight_box[159] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50235|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_10__2_ (.Q ( conv_weight_box[158] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50238|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_10__1_ (.Q ( conv_weight_box[157] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50241|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_10__0_ (.Q ( conv_weight_box[156] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50244|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_11__3_ (.Q ( conv_weight_box[155] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50247|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_11__2_ (.Q ( conv_weight_box[154] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50250|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_11__1_ (.Q ( conv_weight_box[153] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50253|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_11__0_ (.Q ( conv_weight_box[152] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50256|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_12__3_ (.Q ( conv_weight_box[151] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50259|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_12__2_ (.Q ( conv_weight_box[150] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50262|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_12__1_ (.Q ( conv_weight_box[149] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50265|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_12__0_ (.Q ( conv_weight_box[148] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50268|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_13__3_ (.Q ( conv_weight_box[147] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50271|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_13__2_ (.Q ( conv_weight_box[146] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50274|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_13__1_ (.Q ( conv_weight_box[145] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50277|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_13__0_ (.Q ( conv_weight_box[144] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50280|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_14__3_ (.Q ( conv_weight_box[143] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50283|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_14__2_ (.Q ( conv_weight_box[142] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50286|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_14__1_ (.Q ( conv_weight_box[141] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50289|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_14__0_ (.Q ( conv_weight_box[140] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50292|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_15__3_ (.Q ( conv_weight_box[139] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50295|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv_weight_box_reg_15__2_ (.Q ( conv_weight_box[138] ) 
                                      |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50298|38): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_99_ (.Q ( delay_weight[99] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50301|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_96_ (.Q ( delay_weight[96] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50304|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_95_ (.Q ( delay_weight[95] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50307|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_94_ (.Q ( delay_weight[94] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50310|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_93_ (.Q ( delay_weight[93] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50313|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_92_ (.Q ( delay_weight[92] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50316|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX2_HVT delay_weight_reg_91_ (.Q ( delay_weight[91] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50319|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX1_HVT delay_weight_reg_89_ (.Q ( delay_weight[89] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50322|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_88_ (.Q ( delay_weight[88] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50325|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_87_ (.Q ( delay_weight[87] ) , .SETB ( n467 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50328|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_86_ (.Q ( delay_weight[86] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50331|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_85_ (.Q ( delay_weight[85] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50334|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_84_ (.Q ( delay_weight[84] ) , .SETB ( n467 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50337|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_83_ (.Q ( delay_weight[83] ) , .SETB ( n467 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50340|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_82_ (.Q ( delay_weight[82] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50343|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_81_ (.Q ( delay_weight[81] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50346|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_80_ (.Q ( delay_weight[80] ) , .SETB ( n467 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50349|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_79_ (.Q ( delay_weight[79] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50352|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_78_ (.Q ( delay_weight[78] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50355|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_77_ (.Q ( delay_weight[77] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50358|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_76_ (.Q ( delay_weight[76] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50361|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_75_ (.Q ( delay_weight[75] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50364|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_74_ (.Q ( delay_weight[74] ) , .SETB ( n467 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50367|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_73_ (.Q ( delay_weight[73] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50370|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_72_ (.Q ( delay_weight[72] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50373|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_71_ (.Q ( delay_weight[71] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50376|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_70_ (.Q ( delay_weight[70] ) , .SETB ( n467 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50379|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_69_ (.Q ( delay_weight[69] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50382|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_68_ (.Q ( delay_weight[68] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50385|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_67_ (.Q ( delay_weight[67] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50388|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_66_ (.Q ( delay_weight[66] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50391|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_65_ (.Q ( delay_weight[65] ) , .SETB ( n467 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50394|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_64_ (.Q ( delay_weight[64] ) , .SETB ( n12 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50397|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_62_ (.Q ( delay_weight[62] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50400|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_61_ (.Q ( delay_weight[61] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50403|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_60_ (.Q ( delay_weight[60] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50406|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_59_ (.Q ( delay_weight[59] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50409|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_58_ (.Q ( delay_weight[58] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50412|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_57_ (.Q ( delay_weight[57] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50415|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_56_ (.Q ( delay_weight[56] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50418|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_53_ (.Q ( delay_weight[53] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50421|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_52_ (.Q ( delay_weight[52] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50424|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_50_ (.Q ( delay_weight[50] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50427|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_49_ (.Q ( delay_weight[49] ) , .SETB ( IN1 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50430|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_48_ (.Q ( delay_weight[48] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50433|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_47_ (.Q ( delay_weight[47] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50436|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_46_ (.Q ( delay_weight[46] ) , .SETB ( n9 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50439|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_45_ (.Q ( delay_weight[45] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50442|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_44_ (.Q ( delay_weight[44] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50445|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_43_ (.Q ( delay_weight[43] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50448|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_42_ (.Q ( delay_weight[42] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50451|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_41_ (.Q ( delay_weight[41] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50454|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_40_ (.Q ( delay_weight[40] ) , .SETB ( n466 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50457|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_38_ (.Q ( delay_weight[38] ) , .SETB ( IN1 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50460|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_37_ (.Q ( delay_weight[37] ) , .SETB ( IN1 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50463|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_34_ (.Q ( delay_weight[34] ) , .SETB ( n467 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50466|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT delay_weight_reg_32_ (.Q ( delay_weight[32] ) , .SETB ( n8 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,50469|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX2_HVT src_aox_reg_32__1_ (.Q ( src_window[25] ) , .SETB ( n111 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53139|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT weight_reg_8_ (.Q ( weight[8] ) , .SETB ( n1060 ) 
                         |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53144|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv1_weight_reg_90_ (.Q ( conv1_weight[90] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53146|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv1_weight_reg_92_ (.Q ( conv1_weight[92] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53149|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv1_weight_reg_98_ (.Q ( conv1_weight[98] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53152|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT src_aox_reg_17__1_ (.Q ( src_window[145] ) , .SETB ( n276 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53155|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT src_aox_reg_7__4_ (.Q ( src_window[228] ) , .SETB ( n271 ) 
                             |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53157|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT weight_reg_76_ (.Q ( weight[76] ) , .SETB ( n1080 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53159|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT weight_reg_92_ (.Q ( weight[92] ) , .SETB ( n37 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53161|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT src_aox_reg_34__1_ (.Q ( src_window[9] ) , .SETB ( n111 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53163|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT src_aox_reg_33__1_ (.Q ( src_window[17] ) , .SETB ( n276 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53165|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv1_weight_reg_14_ (.Q ( conv1_weight[14] ) , .SETB ( n40 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53167|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv1_weight_reg_18_ (.Q ( conv1_weight[18] ) , .SETB ( n25 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53170|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv1_weight_reg_20_ (.Q ( conv1_weight[20] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53173|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv1_weight_reg_21_ (.Q ( conv1_weight[21] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53176|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv1_weight_reg_24_ (.Q ( conv1_weight[24] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53179|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv1_weight_reg_28_ (.Q ( conv1_weight[28] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53182|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv1_weight_reg_64_ (.Q ( conv1_weight[64] ) , .SETB ( n40 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53185|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv1_weight_reg_66_ (.Q ( conv1_weight[66] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53188|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv1_weight_reg_76_ (.Q ( conv1_weight[76] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53191|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv1_weight_reg_80_ (.Q ( conv1_weight[80] ) , .SETB ( n25 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53194|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT src_aox_reg_24__0_ (.Q ( src_window[88] ) , .SETB ( n136 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53197|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT src_aox_reg_24__1_ (.Q ( src_window[89] ) , .SETB ( n274 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53199|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv1_weight_reg_8_ (.Q ( conv1_weight[8] ) , .SETB ( n40 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53201|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT conv1_weight_reg_4_ (.Q ( conv1_weight[4] ) , .SETB ( n40 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53219|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT src_aox_reg_12__6_ (.Q ( src_window[190] ) , .SETB ( n272 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,53302|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX1_HVT conv1_weight_reg_23_ (.Q ( conv1_weight[23] ) , .SETB ( n40 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57521|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_23_ (.Q ( weight[23] ) , .SETB ( n40 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57524|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_22_ (.Q ( conv1_weight[22] ) , .SETB ( n40 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57526|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_22_ (.Q ( weight[22] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57529|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_21_ (.Q ( weight[21] ) , .SETB ( n1060 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57531|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_20_ (.Q ( weight[20] ) , .SETB ( n1060 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57533|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_19_ (.Q ( weight[19] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57535|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_18_ (.Q ( weight[18] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57537|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_17_ (.Q ( conv1_weight[17] ) , .SETB ( n40 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57539|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_17_ (.Q ( weight[17] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57542|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_16_ (.Q ( conv1_weight[16] ) , .SETB ( n40 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57544|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_16_ (.Q ( weight[16] ) , .SETB ( n40 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57547|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_15_ (.Q ( conv1_weight[15] ) , .SETB ( n25 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57549|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_15_ (.Q ( weight[15] ) , .SETB ( n40 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57552|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_14_ (.Q ( weight[14] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57554|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_13_ (.Q ( conv1_weight[13] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57556|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_13_ (.Q ( weight[13] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57559|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_12_ (.Q ( conv1_weight[12] ) , .SETB ( n40 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57561|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_12_ (.Q ( weight[12] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57564|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_11_ (.Q ( conv1_weight[11] ) , .SETB ( n1060 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57566|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_11_ (.Q ( weight[11] ) , .SETB ( n1040 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57569|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_10_ (.Q ( conv1_weight[10] ) , .SETB ( n25 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57571|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_10_ (.Q ( weight[10] ) , .SETB ( n25 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57574|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_9_ (.Q ( conv1_weight[9] ) , .SETB ( n40 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57576|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_9_ (.Q ( weight[9] ) , .SETB ( n40 ) 
                         |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57579|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_7_ (.Q ( conv1_weight[7] ) , .SETB ( n1060 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57581|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_7_ (.Q ( weight[7] ) , .SETB ( n1040 ) 
                         |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57584|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_6_ (.Q ( conv1_weight[6] ) , .SETB ( n25 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57586|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_6_ (.Q ( weight[6] ) , .SETB ( n13 ) 
                         |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57589|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_5_ (.Q ( conv1_weight[5] ) , .SETB ( n40 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57591|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_5_ (.Q ( weight[5] ) , .SETB ( n34 ) 
                         |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57594|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_4_ (.Q ( weight[4] ) , .SETB ( n34 ) 
                         |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57596|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_3_ (.Q ( conv1_weight[3] ) , .SETB ( n1060 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57598|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_3_ (.Q ( weight[3] ) , .SETB ( n13 ) 
                         |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57601|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_2_ (.Q ( conv1_weight[2] ) , .SETB ( n40 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57603|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_2_ (.Q ( weight[2] ) , .SETB ( n34 ) 
                         |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57606|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_1_ (.Q ( conv1_weight[1] ) , .SETB ( n40 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57608|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_1_ (.Q ( weight[1] ) , .SETB ( n38 ) 
                         |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57611|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_0_ (.Q ( conv1_weight[0] ) , .SETB ( n40 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57613|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_0_ (.Q ( weight[0] ) , .SETB ( n1060 ) 
                         |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57616|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_70_ (.Q ( weight[70] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57738|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_69_ (.Q ( conv1_weight[69] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57740|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_69_ (.Q ( weight[69] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57743|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_68_ (.Q ( conv1_weight[68] ) , .SETB ( n40 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57745|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_68_ (.Q ( weight[68] ) , .SETB ( n1060 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57748|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_67_ (.Q ( conv1_weight[67] ) , .SETB ( n25 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57750|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_67_ (.Q ( weight[67] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57753|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_66_ (.Q ( weight[66] ) , .SETB ( n25 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57755|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_65_ (.Q ( conv1_weight[65] ) , .SETB ( n40 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57757|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_65_ (.Q ( weight[65] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57760|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_64_ (.Q ( weight[64] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57762|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_63_ (.Q ( conv1_weight[63] ) , .SETB ( n37 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57764|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_63_ (.Q ( weight[63] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57767|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_62_ (.Q ( conv1_weight[62] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57769|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_62_ (.Q ( weight[62] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57772|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_61_ (.Q ( conv1_weight[61] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57774|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_61_ (.Q ( weight[61] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57777|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_60_ (.Q ( conv1_weight[60] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57779|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_60_ (.Q ( weight[60] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57782|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_59_ (.Q ( conv1_weight[59] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57784|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_59_ (.Q ( weight[59] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57787|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_58_ (.Q ( conv1_weight[58] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57789|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_58_ (.Q ( n1190 ) , .SETB ( n1060 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57792|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_57_ (.Q ( conv1_weight[57] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57794|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_57_ (.Q ( weight[57] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57797|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_56_ (.Q ( conv1_weight[56] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57799|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_56_ (.Q ( weight[56] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57802|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_55_ (.Q ( conv1_weight[55] ) , .SETB ( n37 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57804|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_55_ (.Q ( weight[55] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57807|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_54_ (.Q ( conv1_weight[54] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57809|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_54_ (.Q ( weight[54] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57812|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_53_ (.Q ( conv1_weight[53] ) , .SETB ( n37 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57814|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_53_ (.Q ( weight[53] ) , .SETB ( n1040 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57817|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_52_ (.Q ( conv1_weight[52] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57819|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_52_ (.Q ( weight[52] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57822|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_51_ (.Q ( conv1_weight[51] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57824|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_51_ (.Q ( weight[51] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57827|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_50_ (.Q ( conv1_weight[50] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57829|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_50_ (.Q ( weight[50] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57832|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_49_ (.Q ( conv1_weight[49] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57834|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_49_ (.Q ( weight[49] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57837|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_48_ (.Q ( conv1_weight[48] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57839|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_48_ (.Q ( weight[48] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57842|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_47_ (.Q ( conv1_weight[47] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57844|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_47_ (.Q ( weight[47] ) , .SETB ( n1040 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57847|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_46_ (.Q ( conv1_weight[46] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57849|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_46_ (.Q ( weight[46] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57852|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_45_ (.Q ( conv1_weight[45] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57854|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_45_ (.Q ( weight[45] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57857|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_44_ (.Q ( conv1_weight[44] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57859|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_44_ (.Q ( weight[44] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57862|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_43_ (.Q ( conv1_weight[43] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57864|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_43_ (.Q ( weight[43] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57867|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_42_ (.Q ( conv1_weight[42] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57869|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_42_ (.Q ( weight[42] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57872|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_41_ (.Q ( conv1_weight[41] ) , .SETB ( n37 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57874|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_41_ (.Q ( weight[41] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57877|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_40_ (.Q ( conv1_weight[40] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57879|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_40_ (.Q ( weight[40] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57882|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_39_ (.Q ( conv1_weight[39] ) , .SETB ( n37 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57884|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_39_ (.Q ( weight[39] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57887|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_38_ (.Q ( conv1_weight[38] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57889|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_38_ (.Q ( weight[38] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57892|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_37_ (.Q ( conv1_weight[37] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57894|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_37_ (.Q ( weight[37] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57897|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_36_ (.Q ( conv1_weight[36] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57899|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_36_ (.Q ( weight[36] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57902|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_35_ (.Q ( conv1_weight[35] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57904|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_35_ (.Q ( weight[35] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57907|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_34_ (.Q ( conv1_weight[34] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57909|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_34_ (.Q ( n1200 ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57912|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_33_ (.Q ( conv1_weight[33] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57914|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_33_ (.Q ( weight[33] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57917|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_32_ (.Q ( conv1_weight[32] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57919|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_32_ (.Q ( weight[32] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57922|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_31_ (.Q ( conv1_weight[31] ) , .SETB ( n40 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57924|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_31_ (.Q ( weight[31] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57927|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_30_ (.Q ( conv1_weight[30] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57929|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_30_ (.Q ( weight[30] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57932|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_29_ (.Q ( conv1_weight[29] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57934|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_29_ (.Q ( weight[29] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57937|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_28_ (.Q ( weight[28] ) , .SETB ( n25 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57939|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_27_ (.Q ( conv1_weight[27] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57941|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_27_ (.Q ( weight[27] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57944|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_26_ (.Q ( conv1_weight[26] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57946|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_26_ (.Q ( weight[26] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57949|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_25_ (.Q ( conv1_weight[25] ) , .SETB ( n22 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57951|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_25_ (.Q ( weight[25] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57954|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_24_ (.Q ( weight[24] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57956|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_31__1_ (.Q ( src_window[33] ) , .SETB ( n276 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57958|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_31__0_ (.Q ( src_window[32] ) , .SETB ( n270 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57960|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_32__7_ (.Q ( src_window[31] ) , .SETB ( n272 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57962|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_32__6_ (.Q ( src_window[30] ) , .SETB ( n109 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57964|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_32__5_ (.Q ( src_window[29] ) , .SETB ( n137 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57966|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_32__4_ (.Q ( src_window[28] ) , .SETB ( n140 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57968|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_32__3_ (.Q ( src_window[27] ) , .SETB ( n274 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57970|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_32__2_ (.Q ( src_window[26] ) , .SETB ( n113 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57972|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_32__0_ (.Q ( src_window[24] ) , .SETB ( n270 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57974|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_33__7_ (.Q ( src_window[23] ) , .SETB ( n272 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57976|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_33__6_ (.Q ( src_window[22] ) , .SETB ( n272 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57978|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_33__5_ (.Q ( src_window[21] ) , .SETB ( n271 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57980|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_33__4_ (.Q ( src_window[20] ) , .SETB ( n273 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57982|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_33__3_ (.Q ( src_window[19] ) , .SETB ( n274 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57984|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_33__2_ (.Q ( src_window[18] ) , .SETB ( n136 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57986|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_33__0_ (.Q ( src_window[16] ) , .SETB ( n111 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57988|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_34__7_ (.Q ( src_window[15] ) , .SETB ( n272 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57990|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_34__6_ (.Q ( src_window[14] ) , .SETB ( n272 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57992|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_34__5_ (.Q ( src_window[13] ) , .SETB ( n140 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57994|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_34__4_ (.Q ( src_window[12] ) , .SETB ( n273 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57996|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_34__3_ (.Q ( src_window[11] ) , .SETB ( n113 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,57998|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_34__2_ (.Q ( src_window[10] ) , .SETB ( n274 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58000|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_34__0_ (.Q ( src_window[8] ) , .SETB ( n270 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58002|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_35__7_ (.Q ( src_window[7] ) , .SETB ( n272 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58004|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_35__6_ (.Q ( src_window[6] ) , .SETB ( n272 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58006|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_35__5_ (.Q ( src_window[5] ) , .SETB ( n271 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58008|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_35__4_ (.Q ( src_window[4] ) , .SETB ( n140 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58010|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_35__3_ (.Q ( src_window[3] ) , .SETB ( n274 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58012|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_35__2_ (.Q ( src_window[2] ) , .SETB ( n270 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58014|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_35__1_ (.Q ( src_window[1] ) , .SETB ( n276 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58016|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_35__0_ (.Q ( src_window[0] ) , .SETB ( n270 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58018|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_99_ (.Q ( conv1_weight[99] ) , .SETB ( n37 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58020|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_99_ (.Q ( weight[99] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58023|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_98_ (.Q ( weight[98] ) , .SETB ( n25 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58025|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_97_ (.Q ( conv1_weight[97] ) , .SETB ( n37 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58027|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_97_ (.Q ( weight[97] ) , .SETB ( n1040 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58030|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_96_ (.Q ( conv1_weight[96] ) , .SETB ( n37 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58032|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_96_ (.Q ( weight[96] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58035|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_95_ (.Q ( conv1_weight[95] ) , .SETB ( n37 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58037|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_95_ (.Q ( weight[95] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58040|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_94_ (.Q ( conv1_weight[94] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58042|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_94_ (.Q ( weight[94] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58045|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_93_ (.Q ( conv1_weight[93] ) , .SETB ( n37 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58047|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_93_ (.Q ( weight[93] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58050|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_91_ (.Q ( conv1_weight[91] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58052|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_91_ (.Q ( weight[91] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58055|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_90_ (.Q ( weight[90] ) , .SETB ( n25 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58057|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_89_ (.Q ( conv1_weight[89] ) , .SETB ( n37 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58059|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_89_ (.Q ( weight[89] ) , .SETB ( n1040 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58062|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_88_ (.Q ( conv1_weight[88] ) , .SETB ( n37 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58064|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_88_ (.Q ( weight[88] ) , .SETB ( n1040 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58067|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_87_ (.Q ( conv1_weight[87] ) , .SETB ( n25 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58069|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_87_ (.Q ( weight[87] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58072|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_86_ (.Q ( conv1_weight[86] ) , .SETB ( n40 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58074|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_86_ (.Q ( weight[86] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58077|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_85_ (.Q ( conv1_weight[85] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58079|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_85_ (.Q ( weight[85] ) , .SETB ( n1040 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58082|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_84_ (.Q ( conv1_weight[84] ) , .SETB ( n25 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58084|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_84_ (.Q ( weight[84] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58087|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_83_ (.Q ( conv1_weight[83] ) , .SETB ( n25 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58089|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_83_ (.Q ( weight[83] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58092|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_82_ (.Q ( conv1_weight[82] ) , .SETB ( n37 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58094|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_82_ (.Q ( weight[82] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58097|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_81_ (.Q ( conv1_weight[81] ) , .SETB ( n25 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58099|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_81_ (.Q ( weight[81] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58102|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_80_ (.Q ( weight[80] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58104|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_79_ (.Q ( conv1_weight[79] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58106|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_79_ (.Q ( weight[79] ) , .SETB ( n1040 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58109|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_78_ (.Q ( conv1_weight[78] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58111|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_78_ (.Q ( weight[78] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58114|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_77_ (.Q ( conv1_weight[77] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58116|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_77_ (.Q ( weight[77] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58119|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_75_ (.Q ( conv1_weight[75] ) , .SETB ( n40 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58121|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_75_ (.Q ( weight[75] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58124|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_74_ (.Q ( conv1_weight[74] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58126|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_74_ (.Q ( weight[74] ) , .SETB ( n34 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58129|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_73_ (.Q ( conv1_weight[73] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58131|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_73_ (.Q ( weight[73] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58134|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_72_ (.Q ( conv1_weight[72] ) , .SETB ( n1080 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58136|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_72_ (.Q ( weight[72] ) , .SETB ( n38 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58139|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT weight_reg_71_ (.Q ( weight[71] ) , .SETB ( n13 ) 
                          |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58144|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT conv1_weight_reg_70_ (.Q ( conv1_weight[70] ) , .SETB ( n40 ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58146|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_20__6_ (.Q ( src_window[126] ) , .SETB ( n109 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58149|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_20__5_ (.Q ( src_window[125] ) , .SETB ( n137 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58151|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_20__4_ (.Q ( src_window[124] ) , .SETB ( n273 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58153|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_20__3_ (.Q ( src_window[123] ) , .SETB ( n273 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58155|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_20__2_ (.Q ( src_window[122] ) , .SETB ( n113 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58157|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_20__1_ (.Q ( src_window[121] ) , .SETB ( n276 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58159|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_20__0_ (.Q ( src_window[120] ) , .SETB ( n270 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58161|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_21__7_ (.Q ( src_window[119] ) , .SETB ( n275 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58163|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_21__6_ (.Q ( src_window[118] ) , .SETB ( n275 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58165|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX2_HVT src_aox_reg_21__5_ (.Q ( src_window[117] ) , .SETB ( n271 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58167|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX1_HVT src_aox_reg_21__4_ (.Q ( src_window[116] ) , .SETB ( n137 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58169|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_21__3_ (.Q ( src_window[115] ) , .SETB ( n273 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58171|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_21__2_ (.Q ( src_window[114] ) , .SETB ( n136 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58173|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_21__1_ (.Q ( src_window[113] ) , .SETB ( n276 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58175|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_21__0_ (.Q ( src_window[112] ) , .SETB ( n111 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58177|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_22__7_ (.Q ( src_window[111] ) , .SETB ( n272 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58179|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_22__6_ (.Q ( src_window[110] ) , .SETB ( n271 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58181|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_22__5_ (.Q ( src_window[109] ) , .SETB ( n271 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58183|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_22__4_ (.Q ( src_window[108] ) , .SETB ( n137 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58185|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_22__3_ (.Q ( src_window[107] ) , .SETB ( n273 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58187|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_22__2_ (.Q ( src_window[106] ) , .SETB ( n136 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58189|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_22__1_ (.Q ( src_window[105] ) , .SETB ( n276 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58191|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_22__0_ (.Q ( src_window[104] ) , .SETB ( n270 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58193|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_23__7_ (.Q ( src_window[103] ) , .SETB ( n272 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58195|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_23__6_ (.Q ( src_window[102] ) , .SETB ( n109 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58197|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_23__5_ (.Q ( src_window[101] ) , .SETB ( n137 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58199|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_23__4_ (.Q ( src_window[100] ) , .SETB ( n273 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58201|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_23__3_ (.Q ( src_window[99] ) , .SETB ( n274 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58203|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_23__2_ (.Q ( src_window[98] ) , .SETB ( n111 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58205|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_23__1_ (.Q ( src_window[97] ) , .SETB ( n276 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58207|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_23__0_ (.Q ( src_window[96] ) , .SETB ( n270 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58209|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_24__7_ (.Q ( src_window[95] ) , .SETB ( n275 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58211|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_24__6_ (.Q ( src_window[94] ) , .SETB ( n275 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58213|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_24__5_ (.Q ( src_window[93] ) , .SETB ( n109 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58215|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_24__4_ (.Q ( src_window[92] ) , .SETB ( n271 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58217|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_24__3_ (.Q ( src_window[91] ) , .SETB ( n271 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58219|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_24__2_ (.Q ( src_window[90] ) , .SETB ( n274 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58221|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_25__7_ (.Q ( src_window[87] ) , .SETB ( n275 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58223|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_25__6_ (.Q ( src_window[86] ) , .SETB ( n272 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58225|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_25__5_ (.Q ( src_window[85] ) , .SETB ( n271 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58227|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_25__4_ (.Q ( src_window[84] ) , .SETB ( n137 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58229|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_25__3_ (.Q ( src_window[83] ) , .SETB ( n140 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58231|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_25__2_ (.Q ( src_window[82] ) , .SETB ( n274 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58233|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_25__1_ (.Q ( src_window[81] ) , .SETB ( n276 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58235|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_25__0_ (.Q ( src_window[80] ) , .SETB ( n276 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58237|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_26__7_ (.Q ( src_window[79] ) , .SETB ( n275 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58239|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_26__6_ (.Q ( src_window[78] ) , .SETB ( n109 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58241|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_26__5_ (.Q ( src_window[77] ) , .SETB ( n137 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58243|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_26__4_ (.Q ( src_window[76] ) , .SETB ( n271 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58245|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_26__3_ (.Q ( src_window[75] ) , .SETB ( n273 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58247|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_26__2_ (.Q ( src_window[74] ) , .SETB ( n274 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58249|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_26__1_ (.Q ( src_window[73] ) , .SETB ( n270 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58251|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT src_aox_reg_26__0_ (.Q ( src_window[72] ) , .SETB ( n136 ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/lenet_layout.v,58253|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

ncelab: *W,MXWARN: Reached maximum warning limit for 'CUVWSP'(1000).
	Reading SDF file from location "../icc/post_layout/lenet_layout.sdf"
	Compiled SDF file "lenet_layout.sdf.X" older than source SDF file "../icc/post_layout/lenet_layout.sdf".
	Recompiling.
	Writing compiled SDF file to "lenet_layout.sdf.X".
	Annotating SDF timing data:
		Compiled SDF file:     lenet_layout.sdf.X
		Log file:              
		Backannotation scope:  test_top.lenet0
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 163194  Annotated = 100.00% -- No. of Tchecks = 82072  Annotated = 10.21% 
				        Total 	   Annotated	  Percentage
		 Path Delays	      163194	      163194	      100.00
		       $hold	        7968	           0	        0.00
		      $width	       36056	         200	        0.55
		   $recovery	        7968	           0	        0.00
		  $setuphold	       30080	        8180	       27.19
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.conv_top:v <0x08cd8ff4>
			streams:   2, words:   310
		worklib.fc_controller:v <0x28694eb6>
			streams:   0, words:     0
		worklib.fc_top:v <0x2f2957ce>
			streams:   2, words:   304
		worklib.lenet:v <0x1fe7a77d>
			streams:   0, words:     0
	Building instance specific data structures.
	SYNOPSYS_UNCONNECTED_80, sram_raddr_c3[0] } ) , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67220|23): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_80).
	SYNOPSYS_UNCONNECTED_78, SYNOPSYS_UNCONNECTED_79, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67219|48): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_79).
	SYNOPSYS_UNCONNECTED_78, SYNOPSYS_UNCONNECTED_79, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67219|23): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_78).
    .sram_raddr_c3 ( {SYNOPSYS_UNCONNECTED_76, SYNOPSYS_UNCONNECTED_77, 
                                                                     |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67218|69): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_77).
    .sram_raddr_c3 ( {SYNOPSYS_UNCONNECTED_76, SYNOPSYS_UNCONNECTED_77, 
                                            |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67218|44): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_76).
	SYNOPSYS_UNCONNECTED_75, sram_raddr_c2[0] } ) , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67217|23): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_75).
	SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67216|48): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_74).
	SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67216|23): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_73).
    .sram_raddr_c2 ( {SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72, 
                                                                     |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67215|69): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_72).
    .sram_raddr_c2 ( {SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72, 
                                            |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67215|44): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_71).
	SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70} ) , 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67214|48): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_70).
	SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70} ) , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67214|23): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_69).
	SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67213|48): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_68).
	SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67213|23): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_67).
    .sram_raddr_c4 ( {SYNOPSYS_UNCONNECTED_66, sram_raddr_c4[4] , 
                                            |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67212|44): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_66).
	SYNOPSYS_UNCONNECTED_64, SYNOPSYS_UNCONNECTED_65, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67207|48): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_65).
	SYNOPSYS_UNCONNECTED_64, SYNOPSYS_UNCONNECTED_65, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67207|23): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_64).
    .sram_raddr_d3 ( {hvoHier_sram_raddr_d3_5_ , SYNOPSYS_UNCONNECTED_62, SYNOPSYS_UNCONNECTED_63, 
                                                                                                |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67206|96): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_63).
    .sram_raddr_d3 ( {hvoHier_sram_raddr_d3_5_ , SYNOPSYS_UNCONNECTED_62, SYNOPSYS_UNCONNECTED_63, 
                                                                       |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67206|71): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_62).
	SYNOPSYS_UNCONNECTED_60, n26 , SYNOPSYS_UNCONNECTED_61} ) , 
	                                                     |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67202|54): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_61).
	SYNOPSYS_UNCONNECTED_60, n26 , SYNOPSYS_UNCONNECTED_61} ) , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67202|23): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_60).
    .sram_raddr_e1 ( {sram_raddr_e1[4] , SYNOPSYS_UNCONNECTED_59, 
                                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67201|63): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_59).
	SYNOPSYS_UNCONNECTED_58} ) , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67200|23): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_58).
    .sram_raddr_e0 ( {SYNOPSYS_UNCONNECTED_56, n20 , n23 , SYNOPSYS_UNCONNECTED_57, 
                                                                                 |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67199|81): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_57).
    .sram_raddr_e0 ( {SYNOPSYS_UNCONNECTED_56, n20 , n23 , SYNOPSYS_UNCONNECTED_57, 
                                            |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67199|44): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_56).
	SYNOPSYS_UNCONNECTED_55} ) , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67197|23): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_55).
	SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67196|48): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_54).
	SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67196|23): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_53).
    .sram_raddr_e4 ( {sram_raddr_e4[4] , SYNOPSYS_UNCONNECTED_52, 
                                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67195|63): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_52).
    .sram_waddr_f ( {sram_waddr_f[1] , SYNOPSYS_UNCONNECTED_51} ) , 
                                                             |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,67192|61): implicit wire has no fanin (test_top.lenet0.SYNOPSYS_UNCONNECTED_51).
	SYNOPSYS_UNCONNECTED_5} ) , 
	                     |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8928|22): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_5).
	SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4, 
	                                             |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8927|46): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_4).
	SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4, 
	                     |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8927|22): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_3).
	data_out_5_ , data_out_4_ , SYNOPSYS_UNCONNECTED_2, 
	                                                 |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8926|50): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_2).
	SYNOPSYS_UNCONNECTED_34, sram_raddr_c2[0] } ) , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8979|23): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_34).
	SYNOPSYS_UNCONNECTED_32, SYNOPSYS_UNCONNECTED_33, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8978|48): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_33).
	SYNOPSYS_UNCONNECTED_32, SYNOPSYS_UNCONNECTED_33, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8978|23): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_32).
    .sram_raddr_c2 ( {SYNOPSYS_UNCONNECTED_30, SYNOPSYS_UNCONNECTED_31, 
                                                                     |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8977|69): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_31).
    .sram_raddr_c2 ( {SYNOPSYS_UNCONNECTED_30, SYNOPSYS_UNCONNECTED_31, 
                                            |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8977|44): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_30).
	SYNOPSYS_UNCONNECTED_28, SYNOPSYS_UNCONNECTED_29} ) , 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8976|48): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_29).
	SYNOPSYS_UNCONNECTED_28, SYNOPSYS_UNCONNECTED_29} ) , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8976|23): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_28).
	SYNOPSYS_UNCONNECTED_26, SYNOPSYS_UNCONNECTED_27, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8975|48): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_27).
	SYNOPSYS_UNCONNECTED_26, SYNOPSYS_UNCONNECTED_27, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8975|23): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_26).
    .sram_raddr_c4 ( {SYNOPSYS_UNCONNECTED_25, sram_raddr_c4[4] , 
                                            |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8974|44): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_25).
	SYNOPSYS_UNCONNECTED_24, sram_raddr_c3[0] } ) , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8973|23): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_24).
	SYNOPSYS_UNCONNECTED_22, SYNOPSYS_UNCONNECTED_23, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8972|48): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_23).
	SYNOPSYS_UNCONNECTED_22, SYNOPSYS_UNCONNECTED_23, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8972|23): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_22).
    .sram_raddr_c3 ( {SYNOPSYS_UNCONNECTED_20, SYNOPSYS_UNCONNECTED_21, 
                                                                     |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8971|69): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_21).
    .sram_raddr_c3 ( {SYNOPSYS_UNCONNECTED_20, SYNOPSYS_UNCONNECTED_21, 
                                            |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8971|44): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_20).
	SYNOPSYS_UNCONNECTED_19, sram_raddr_d3[0] } ) , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8970|23): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_19).
	SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8969|48): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_18).
	SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8969|23): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_17).
    .sram_raddr_d3 ( {sram_raddr_d3[5] , SYNOPSYS_UNCONNECTED_16, 
                                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8968|63): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_16).
	SYNOPSYS_UNCONNECTED_15} ) , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8967|23): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_15).
	SYNOPSYS_UNCONNECTED_14, sram_raddr_e1[1] , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8966|23): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_14).
    .sram_raddr_e1 ( {sram_raddr_e1[4] , SYNOPSYS_UNCONNECTED_13, 
                                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8965|63): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_13).
	SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12} ) , 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8964|48): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_12).
	SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12} ) , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8964|23): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_11).
    .sram_raddr_e0 ( {SYNOPSYS_UNCONNECTED_10, sram_raddr_e0[3] , sram_raddr_e0[2] , 
                                            |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8963|44): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_10).
	SYNOPSYS_UNCONNECTED_9} ) , 
	                     |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8962|22): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_9).
	SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8, 
	                                             |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8961|46): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_8).
	SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8, 
	                     |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8961|22): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_7).
    .sram_raddr_e4 ( {sram_raddr_e4[4] , SYNOPSYS_UNCONNECTED_6, 
                                                              |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,8960|62): implicit wire has no fanin (test_top.lenet0.fc_top.SYNOPSYS_UNCONNECTED_6).
	SYNOPSYS_UNCONNECTED_38, SYNOPSYS_UNCONNECTED_39} ) , 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66659|48): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_39).
	SYNOPSYS_UNCONNECTED_38, SYNOPSYS_UNCONNECTED_39} ) , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66659|23): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_38).
	SYNOPSYS_UNCONNECTED_36, SYNOPSYS_UNCONNECTED_37, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66658|48): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_37).
	SYNOPSYS_UNCONNECTED_36, SYNOPSYS_UNCONNECTED_37, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66658|23): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_36).
	data_out_7_ , data_out_6_ , data_out_5_ , SYNOPSYS_UNCONNECTED_35, 
	                                                                |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66657|65): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_35).
	SYNOPSYS_UNCONNECTED_50, conv1_bias_set_5_ , conv1_bias_set_4_ , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66772|23): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_50).
	SYNOPSYS_UNCONNECTED_48, SYNOPSYS_UNCONNECTED_49, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66771|48): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_49).
	SYNOPSYS_UNCONNECTED_48, SYNOPSYS_UNCONNECTED_49, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66771|23): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_48).
	SYNOPSYS_UNCONNECTED_46, SYNOPSYS_UNCONNECTED_47, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66770|48): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_47).
	SYNOPSYS_UNCONNECTED_46, SYNOPSYS_UNCONNECTED_47, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66770|23): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_46).
	SYNOPSYS_UNCONNECTED_44, SYNOPSYS_UNCONNECTED_45, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66769|48): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_45).
	SYNOPSYS_UNCONNECTED_44, SYNOPSYS_UNCONNECTED_45, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66769|23): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_44).
	SYNOPSYS_UNCONNECTED_42, SYNOPSYS_UNCONNECTED_43, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66768|48): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_43).
	SYNOPSYS_UNCONNECTED_42, SYNOPSYS_UNCONNECTED_43, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66768|23): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_42).
    .conv1_bias_set ( {SYNOPSYS_UNCONNECTED_40, SYNOPSYS_UNCONNECTED_41, 
                                                                      |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66767|70): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_41).
    .conv1_bias_set ( {SYNOPSYS_UNCONNECTED_40, SYNOPSYS_UNCONNECTED_41, 
                                             |
ncelab: *W,CSINFI (../icc/post_layout/lenet_layout.v,66767|45): implicit wire has no fanin (test_top.lenet0.conv_top.SYNOPSYS_UNCONNECTED_40).
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                      Instances  Unique
		Modules:                  21679     159
		UDPs:                     47436       9
		Primitives:               81742       9
		Timing outputs:           26950      63
		Registers:                 2475      76
		Scalar wires:             29179       -
		Expanded wires:            1236      35
		Vectored wires:              20       -
		Always blocks:              108       9
		Initial blocks:               5       5
		Cont. assignments:            4     105
		Pseudo assignments:           2       2
		Timing checks:           112152    2857
		Interconnect:             52134       -
		Delayed tcheck signals:    8068    2372
		Simulation timescale:       1ps
	Writing initial simulation snapshot: worklib.test_top:v
Loading snapshot worklib.test_top:v .................... Done
*Novas* Loading libsscore_ius111.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
filename : bmp/test_0001.bmp

|
The input pattern is No.          1:
|
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0116125127127127127 93  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0127127127127127127127127 30  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0127127127127127127127127127122  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0 52127127127 32 12  0  6127127127  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0 77127127 25  0  0  0122127127 65  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0 31 18  0  0  0  0127127127 65  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0117127127127 10  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0 76127127127 63  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0127127127127  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0127127127127 12  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0 25127127127 35  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0127127127127  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0 78127127127 12  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0 19127127127127  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0127127127127 12  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0127127127 25  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0127127127 43 20 20 20 20  5  0  5 20 20 37127127127127 10  0
  0  0  0  0  0  0  0  0127127127127127127127127127127127127127127127127127127123  0
  0  0  0  0  0  0  0  0127127127127127127127127127127127127127127127127117117 57  0
  0  0  0  0  0  0  0  0  0118123123123127127127127127123123 41  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
filename : bmp/test_0000.bmp

|
The input pattern is No.          0:
|
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0 84127127127 60 36  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0127127127127127127127127127127127127127127127 52  0  0  0  0  0  0
  0  0  0  0  0  0 67114 72114127127127127127127127127127127127127  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0 17 66 14 67 67 67 59 21127127106  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 83127127 18  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 22127127 83  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0127127127 44  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 59127127 62  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0127127127  5  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  9127127 58  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0126127127  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0 75127127 57  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0 19127127127  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  3127127127 35  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0 38127127 77  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0 31127127115  1  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0127127127 52  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0 61127127127 52  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0121127127127 40  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0121127127 18  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
Test sram d0~d4

You have wrong answer in the sram #a[          0] !!!

11110111 11111110
Your answer at address           0 is 
  -2   -2    0    x  
But the golden answer is  
  -9  -16   -7   -1 
Simulation complete via $finish(1) at time 394810 NS + 0
./test_post_sim.v:951                 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s027: Exiting on Jan 17, 2018 at 16:47:13 CST  (total: 00:01:14)
