
---------- Begin Simulation Statistics ----------
final_tick                                18440127000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1411                       # Simulator instruction rate (inst/s)
host_mem_usage                                7507648                       # Number of bytes of host memory used
host_op_rate                                     1451                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17200.31                       # Real time elapsed on the host
host_tick_rate                                 203147                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24273228                       # Number of instructions simulated
sim_ops                                      24961641                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003494                       # Number of seconds simulated
sim_ticks                                  3494192000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.927777                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  253502                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               261537                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                110                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4676                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            263485                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2374                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3212                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              838                       # Number of indirect misses.
system.cpu.branchPred.lookups                  291914                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10010                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          916                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1713965                       # Number of instructions committed
system.cpu.committedOps                       1739790                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.233702                       # CPI: cycles per instruction
system.cpu.discardedOps                         13587                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             943941                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             77775                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           482353                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1773397                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.309243                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        6                       # number of quiesce instructions executed
system.cpu.numCycles                          5542452                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         6                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1176019     67.60%     67.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1551      0.09%     67.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::MemRead                  71211      4.09%     71.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite                491009     28.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1739790                       # Class of committed instruction
system.cpu.quiesceCycles                        48255                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3769055                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          159                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        445727                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              143652                       # Transaction distribution
system.membus.trans_dist::ReadResp             145128                       # Transaction distribution
system.membus.trans_dist::WriteReq              80287                       # Transaction distribution
system.membus.trans_dist::WriteResp             80287                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          331                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1167                       # Transaction distribution
system.membus.trans_dist::ReadExReq               213                       # Transaction distribution
system.membus.trans_dist::ReadExResp              214                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1042                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           442                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       221264                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        221264                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         2926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         2926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       444439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       451119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       441246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       441246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 895291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        66688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        66688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        61696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7394                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        73254                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14119024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14119024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14258966                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            668419                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000254                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015946                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  668249     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     170      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              668419                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1122840065                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              32.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6701750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2785031                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1337625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7239015                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          875382232                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            5327000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      2431888                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      3480464                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      1379740                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2162688                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      3542428                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       607972                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       640740                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       344935                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        67584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       412519                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    695980072                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    300091123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    996071195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    394866682                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    618937940                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1013804622                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1090846754                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    919029063                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2009875817                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2456752                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      3439792                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1392172                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      2162688                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      3554860                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       614188                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       644908                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       348043                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        67584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       415627                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    703095880                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    281335427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    984431308                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    398424586                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    618937940                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1017362526                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1101520466                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    900273368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2001793834                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       161792                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       161792                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       296412                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       296411                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          670                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          670                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          436                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          686                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          436                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5278                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        12304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port        12304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       194025                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       194025                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       196608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       196608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       200704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       200704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       196608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       196608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        63488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        26896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        26896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       916407                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1055                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1055                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          482                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         1078                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          482                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7394                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       196808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       262344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port       196808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total       262344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3104416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      3104416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      3145728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3145728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      3211264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      3211264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      3145728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      3145728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1015808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       430112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       430112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14585138                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1555107000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1247179188                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    787931000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1048576                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       413696                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     18755695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma     18755695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0    112534171                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma    150045561                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total    300091123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0    150045561                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma    112534171                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total    262579732                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     18755695                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma     18755695                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0    262579732                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma    262579732                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total    562670855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     28133543                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0    262579732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma     84400628                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total      375113903                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0    112534171                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma     38692779                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total     151226950                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     28133543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0    375113903                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma    123093408                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total     526340854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       143315                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       143307                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        77312                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        77312                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         4104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]         4104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        97022                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        98304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       100352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        98304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        25600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]        13456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       441246                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       131272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]       131272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3104448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      3145728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      3211264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      3145728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       430112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14119024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       324501                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       324501    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       324501                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    686984125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    793819000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5973272                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      6038808                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       121516                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131272                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       252788                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1493318                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1495366                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        30379                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        34483                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1709485913                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18755695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1728241608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     34776566                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     37568628                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     72345195                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1744262479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56324323                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1800586802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1507328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2121376                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3628704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       671744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       702464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       376832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        66293                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       443125                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    768983502                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    281335427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1050318929                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    431380989                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    607114892                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1038495881                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1200364491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    888450320                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2088814810                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1      5613320                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total      5678856                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1       114248                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma       131272                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total       245520                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1      1403330                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total      1405378                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1        28562                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total        32666                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   1606471539                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.convolution1_dma     18755695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   1625227234                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     32696543                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     37568628                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     70265171                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   1639168082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     56324323                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   1695492406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      2555904                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      3538944                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      1441792                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2162688                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      3604480                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       638976                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       669696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       360448                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        67584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       428032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    731472111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    281335427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1012807539                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    412625294                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    618937940                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1031563234                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1144097405                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    900273368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2044370773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        66688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        68160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        66688                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        66688                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1042                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1065                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     19085385                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       421270                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       19506656                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     19085385                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     19085385                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     19085385                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       421270                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      19506656                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma        65736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      2121600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      2162688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      2162688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      2162688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9211760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        21184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution1_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma       294912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4969152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        33150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        33792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        33792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        33792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              143943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          331                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution1_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma         4608                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              77643                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     18812933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     18812933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    607178999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    618937940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    618937940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    618937940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma     84400628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma     38692779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          11594097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2636306190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6062632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18755695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution1_dma     18755695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    281335427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    281335427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    300091123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    281335427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma    150045561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma     84400628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1422117617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6062632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     37568628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     37568628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    888514426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    900273368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    919029063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    900273368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma    234446190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma    123093408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         11594097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4058423807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      2052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples      2052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     48500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     49152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     50176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     49152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     12718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      6728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000313786750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          670                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          670                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              264155                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              81318                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      143947                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77643                       # Number of write requests accepted
system.mem_ctrls.readBursts                    143947                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    77643                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    101                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4871                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4717718015                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  719225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8493649265                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32797.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.97                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59046.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       251                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   134057                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72106                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                143939                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                77643                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  124655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    711                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    925.078379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   827.349144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.699005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          622      4.06%      4.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          341      2.23%      6.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          236      1.54%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          233      1.52%      9.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          361      2.36%     11.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          199      1.30%     13.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          182      1.19%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          219      1.43%     15.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12930     84.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15323                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     204.952239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    866.942177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           620     92.54%     92.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.15%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.15%     92.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.15%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           12      1.79%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.30%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.30%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      0.75%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.30%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.15%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.15%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      1.34%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.15%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.15%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.15%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.30%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            2      0.30%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5503            1      0.15%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            3      0.45%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           670                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     115.883582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     65.471360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    152.269581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            235     35.07%     35.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            57      8.51%     43.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           151     22.54%     66.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           91     13.58%     79.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            9      1.34%     81.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.75%     81.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           14      2.09%     83.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           12      1.79%     85.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           30      4.48%     90.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           16      2.39%     92.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           10      1.49%     94.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.75%     94.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.15%     94.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            6      0.90%     95.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            4      0.60%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            3      0.45%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            3      0.45%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.30%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            3      0.45%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.15%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            3      0.45%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.30%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.15%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.15%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.15%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.15%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.15%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            2      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           670                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9206080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4969088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9212016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4969152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2634.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1422.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2636.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1422.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3494286875                       # Total gap between requests
system.mem_ctrls.avgGap                      15769.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma        65736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      2120896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      2162688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      2162688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      2162688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma       289664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        22336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution1_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       981824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      1048576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma       294912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 18812933.004253916442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 18812933.004253916442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 606977521.555770277977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 618937940.445173025131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 618937940.445173025131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 618937940.445173025131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 82898707.340638399124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 38692779.332103103399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 11502516.175413371995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6392321.887291825376                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18755695.165005240589                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution1_dma 18755695.165005240589                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 280987421.412446677685                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 281335427.475078642368                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 300091122.640083849430                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 281335427.475078642368                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 150045561.320041924715                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 84400628.242523595691                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        33155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        33792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        33792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        33792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma         4608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          331                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution1_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma         4608                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60341870                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma     60193065                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1938468595                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1965576565                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   1994279280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma   1993147125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma    267826785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    165719545                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     48096435                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8601282515                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma    669751500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution1_dma   1272697750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma   8093414000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma   9771701375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  15715347750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  21218963935                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4898312695                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   5261235635                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58698.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     58553.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58466.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58166.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     59016.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58982.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58122.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     78169.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     76101.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25985747.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    654054.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution1_dma   1242868.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    526914.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    636178.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    959188.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1381442.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    597938.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1141761.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    848149945                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    189000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2457049055                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  12                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             6                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     5026854.166667                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    931896.444812                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      3641375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      5807250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               6                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18409965875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     30161125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       866512                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           866512                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       866512                       # number of overall hits
system.cpu.icache.overall_hits::total          866512                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1042                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1042                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1042                       # number of overall misses
system.cpu.icache.overall_misses::total          1042                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45358750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45358750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45358750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45358750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       867554                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       867554                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       867554                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       867554                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001201                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001201                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001201                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001201                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43530.470250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43530.470250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43530.470250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43530.470250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1042                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1042                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1042                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1042                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43752500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43752500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43752500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43752500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001201                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001201                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001201                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001201                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41988.963532                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41988.963532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41988.963532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41988.963532                       # average overall mshr miss latency
system.cpu.icache.replacements                    842                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       866512                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          866512                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1042                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1042                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45358750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45358750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       867554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       867554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001201                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001201                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43530.470250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43530.470250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1042                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1042                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43752500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43752500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001201                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41988.963532                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41988.963532                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.571174                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7319034                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1288                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5682.479814                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.571174                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          114                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1736150                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1736150                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       116612                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           116612                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       116612                       # number of overall hits
system.cpu.dcache.overall_hits::total          116612                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          844                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            844                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          844                       # number of overall misses
system.cpu.dcache.overall_misses::total           844                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     91702625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     91702625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     91702625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     91702625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       117456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       117456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       117456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       117456                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007186                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007186                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007186                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007186                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 108652.399289                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 108652.399289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 108652.399289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 108652.399289                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          331                       # number of writebacks
system.cpu.dcache.writebacks::total               331                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          189                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          189                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          189                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          189                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          655                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          655                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3312                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3312                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     70337125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     70337125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     70337125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     70337125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7345875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7345875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005577                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005577                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005577                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005577                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 107384.923664                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 107384.923664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 107384.923664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 107384.923664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2217.957428                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2217.957428                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    656                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        72156                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           72156                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     49397375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49397375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        72615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        72615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 107619.553377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 107619.553377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          337                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          337                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     46834375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     46834375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7345875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7345875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 105960.124434                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 105960.124434                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21797.848665                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21797.848665                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        44456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          44456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          385                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          385                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42305250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42305250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        44841                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        44841                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008586                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008586                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109883.766234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109883.766234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          172                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          172                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2975                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2975                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23502750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23502750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110341.549296                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110341.549296                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       221264                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       221264                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2331491500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2331491500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10537.147932                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10537.147932                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        61138                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        61138                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       160126                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       160126                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2270564065                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2270564065                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14179.858767                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14179.858767                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              118890                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.789384                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          357                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2240592                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2240592                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18440127000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
