$date
	Fri May  1 22:21:03 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench $end
$var wire 8 ! RESULT [7:0] $end
$var reg 8 " DATA1 [7:0] $end
$var reg 8 # DATA2 [7:0] $end
$var reg 3 $ SELECT [2:0] $end
$scope module functions $end
$var wire 8 % DATA1 [7:0] $end
$var wire 8 & DATA2 [7:0] $end
$var wire 8 ' RESULT [7:0] $end
$var wire 3 ( SELECT [2:0] $end
$var reg 8 ) ALU_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
b0 (
bx '
b10 &
b10000011 %
b0 $
b10 #
b10000011 "
bx !
$end
#1000
b10 )
b10 !
b10 '
#5000
b1 $
b1 (
b11111010 #
b11111010 &
b11 "
b11 %
#7000
b11111101 )
b11111101 !
b11111101 '
#10000
b10 $
b10 (
b10 #
b10 &
#11000
b10 )
b10 !
b10 '
#15000
b11 $
b11 (
b101 "
b101 %
#16000
b111 )
b111 !
b111 '
