# 0 "arch/arm64/boot/dts/freescale/imx8ulp-evk.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/imx8ulp-evk.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/freescale/imx8ulp.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8ulp-clock.h" 1
# 7 "arch/arm64/boot/dts/freescale/imx8ulp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8ulp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 9 "arch/arm64/boot/dts/freescale/imx8ulp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/imx8ulp-power.h" 1
# 10 "arch/arm64/boot/dts/freescale/imx8ulp.dtsi" 2

# 1 "arch/arm64/boot/dts/freescale/imx8ulp-pinfunc.h" 1
# 12 "arch/arm64/boot/dts/freescale/imx8ulp.dtsi" 2

/ {
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ethernet0 = &fec;
  gpio0 = &gpiod;
  gpio1 = &gpioe;
  gpio2 = &gpiof;
  mmc0 = &usdhc0;
  mmc1 = &usdhc1;
  mmc2 = &usdhc2;
  serial0 = &lpuart4;
  serial1 = &lpuart5;
  serial2 = &lpuart6;
  serial3 = &lpuart7;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  A35_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
  };

  A35_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x1>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
  };

  A35_L2: l2-cache0 {
   compatible = "cache";
   cache-level = <2>;
  };
 };

 gic: interrupt-controller@2d400000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0x2d400000 0 0x10000>,
        <0x0 0x2d440000 0 0xc0000>;
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupts = <1 9 4>;
 };

 pmu {
  compatible = "arm,cortex-a35-pmu";
  interrupt-parent = <&gic>;
  interrupts = <1 7
        ((((1 << (2)) - 1) << 8) | 4)>;
  interrupt-affinity = <&A35_0>, <&A35_1>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 frosc: clock-frosc {
  compatible = "fixed-clock";
  clock-frequency = <192000000>;
  clock-output-names = "frosc";
  #clock-cells = <0>;
 };

 lposc: clock-lposc {
  compatible = "fixed-clock";
  clock-frequency = <1000000>;
  clock-output-names = "lposc";
  #clock-cells = <0>;
 };

 rosc: clock-rosc {
  compatible = "fixed-clock";
  clock-frequency = <32768>;
  clock-output-names = "rosc";
  #clock-cells = <0>;
 };

 sosc: clock-sosc {
  compatible = "fixed-clock";
  clock-frequency = <24000000>;
  clock-output-names = "sosc";
  #clock-cells = <0>;
 };

 sram@2201f000 {
  compatible = "mmio-sram";
  reg = <0x0 0x2201f000 0x0 0x1000>;

  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x0 0x2201f000 0x1000>;

  scmi_buf: scmi-sram-section@0 {
   compatible = "arm,scmi-shmem";
   reg = <0x0 0x400>;
  };
 };

 firmware {
  scmi {
   compatible = "arm,scmi-smc";
   arm,smc-id = <0xc20000fe>;
   #address-cells = <1>;
   #size-cells = <0>;
   shmem = <&scmi_buf>;

   scmi_devpd: protocol@11 {
    reg = <0x11>;
    #power-domain-cells = <1>;
   };

   scmi_sensor: protocol@15 {
    reg = <0x15>;
    #thermal-sensor-cells = <1>;
   };
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x0 0x40000000>;

  s4muap: mailbox@27020000 {
   compatible = "fsl,imx8ulp-mu-s4";
   reg = <0x27020000 0x10000>;
   interrupts = <0 79 4>;
   #mbox-cells = <2>;
  };

  per_bridge3: bus@29000000 {
   compatible = "simple-bus";
   reg = <0x29000000 0x800000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   mu: mailbox@29220000 {
    compatible = "fsl,imx8ulp-mu";
    reg = <0x29220000 0x10000>;
    interrupts = <0 73 4>;
    #mbox-cells = <2>;
    status = "disabled";
   };

   mu3: mailbox@29230000 {
    compatible = "fsl,imx8ulp-mu";
    reg = <0x29230000 0x10000>;
    interrupts = <0 75 4>;
    clocks = <&pcc3 46>;
    #mbox-cells = <2>;
    status = "disabled";
   };

   wdog3: watchdog@292a0000 {
    compatible = "fsl,imx8ulp-wdt", "fsl,imx7ulp-wdt";
    reg = <0x292a0000 0x10000>;
    interrupts = <0 76 4>;
    clocks = <&pcc3 0>;
    assigned-clocks = <&pcc3 0>;
    assigned-clock-parents = <&cgc1 31>;
    timeout-sec = <40>;
   };

   cgc1: clock-controller@292c0000 {
    compatible = "fsl,imx8ulp-cgc1";
    reg = <0x292c0000 0x10000>;
    #clock-cells = <1>;
   };

   pcc3: clock-controller@292d0000 {
    compatible = "fsl,imx8ulp-pcc3";
    reg = <0x292d0000 0x10000>;
    #clock-cells = <1>;
    #reset-cells = <1>;
   };

   tpm5: tpm@29340000 {
    compatible = "fsl,imx8ulp-tpm", "fsl,imx7ulp-tpm";
    reg = <0x29340000 0x1000>;
    interrupts = <0 87 4>;
    clocks = <&pcc3 4>,
      <&pcc3 4>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   lpi2c4: i2c@29370000 {
    compatible = "fsl,imx8ulp-lpi2c", "fsl,imx7ulp-lpi2c";
    reg = <0x29370000 0x10000>;
    interrupts = <0 92 4>;
    clocks = <&pcc3 7>,
      <&pcc3 7>;
    clock-names = "per", "ipg";
    assigned-clocks = <&pcc3 7>;
    assigned-clock-parents = <&cgc1 34>;
    assigned-clock-rates = <48000000>;
    status = "disabled";
   };

   lpi2c5: i2c@29380000 {
    compatible = "fsl,imx8ulp-lpi2c", "fsl,imx7ulp-lpi2c";
    reg = <0x29380000 0x10000>;
    interrupts = <0 93 4>;
    clocks = <&pcc3 8>,
      <&pcc3 8>;
    clock-names = "per", "ipg";
    assigned-clocks = <&pcc3 8>;
    assigned-clock-parents = <&cgc1 34>;
    assigned-clock-rates = <48000000>;
    status = "disabled";
   };

   lpuart4: serial@29390000 {
    compatible = "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart";
    reg = <0x29390000 0x1000>;
    interrupts = <0 99 4>;
    clocks = <&pcc3 9>;
    clock-names = "ipg";
    status = "disabled";
   };

   lpuart5: serial@293a0000 {
    compatible = "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart";
    reg = <0x293a0000 0x1000>;
    interrupts = <0 100 4>;
    clocks = <&pcc3 10>;
    clock-names = "ipg";
    status = "disabled";
   };

   lpspi4: spi@293b0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8ulp-spi", "fsl,imx7ulp-spi";
    reg = <0x293b0000 0x10000>;
    interrupts = <0 97 4>;
    clocks = <&pcc3 11>,
      <&pcc3 11>;
    clock-names = "per", "ipg";
    assigned-clocks = <&pcc3 11>;
    assigned-clock-parents = <&cgc1 34>;
    assigned-clock-rates = <48000000>;
    status = "disabled";
   };

   lpspi5: spi@293c0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8ulp-spi", "fsl,imx7ulp-spi";
    reg = <0x293c0000 0x10000>;
    interrupts = <0 98 4>;
    clocks = <&pcc3 12>,
      <&pcc3 12>;
    clock-names = "per", "ipg";
    assigned-clocks = <&pcc3 12>;
    assigned-clock-parents = <&cgc1 34>;
    assigned-clock-rates = <48000000>;
    status = "disabled";
   };
  };

  per_bridge4: bus@29800000 {
   compatible = "simple-bus";
   reg = <0x29800000 0x800000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   pcc4: clock-controller@29800000 {
    compatible = "fsl,imx8ulp-pcc4";
    reg = <0x29800000 0x10000>;
    #clock-cells = <1>;
    #reset-cells = <1>;
   };

   lpi2c6: i2c@29840000 {
    compatible = "fsl,imx8ulp-lpi2c", "fsl,imx7ulp-lpi2c";
    reg = <0x29840000 0x10000>;
    interrupts = <0 94 4>;
    clocks = <&pcc4 3>,
      <&pcc4 3>;
    clock-names = "per", "ipg";
    assigned-clocks = <&pcc4 3>;
    assigned-clock-parents = <&cgc1 34>;
    assigned-clock-rates = <48000000>;
    status = "disabled";
   };

   lpi2c7: i2c@29850000 {
    compatible = "fsl,imx8ulp-lpi2c", "fsl,imx7ulp-lpi2c";
    reg = <0x29850000 0x10000>;
    interrupts = <0 95 4>;
    clocks = <&pcc4 4>,
      <&pcc4 4>;
    clock-names = "per", "ipg";
    assigned-clocks = <&pcc4 4>;
    assigned-clock-parents = <&cgc1 34>;
    assigned-clock-rates = <48000000>;
    status = "disabled";
   };

   lpuart6: serial@29860000 {
    compatible = "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart";
    reg = <0x29860000 0x1000>;
    interrupts = <0 101 4>;
    clocks = <&pcc4 5>;
    clock-names = "ipg";
    status = "disabled";
   };

   lpuart7: serial@29870000 {
    compatible = "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart";
    reg = <0x29870000 0x1000>;
    interrupts = <0 102 4>;
    clocks = <&pcc4 6>;
    clock-names = "ipg";
    status = "disabled";
   };

   iomuxc1: pinctrl@298c0000 {
    compatible = "fsl,imx8ulp-iomuxc1";
    reg = <0x298c0000 0x10000>;
   };

   usdhc0: mmc@298d0000 {
    compatible = "fsl,imx8ulp-usdhc", "fsl,imx8mm-usdhc";
    reg = <0x298d0000 0x10000>;
    interrupts = <0 142 4>;
    clocks = <&cgc1 28>,
      <&cgc1 27>,
      <&pcc4 11>;
    clock-names = "ipg", "ahb", "per";
    power-domains = <&scmi_devpd 3>;
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc1: mmc@298e0000 {
    compatible = "fsl,imx8ulp-usdhc", "fsl,imx8mm-usdhc";
    reg = <0x298e0000 0x10000>;
    interrupts = <0 143 4>;
    clocks = <&cgc1 28>,
      <&cgc1 25>,
      <&pcc4 12>;
    clock-names = "ipg", "ahb", "per";
    power-domains = <&scmi_devpd 4>;
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: mmc@298f0000 {
    compatible = "fsl,imx8ulp-usdhc", "fsl,imx8mm-usdhc";
    reg = <0x298f0000 0x10000>;
    interrupts = <0 144 4>;
    clocks = <&cgc1 28>,
      <&cgc1 25>,
      <&pcc4 13>;
    clock-names = "ipg", "ahb", "per";
    power-domains = <&scmi_devpd 5>;
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   fec: ethernet@29950000 {
    compatible = "fsl,imx8ulp-fec", "fsl,imx6ul-fec", "fsl,imx6q-fec";
    reg = <0x29950000 0x10000>;
    interrupts = <0 107 4>;
    interrupt-names = "int0";
    fsl,num-tx-queues = <1>;
    fsl,num-rx-queues = <1>;
    status = "disabled";
   };
  };

  gpioe: gpio@2d000080 {
    compatible = "fsl,imx8ulp-gpio", "fsl,imx7ulp-gpio";
    reg = <0x2d000080 0x1000>, <0x2d000040 0x40>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupts = <0 129 4>;
    interrupt-controller;
    #interrupt-cells = <2>;
    clocks = <&pcc4 21>,
      <&pcc4 9>;
    clock-names = "gpio", "port";
    gpio-ranges = <&iomuxc1 0 32 24>;
  };

  gpiof: gpio@2d010080 {
    compatible = "fsl,imx8ulp-gpio", "fsl,imx7ulp-gpio";
    reg = <0x2d010080 0x1000>, <0x2d010040 0x40>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupts = <0 131 4>;
    interrupt-controller;
    #interrupt-cells = <2>;
    clocks = <&pcc4 22>,
      <&pcc4 10>;
    clock-names = "gpio", "port";
    gpio-ranges = <&iomuxc1 0 64 32>;
  };

  per_bridge5: bus@2d800000 {
   compatible = "simple-bus";
   reg = <0x2d800000 0x800000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   cgc2: clock-controller@2da60000 {
    compatible = "fsl,imx8ulp-cgc2";
    reg = <0x2da60000 0x10000>;
    #clock-cells = <1>;
   };

   pcc5: clock-controller@2da70000 {
    compatible = "fsl,imx8ulp-pcc5";
    reg = <0x2da70000 0x10000>;
    #clock-cells = <1>;
    #reset-cells = <1>;
   };
  };

  gpiod: gpio@2e200080 {
   compatible = "fsl,imx8ulp-gpio", "fsl,imx7ulp-gpio";
   reg = <0x2e200080 0x1000>, <0x2e200040 0x40>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 127 4>;
   interrupt-controller;
   #interrupt-cells = <2>;
   clocks = <&pcc5 18>,
     <&pcc5 18>;
   clock-names = "gpio", "port";
   gpio-ranges = <&iomuxc1 0 0 24>;
  };
 };
};
# 9 "arch/arm64/boot/dts/freescale/imx8ulp-evk.dts" 2

/ {
 model = "NXP i.MX8ULP EVK";
 compatible = "fsl,imx8ulp-evk", "fsl,imx8ulp";

 chosen {
  stdout-path = &lpuart5;
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x0 0x80000000 0 0x80000000>;
 };

 clock_ext_rmii: clock-ext-rmii {
  compatible = "fixed-clock";
  clock-frequency = <50000000>;
  clock-output-names = "ext_rmii_clk";
  #clock-cells = <0>;
 };

 clock_ext_ts: clock-ext-ts {
  compatible = "fixed-clock";

  clock-frequency = <50000000>;
  clock-output-names = "ext_ts_clk";
  #clock-cells = <0>;
 };
};

&lpuart5 {

 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&pinctrl_lpuart5>;
 pinctrl-1 = <&pinctrl_lpuart5>;
 status = "okay";
};

&usdhc0 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&pinctrl_usdhc0>;
 pinctrl-1 = <&pinctrl_usdhc0>;
 non-removable;
 bus-width = <8>;
 status = "okay";
};

&fec {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&pinctrl_enet>;
 pinctrl-1 = <&pinctrl_enet>;
 clocks = <&cgc1 28>,
   <&pcc4 19>,
   <&cgc1 55>,
   <&clock_ext_rmii>;
 clock-names = "ipg", "ahb", "ptp", "enet_clk_ref";
 assigned-clocks = <&cgc1 55>;
 assigned-clock-parents = <&clock_ext_ts>;
 phy-mode = "rmii";
 phy-handle = <&ethphy>;
 status = "okay";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy: ethernet-phy@1 {
   reg = <1>;
   micrel,led-mode = <1>;
  };
 };
};

&iomuxc1 {
 pinctrl_enet: enetgrp {
  fsl,pins = <
   0x00BC 0x0000 0xa 0x0 0x43
   0x00B8 0x0AF0 0xa 0x1 0x43
   0x00C4 0x0B08 0xa 0x1 0x43
   0x00C8 0x0AEC 0xa 0x1 0x43
   0x0104 0x0AF8 0x9 0x2 0x43
   0x00D0 0x0AFC 0xa 0x1 0x43
   0x00C0 0x0000 0xa 0x0 0x43
   0x00DC 0x0000 0xa 0x0 0x43
   0x00D8 0x0000 0xa 0x0 0x43
   0x00CC 0x0AF4 0xa 0x1 0x43
   0x0128 0x0AD0 0x9 0x2 0x43
  >;
 };

 pinctrl_lpuart5: lpuart5grp {
  fsl,pins = <
   0x0138 0x08F0 0x4 0x3 0x3
   0x013C 0x08EC 0x4 0x3 0x3
  >;
 };

 pinctrl_usdhc0: usdhc0grp {
  fsl,pins = <
   0x0004 0x0000 0x8 0x0 0x43
   0x0008 0x0000 0x8 0x0 0x10042
   0x0028 0x0000 0x8 0x0 0x43
   0x0024 0x0000 0x8 0x0 0x43
   0x0020 0x0000 0x8 0x0 0x43
   0x001C 0x0000 0x8 0x0 0x43
   0x0018 0x0000 0x8 0x0 0x43
   0x0014 0x0000 0x8 0x0 0x43
   0x0010 0x0000 0x8 0x0 0x43
   0x000C 0x0000 0x8 0x0 0x43
   0x002C 0x0000 0x8 0x0 0x10042
  >;
 };
};
