/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.37
Hash     : 42a1cfe
Date     : Feb 14 2024
Type     : Engineering
Log Time   : Wed Feb 14 11:35:03 2024 GMT
#Timing report of worst 36 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 8

#Path 1
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                     0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K) [clock-to-output]                 0.293     1.183
emulate_reset_emu_arst_new_data_32[7].in[0] (.names)                        0.890     2.074
emulate_reset_emu_arst_new_data_32[7].out[0] (.names)                       0.218     2.292
dout[7].in[2] (.names)                                                      0.890     3.182
dout[7].out[0] (.names)                                                     0.148     3.330
out:dout[7].outpad[0] (.output)                                             0.890     4.220
data arrival time                                                                     4.220

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.220
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.220


#Path 2
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                     0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K) [clock-to-output]                 0.293     1.183
emulate_reset_emu_arst_new_data_32[5].in[0] (.names)                        0.890     2.074
emulate_reset_emu_arst_new_data_32[5].out[0] (.names)                       0.218     2.292
dout[5].in[2] (.names)                                                      0.890     3.182
dout[5].out[0] (.names)                                                     0.148     3.330
out:dout[5].outpad[0] (.output)                                             0.890     4.220
data arrival time                                                                     4.220

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.220
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.220


#Path 3
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                     0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K) [clock-to-output]                 0.293     1.183
emulate_reset_emu_arst_new_data_32[4].in[0] (.names)                        0.890     2.074
emulate_reset_emu_arst_new_data_32[4].out[0] (.names)                       0.218     2.292
dout[4].in[2] (.names)                                                      0.890     3.182
dout[4].out[0] (.names)                                                     0.148     3.330
out:dout[4].outpad[0] (.output)                                             0.890     4.220
data arrival time                                                                     4.220

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.220
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.220


#Path 4
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                     0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                 0.293     1.183
emulate_reset_emu_arst_new_data_32[0].in[0] (.names)                        0.890     2.074
emulate_reset_emu_arst_new_data_32[0].out[0] (.names)                       0.218     2.292
dout[0].in[2] (.names)                                                      0.890     3.182
dout[0].out[0] (.names)                                                     0.148     3.330
out:dout[0].outpad[0] (.output)                                             0.890     4.220
data arrival time                                                                     4.220

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.220
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.220


#Path 5
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                     0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K) [clock-to-output]                 0.293     1.183
emulate_reset_emu_arst_new_data_32[2].in[0] (.names)                        0.890     2.074
emulate_reset_emu_arst_new_data_32[2].out[0] (.names)                       0.218     2.292
dout[2].in[2] (.names)                                                      0.890     3.182
dout[2].out[0] (.names)                                                     0.148     3.330
out:dout[2].outpad[0] (.output)                                             0.890     4.220
data arrival time                                                                     4.220

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.220
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.220


#Path 6
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                     0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K) [clock-to-output]                 0.293     1.183
emulate_reset_emu_arst_new_data_32[3].in[0] (.names)                        0.890     2.074
emulate_reset_emu_arst_new_data_32[3].out[0] (.names)                       0.218     2.292
dout[3].in[2] (.names)                                                      0.890     3.182
dout[3].out[0] (.names)                                                     0.148     3.330
out:dout[3].outpad[0] (.output)                                             0.890     4.220
data arrival time                                                                     4.220

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.220
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.220


#Path 7
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                     0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K) [clock-to-output]                 0.293     1.183
emulate_reset_emu_arst_new_data_32[6].in[0] (.names)                        0.890     2.074
emulate_reset_emu_arst_new_data_32[6].out[0] (.names)                       0.218     2.292
dout[6].in[2] (.names)                                                      0.890     3.182
dout[6].out[0] (.names)                                                     0.148     3.330
out:dout[6].outpad[0] (.output)                                             0.890     4.220
data arrival time                                                                     4.220

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.220
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.220


#Path 8
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                     0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K) [clock-to-output]                 0.293     1.183
emulate_reset_emu_arst_new_data_32[1].in[0] (.names)                        0.890     2.074
emulate_reset_emu_arst_new_data_32[1].out[0] (.names)                       0.218     2.292
dout[1].in[2] (.names)                                                      0.890     3.182
dout[1].out[0] (.names)                                                     0.148     3.330
out:dout[1].outpad[0] (.output)                                             0.890     4.220
data arrival time                                                                     4.220

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.220
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.220


#Path 9
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[5].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                      0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K) [clock-to-output]                  0.293     1.183
emulate_reset_emu_arst_new_data_32[5].in[0] (.names)                         0.890     2.074
emulate_reset_emu_arst_new_data_32[5].out[0] (.names)                        0.218     2.292
dout[5].in[2] (.names)                                                       0.890     3.182
dout[5].out[0] (.names)                                                      0.148     3.330
$auto$memory_libmap.cc:2270:execute$25[5].D[0] (dffre)                       0.890     4.220
data arrival time                                                                      4.220

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[5].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                            0.000     0.890
cell setup time                                                             -0.032     0.859
data required time                                                                     0.859
--------------------------------------------------------------------------------------------
data required time                                                                     0.859
data arrival time                                                                     -4.220
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -3.362


#Path 10
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[7].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                      0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K) [clock-to-output]                  0.293     1.183
emulate_reset_emu_arst_new_data_32[7].in[0] (.names)                         0.890     2.074
emulate_reset_emu_arst_new_data_32[7].out[0] (.names)                        0.218     2.292
dout[7].in[2] (.names)                                                       0.890     3.182
dout[7].out[0] (.names)                                                      0.148     3.330
$auto$memory_libmap.cc:2270:execute$25[7].D[0] (dffre)                       0.890     4.220
data arrival time                                                                      4.220

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[7].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                            0.000     0.890
cell setup time                                                             -0.032     0.859
data required time                                                                     0.859
--------------------------------------------------------------------------------------------
data required time                                                                     0.859
data arrival time                                                                     -4.220
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -3.362


#Path 11
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                      0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                  0.293     1.183
emulate_reset_emu_arst_new_data_32[0].in[0] (.names)                         0.890     2.074
emulate_reset_emu_arst_new_data_32[0].out[0] (.names)                        0.218     2.292
dout[0].in[2] (.names)                                                       0.890     3.182
dout[0].out[0] (.names)                                                      0.148     3.330
$auto$memory_libmap.cc:2270:execute$25[0].D[0] (dffre)                       0.890     4.220
data arrival time                                                                      4.220

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[0].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                            0.000     0.890
cell setup time                                                             -0.032     0.859
data required time                                                                     0.859
--------------------------------------------------------------------------------------------
data required time                                                                     0.859
data arrival time                                                                     -4.220
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -3.362


#Path 12
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[6].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                      0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K) [clock-to-output]                  0.293     1.183
emulate_reset_emu_arst_new_data_32[6].in[0] (.names)                         0.890     2.074
emulate_reset_emu_arst_new_data_32[6].out[0] (.names)                        0.218     2.292
dout[6].in[2] (.names)                                                       0.890     3.182
dout[6].out[0] (.names)                                                      0.148     3.330
$auto$memory_libmap.cc:2270:execute$25[6].D[0] (dffre)                       0.890     4.220
data arrival time                                                                      4.220

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[6].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                            0.000     0.890
cell setup time                                                             -0.032     0.859
data required time                                                                     0.859
--------------------------------------------------------------------------------------------
data required time                                                                     0.859
data arrival time                                                                     -4.220
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -3.362


#Path 13
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                      0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K) [clock-to-output]                  0.293     1.183
emulate_reset_emu_arst_new_data_32[1].in[0] (.names)                         0.890     2.074
emulate_reset_emu_arst_new_data_32[1].out[0] (.names)                        0.218     2.292
dout[1].in[2] (.names)                                                       0.890     3.182
dout[1].out[0] (.names)                                                      0.148     3.330
$auto$memory_libmap.cc:2270:execute$25[1].D[0] (dffre)                       0.890     4.220
data arrival time                                                                      4.220

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[1].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                            0.000     0.890
cell setup time                                                             -0.032     0.859
data required time                                                                     0.859
--------------------------------------------------------------------------------------------
data required time                                                                     0.859
data arrival time                                                                     -4.220
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -3.362


#Path 14
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                      0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K) [clock-to-output]                  0.293     1.183
emulate_reset_emu_arst_new_data_32[3].in[0] (.names)                         0.890     2.074
emulate_reset_emu_arst_new_data_32[3].out[0] (.names)                        0.218     2.292
dout[3].in[2] (.names)                                                       0.890     3.182
dout[3].out[0] (.names)                                                      0.148     3.330
$auto$memory_libmap.cc:2270:execute$25[3].D[0] (dffre)                       0.890     4.220
data arrival time                                                                      4.220

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[3].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                            0.000     0.890
cell setup time                                                             -0.032     0.859
data required time                                                                     0.859
--------------------------------------------------------------------------------------------
data required time                                                                     0.859
data arrival time                                                                     -4.220
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -3.362


#Path 15
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                      0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K) [clock-to-output]                  0.293     1.183
emulate_reset_emu_arst_new_data_32[2].in[0] (.names)                         0.890     2.074
emulate_reset_emu_arst_new_data_32[2].out[0] (.names)                        0.218     2.292
dout[2].in[2] (.names)                                                       0.890     3.182
dout[2].out[0] (.names)                                                      0.148     3.330
$auto$memory_libmap.cc:2270:execute$25[2].D[0] (dffre)                       0.890     4.220
data arrival time                                                                      4.220

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[2].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                            0.000     0.890
cell setup time                                                             -0.032     0.859
data required time                                                                     0.859
--------------------------------------------------------------------------------------------
data required time                                                                     0.859
data arrival time                                                                     -4.220
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -3.362


#Path 16
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[4].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                                      0.890     0.890
DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K) [clock-to-output]                  0.293     1.183
emulate_reset_emu_arst_new_data_32[4].in[0] (.names)                         0.890     2.074
emulate_reset_emu_arst_new_data_32[4].out[0] (.names)                        0.218     2.292
dout[4].in[2] (.names)                                                       0.890     3.182
dout[4].out[0] (.names)                                                      0.148     3.330
$auto$memory_libmap.cc:2270:execute$25[4].D[0] (dffre)                       0.890     4.220
data arrival time                                                                      4.220

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[4].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                            0.000     0.890
cell setup time                                                             -0.032     0.859
data required time                                                                     0.859
--------------------------------------------------------------------------------------------
data required time                                                                     0.859
data arrival time                                                                     -4.220
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -3.362


#Path 17
Startpoint: valid_in.inpad[0] (.input clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[6].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                              0.000     0.000
valid_in.inpad[0] (.input)                                                                                                                                                                                                                        0.000     0.000
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names)                        0.890     0.890
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names)                       0.218     1.109
$auto$memory_libmap.cc:2270:execute$25[6].E[0] (dffre)                                                                                                                                                                                            0.890     1.999
data arrival time                                                                                                                                                                                                                                           1.999

clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                             0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[6].C[0] (dffre)                                                                                                                                                                                            0.890     0.890
clock uncertainty                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                          -1.999
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                           -1.140


#Path 18
Startpoint: valid_in.inpad[0] (.input clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[7].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                              0.000     0.000
valid_in.inpad[0] (.input)                                                                                                                                                                                                                        0.000     0.000
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names)                        0.890     0.890
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names)                       0.218     1.109
$auto$memory_libmap.cc:2270:execute$25[7].E[0] (dffre)                                                                                                                                                                                            0.890     1.999
data arrival time                                                                                                                                                                                                                                           1.999

clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                             0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[7].C[0] (dffre)                                                                                                                                                                                            0.890     0.890
clock uncertainty                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                          -1.999
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                           -1.140


#Path 19
Startpoint: valid_in.inpad[0] (.input clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[5].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                              0.000     0.000
valid_in.inpad[0] (.input)                                                                                                                                                                                                                        0.000     0.000
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names)                        0.890     0.890
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names)                       0.218     1.109
$auto$memory_libmap.cc:2270:execute$25[5].E[0] (dffre)                                                                                                                                                                                            0.890     1.999
data arrival time                                                                                                                                                                                                                                           1.999

clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                             0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[5].C[0] (dffre)                                                                                                                                                                                            0.890     0.890
clock uncertainty                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                          -1.999
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                           -1.140


#Path 20
Startpoint: valid_in.inpad[0] (.input clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[4].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                              0.000     0.000
valid_in.inpad[0] (.input)                                                                                                                                                                                                                        0.000     0.000
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names)                        0.890     0.890
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names)                       0.218     1.109
$auto$memory_libmap.cc:2270:execute$25[4].E[0] (dffre)                                                                                                                                                                                            0.890     1.999
data arrival time                                                                                                                                                                                                                                           1.999

clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                             0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[4].C[0] (dffre)                                                                                                                                                                                            0.890     0.890
clock uncertainty                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                          -1.999
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                           -1.140


#Path 21
Startpoint: valid_in.inpad[0] (.input clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[3].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                              0.000     0.000
valid_in.inpad[0] (.input)                                                                                                                                                                                                                        0.000     0.000
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names)                        0.890     0.890
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names)                       0.218     1.109
$auto$memory_libmap.cc:2270:execute$25[3].E[0] (dffre)                                                                                                                                                                                            0.890     1.999
data arrival time                                                                                                                                                                                                                                           1.999

clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                             0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[3].C[0] (dffre)                                                                                                                                                                                            0.890     0.890
clock uncertainty                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                          -1.999
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                           -1.140


#Path 22
Startpoint: valid_in.inpad[0] (.input clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[2].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                              0.000     0.000
valid_in.inpad[0] (.input)                                                                                                                                                                                                                        0.000     0.000
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names)                        0.890     0.890
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names)                       0.218     1.109
$auto$memory_libmap.cc:2270:execute$25[2].E[0] (dffre)                                                                                                                                                                                            0.890     1.999
data arrival time                                                                                                                                                                                                                                           1.999

clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                             0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[2].C[0] (dffre)                                                                                                                                                                                            0.890     0.890
clock uncertainty                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                          -1.999
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                           -1.140


#Path 23
Startpoint: valid_in.inpad[0] (.input clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[1].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                              0.000     0.000
valid_in.inpad[0] (.input)                                                                                                                                                                                                                        0.000     0.000
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names)                        0.890     0.890
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names)                       0.218     1.109
$auto$memory_libmap.cc:2270:execute$25[1].E[0] (dffre)                                                                                                                                                                                            0.890     1.999
data arrival time                                                                                                                                                                                                                                           1.999

clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                             0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[1].C[0] (dffre)                                                                                                                                                                                            0.890     0.890
clock uncertainty                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                          -1.999
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                           -1.140


#Path 24
Startpoint: valid_in.inpad[0] (.input clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[0].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                              0.000     0.000
valid_in.inpad[0] (.input)                                                                                                                                                                                                                        0.000     0.000
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names)                        0.890     0.890
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names)                       0.218     1.109
$auto$memory_libmap.cc:2270:execute$25[0].E[0] (dffre)                                                                                                                                                                                            0.890     1.999
data arrival time                                                                                                                                                                                                                                           1.999

clock clk (rise edge)                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                             0.000     0.000
$auto$memory_libmap.cc:2270:execute$25[0].C[0] (dffre)                                                                                                                                                                                            0.890     0.890
clock uncertainty                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                          -1.999
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                           -1.140


#Path 25
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[5] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[2].inpad[0] (.input)                                        0.000     0.000
DATA_OUT_B2[10]_1.ADDR_A1[5] (RS_TDP36K)                         0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.212     0.679
data required time                                                         0.679
--------------------------------------------------------------------------------
data required time                                                         0.679
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.212


#Path 26
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[7] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[4].inpad[0] (.input)                                        0.000     0.000
DATA_OUT_B2[10]_1.ADDR_A1[7] (RS_TDP36K)                         0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.212     0.679
data required time                                                         0.679
--------------------------------------------------------------------------------
data required time                                                         0.679
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.212


#Path 27
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[8] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[5].inpad[0] (.input)                                        0.000     0.000
DATA_OUT_B2[10]_1.ADDR_A1[8] (RS_TDP36K)                         0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.212     0.679
data required time                                                         0.679
--------------------------------------------------------------------------------
data required time                                                         0.679
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.212


#Path 28
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[9] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[6].inpad[0] (.input)                                        0.000     0.000
DATA_OUT_B2[10]_1.ADDR_A1[9] (RS_TDP36K)                         0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.212     0.679
data required time                                                         0.679
--------------------------------------------------------------------------------
data required time                                                         0.679
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.212


#Path 29
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[3] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[0].inpad[0] (.input)                                        0.000     0.000
DATA_OUT_B2[10]_1.ADDR_A1[3] (RS_TDP36K)                         0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.212     0.679
data required time                                                         0.679
--------------------------------------------------------------------------------
data required time                                                         0.679
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.212


#Path 30
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[4] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[1].inpad[0] (.input)                                        0.000     0.000
DATA_OUT_B2[10]_1.ADDR_A1[4] (RS_TDP36K)                         0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.212     0.679
data required time                                                         0.679
--------------------------------------------------------------------------------
data required time                                                         0.679
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.212


#Path 31
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[10] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[7].inpad[0] (.input)                                        0.000     0.000
DATA_OUT_B2[10]_1.ADDR_A1[10] (RS_TDP36K)                        0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.212     0.679
data required time                                                         0.679
--------------------------------------------------------------------------------
data required time                                                         0.679
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.212


#Path 32
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[6] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[3].inpad[0] (.input)                                        0.000     0.000
DATA_OUT_B2[10]_1.ADDR_A1[6] (RS_TDP36K)                         0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.212     0.679
data required time                                                         0.679
--------------------------------------------------------------------------------
data required time                                                         0.679
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.212


#Path 33
Startpoint: valid_in.inpad[0] (.input clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.REN_A1[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
valid_in.inpad[0] (.input)                                       0.000     0.000
DATA_OUT_B2[10]_1.REN_A1[0] (RS_TDP36K)                          0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K)                          0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.081     0.809
data required time                                                         0.809
--------------------------------------------------------------------------------
data required time                                                         0.809
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.081


#Path 34
Startpoint: valid_in.inpad[0] (.input clocked by clk)
Endpoint  : emulate_reset_emu_arst_sel_30.E[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
valid_in.inpad[0] (.input)                                       0.000     0.000
emulate_reset_emu_arst_sel_30.E[0] (dffre)                       0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
emulate_reset_emu_arst_sel_30.C[0] (dffre)                       0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.032


#Path 35
Startpoint: valid_in.inpad[0] (.input clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2271:execute$26.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
valid_in.inpad[0] (.input)                                                0.000     0.000
$auto$memory_libmap.cc:2271:execute$26.D[0] (dffre)                       0.890     0.890
data arrival time                                                                   0.890

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$memory_libmap.cc:2271:execute$26.C[0] (dffre)                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -0.890
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.032


#Path 36
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : emulate_reset_emu_arst_sel_30.R[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
emulate_reset_emu_arst_sel_30.R[0] (dffre)                       0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
emulate_reset_emu_arst_sel_30.C[0] (dffre)                       0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.032


#End of timing report
