{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685305119025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685305119026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 16:18:38 2023 " "Processing started: Sun May 28 16:18:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685305119026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305119026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305119026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685305120943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_fpga-itx-01/multicomp-mpm/components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_fpga-itx-01/multicomp-mpm/components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146790 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/memory_mappers/mmu4/mmu4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/memory_mappers/mmu4/mmu4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MMU4-rtl " "Found design unit 1: MMU4-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/Memory_Mappers/MMU4/MMU4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Memory_Mappers/MMU4/MMU4.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146793 ""} { "Info" "ISGN_ENTITY_NAME" "1 MMU4 " "Found entity 1: MMU4" {  } { { "../../../MultiComp (VHDL Template)/Components/Memory_Mappers/MMU4/MMU4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Memory_Mappers/MMU4/MMU4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146796 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146798 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_Pack.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146805 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146808 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146812 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/sdcard/sd_controller_high_speed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/sdcard/sd_controller_high_speed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146815 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/z80/z80_cmon/z80_cmon_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/z80/z80_cmon/z80_cmon_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_cmon_rom-SYN " "Found design unit 1: z80_cmon_rom-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146818 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_CMON_ROM " "Found entity 1: Z80_CMON_ROM" {  } { { "../../../MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/previous_revisions/buffereduart_mjc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/previous_revisions/buffereduart_mjc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_MJC.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_MJC.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146820 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_MJC.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_MJC.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146823 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146826 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146829 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146832 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_fpga-itx-01/multicomp-mpm/components/terminal/keymaprom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_fpga-itx-01/multicomp-mpm/components/terminal/keymaprom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keymaprom-SYN " "Found design unit 1: keymaprom-SYN" {  } { { "../Components/TERMINAL/keyMapRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/keyMapRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146834 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyMapRom " "Found entity 1: keyMapRom" {  } { { "../Components/TERMINAL/keyMapRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/keyMapRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_fpga-itx-01/multicomp-mpm/components/brg/brg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_fpga-itx-01/multicomp-mpm/components/brg/brg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BRG-rtl " "Found design unit 1: BRG-rtl" {  } { { "../Components/BRG/brg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/BRG/brg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146837 ""} { "Info" "ISGN_ENTITY_NAME" "1 BRG " "Found entity 1: BRG" {  } { { "../Components/BRG/brg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/BRG/brg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146839 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305146839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305146839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microcomputer " "Elaborating entity \"Microcomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685305147018 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamCas Microcomputer.vhd(85) " "VHDL Signal Declaration warning at Microcomputer.vhd(85): used explicit default value for signal \"n_sdRamCas\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685305147026 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamRas Microcomputer.vhd(86) " "VHDL Signal Declaration warning at Microcomputer.vhd(86): used explicit default value for signal \"n_sdRamRas\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685305147026 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamWe Microcomputer.vhd(87) " "VHDL Signal Declaration warning at Microcomputer.vhd(87): used explicit default value for signal \"n_sdRamWe\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685305147027 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamCe Microcomputer.vhd(88) " "VHDL Signal Declaration warning at Microcomputer.vhd(88): used explicit default value for signal \"n_sdRamCe\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 88 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685305147027 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdRamClk Microcomputer.vhd(89) " "VHDL Signal Declaration warning at Microcomputer.vhd(89): used explicit default value for signal \"sdRamClk\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 89 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685305147027 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdRamClkEn Microcomputer.vhd(90) " "VHDL Signal Declaration warning at Microcomputer.vhd(90): used explicit default value for signal \"sdRamClkEn\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685305147027 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdRamAddr Microcomputer.vhd(91) " "VHDL Signal Declaration warning at Microcomputer.vhd(91): used explicit default value for signal \"sdRamAddr\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685305147027 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_externalRam2CS Microcomputer.vhd(129) " "VHDL Signal Declaration warning at Microcomputer.vhd(129): used explicit default value for signal \"n_externalRam2CS\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 129 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685305147028 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_int1 Microcomputer.vhd(136) " "Verilog HDL or VHDL warning at Microcomputer.vhd(136): object \"n_int1\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685305147028 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_int2 Microcomputer.vhd(142) " "Verilog HDL or VHDL warning at Microcomputer.vhd(142): object \"n_int2\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685305147028 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_int4 Microcomputer.vhd(154) " "Verilog HDL or VHDL warning at Microcomputer.vhd(154): object \"n_int4\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685305147028 "|Microcomputer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80s T80s:cpu1 " "Elaborating entity \"T80s\" for hierarchy \"T80s:cpu1\"" {  } { { "Microcomputer.vhd" "cpu1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305147081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 T80s:cpu1\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"T80s:cpu1\|T80:u0\"" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "u0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305147155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode T80s:cpu1\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_MCode:mcode\"" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "mcode" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305147176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU T80s:cpu1\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_ALU:alu\"" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "alu" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305147205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg T80s:cpu1\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_Reg:Regs\"" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "Regs" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305147219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z80_CMON_ROM Z80_CMON_ROM:rom1 " "Elaborating entity \"Z80_CMON_ROM\" for hierarchy \"Z80_CMON_ROM:rom1\"" {  } { { "Microcomputer.vhd" "rom1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305147233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../../../MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305147514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../../../MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305147526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305147527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305147527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ROMS/Z80/CMON32.HEX " "Parameter \"init_file\" = \"../ROMS/Z80/CMON32.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305147527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305147527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305147527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305147527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305147527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305147527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305147527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305147527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305147527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305147527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305147527 ""}  } { { "../../../MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685305147527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3481 " "Found entity 1: altsyncram_3481" {  } { { "db/altsyncram_3481.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_3481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305147723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305147723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3481 Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_3481:auto_generated " "Elaborating entity \"altsyncram_3481\" for hierarchy \"Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_3481:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305147724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MMU4 MMU4:MemoryManagement " "Elaborating entity \"MMU4\" for hierarchy \"MMU4:MemoryManagement\"" {  } { { "Microcomputer.vhd" "MemoryManagement" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305147756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:io1 " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:io1\"" {  } { { "Microcomputer.vhd" "io1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305147780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRG BRG:brg1 " "Elaborating entity \"BRG\" for hierarchy \"BRG:brg1\"" {  } { { "Microcomputer.vhd" "brg1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305147798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBCTextDisplayRGB SBCTextDisplayRGB:io2 " "Elaborating entity \"SBCTextDisplayRGB\" for hierarchy \"SBCTextDisplayRGB:io2\"" {  } { { "Microcomputer.vhd" "io2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305147811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyMapRom SBCTextDisplayRGB:io2\|keyMapRom:keyRom " "Elaborating entity \"keyMapRom\" for hierarchy \"SBCTextDisplayRGB:io2\|keyMapRom:keyRom\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "keyRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305147836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/keyMapRom.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/keyMapRom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305148131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/keyMapRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/keyMapRom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305148143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Components/TERMINAL/keymap.hex " "Parameter \"init_file\" = \"../Components/TERMINAL/keymap.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148144 ""}  } { { "../Components/TERMINAL/keyMapRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/keyMapRom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685305148144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oc91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oc91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oc91 " "Found entity 1: altsyncram_oc91" {  } { { "db/altsyncram_oc91.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_oc91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305148200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305148200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oc91 SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component\|altsyncram_oc91:auto_generated " "Elaborating entity \"altsyncram_oc91\" for hierarchy \"SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component\|altsyncram_oc91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305148200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CGABoldRom SBCTextDisplayRGB:io2\|CGABoldRom:\\GEN_EXT_CHARS:fontRom " "Elaborating entity \"CGABoldRom\" for hierarchy \"SBCTextDisplayRGB:io2\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_EXT_CHARS:fontRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305148215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io2\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io2\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305148233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305148244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Components/TERMINAL/CGAFontBold.HEX " "Parameter \"init_file\" = \"../../Components/TERMINAL/CGAFontBold.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148244 ""}  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685305148244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jqa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jqa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jqa1 " "Found entity 1: altsyncram_jqa1" {  } { { "db/altsyncram_jqa1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_jqa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305148301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305148301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jqa1 SBCTextDisplayRGB:io2\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_jqa1:auto_generated " "Elaborating entity \"altsyncram_jqa1\" for hierarchy \"SBCTextDisplayRGB:io2\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_jqa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305148302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam2K SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam " "Elaborating entity \"DisplayRam2K\" for hierarchy \"SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_2KRAM:dispCharRam" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305148327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305148346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305148358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305148358 ""}  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685305148358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lhh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lhh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lhh2 " "Found entity 1: altsyncram_lhh2" {  } { { "db/altsyncram_lhh2.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_lhh2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305148414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305148414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lhh2 SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_lhh2:auto_generated " "Elaborating entity \"altsyncram_lhh2\" for hierarchy \"SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_lhh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305148414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller sd_controller:sd1 " "Elaborating entity \"sd_controller\" for hierarchy \"sd_controller:sd1\"" {  } { { "Microcomputer.vhd" "sd1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305148483 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "bufferedUART:io4\|rxBuffer_rtl_0 " "Inferred dual-clock RAM node \"bufferedUART:io4\|rxBuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1685305150400 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "bufferedUART:io1\|rxBuffer_rtl_0 " "Inferred dual-clock RAM node \"bufferedUART:io1\|rxBuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1685305150402 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SBCTextDisplayRGB:io2\|kbBuffer " "RAM logic \"SBCTextDisplayRGB:io2\|kbBuffer\" is uninferred due to inappropriate RAM size" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "kbBuffer" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 166 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685305150402 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1685305150402 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bufferedUART:io4\|rxBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bufferedUART:io4\|rxBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bufferedUART:io1\|rxBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bufferedUART:io1\|rxBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685305154197 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1685305154197 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685305154197 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io2\|Mod0\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 333 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305154199 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io2\|Mod1\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 334 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305154199 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685305154199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bufferedUART:io4\|altsyncram:rxBuffer_rtl_0 " "Elaborated megafunction instantiation \"bufferedUART:io4\|altsyncram:rxBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305154233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bufferedUART:io4\|altsyncram:rxBuffer_rtl_0 " "Instantiated megafunction \"bufferedUART:io4\|altsyncram:rxBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154233 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685305154233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sbe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sbe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sbe1 " "Found entity 1: altsyncram_sbe1" {  } { { "db/altsyncram_sbe1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_sbe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305154289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305154289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|lpm_divide:Mod0\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 333 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305154414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|lpm_divide:Mod0 " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685305154414 ""}  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 333 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685305154414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bcm " "Found entity 1: lpm_divide_bcm" {  } { { "db/lpm_divide_bcm.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/db/lpm_divide_bcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305154475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305154475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305154503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305154503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305154542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305154542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305154624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305154624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685305154691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305154691 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../MultiComp (VHDL Template)/Components/Memory_Mappers/MMU4/MMU4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Memory_Mappers/MMU4/MMU4.vhd" 41 -1 0 } } { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 90 -1 0 } } { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 87 -1 0 } } { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 89 -1 0 } } { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 122 -1 0 } } { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 963 -1 0 } } { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 347 -1 0 } } { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 776 -1 0 } } { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 88 -1 0 } } { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 96 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685305155494 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685305155494 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamCas VCC " "Pin \"n_sdRamCas\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|n_sdRamCas"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamRas VCC " "Pin \"n_sdRamRas\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|n_sdRamRas"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamWe VCC " "Pin \"n_sdRamWe\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|n_sdRamWe"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamCe VCC " "Pin \"n_sdRamCe\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|n_sdRamCe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamClk VCC " "Pin \"sdRamClk\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamClk"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamClkEn VCC " "Pin \"sdRamClkEn\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamClkEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[0\] GND " "Pin \"sdRamAddr\[0\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamAddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[1\] GND " "Pin \"sdRamAddr\[1\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamAddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[2\] GND " "Pin \"sdRamAddr\[2\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamAddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[3\] GND " "Pin \"sdRamAddr\[3\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamAddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[4\] GND " "Pin \"sdRamAddr\[4\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamAddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[5\] GND " "Pin \"sdRamAddr\[5\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamAddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[6\] GND " "Pin \"sdRamAddr\[6\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamAddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[7\] GND " "Pin \"sdRamAddr\[7\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamAddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[8\] GND " "Pin \"sdRamAddr\[8\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamAddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[9\] GND " "Pin \"sdRamAddr\[9\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamAddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[10\] GND " "Pin \"sdRamAddr\[10\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamAddr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[11\] GND " "Pin \"sdRamAddr\[11\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamAddr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[12\] GND " "Pin \"sdRamAddr\[12\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamAddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[13\] GND " "Pin \"sdRamAddr\[13\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamAddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[14\] GND " "Pin \"sdRamAddr\[14\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685305161141 "|Microcomputer|sdRamAddr[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685305161141 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685305161374 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|driveLED Low " "Register sd_controller:sd1\|driveLED will power up to Low" {  } { { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 127 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1685305161635 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[7\] High " "Register sd_controller:sd1\|led_on_count\[7\] will power up to High" {  } { { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 565 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1685305161635 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[6\] High " "Register sd_controller:sd1\|led_on_count\[6\] will power up to High" {  } { { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 565 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1685305161635 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[3\] High " "Register sd_controller:sd1\|led_on_count\[3\] will power up to High" {  } { { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 565 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1685305161635 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1685305161635 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685305167803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685305169430 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685305169430 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cts4 " "No output dependent on input pin \"cts4\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|cts4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[0\] " "No output dependent on input pin \"sdRamData\[0\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[1\] " "No output dependent on input pin \"sdRamData\[1\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[2\] " "No output dependent on input pin \"sdRamData\[2\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[3\] " "No output dependent on input pin \"sdRamData\[3\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[4\] " "No output dependent on input pin \"sdRamData\[4\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[5\] " "No output dependent on input pin \"sdRamData\[5\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[6\] " "No output dependent on input pin \"sdRamData\[6\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[7\] " "No output dependent on input pin \"sdRamData\[7\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[8\] " "No output dependent on input pin \"sdRamData\[8\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[9\] " "No output dependent on input pin \"sdRamData\[9\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[10\] " "No output dependent on input pin \"sdRamData\[10\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[11\] " "No output dependent on input pin \"sdRamData\[11\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[12\] " "No output dependent on input pin \"sdRamData\[12\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[13\] " "No output dependent on input pin \"sdRamData\[13\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[14\] " "No output dependent on input pin \"sdRamData\[14\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[15\] " "No output dependent on input pin \"sdRamData\[15\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685305171072 "|Microcomputer|sdRamData[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685305171072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4750 " "Implemented 4750 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685305171073 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685305171073 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1685305171073 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4599 " "Implemented 4599 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685305171073 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685305171073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685305171073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685305171122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 16:19:31 2023 " "Processing ended: Sun May 28 16:19:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685305171122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685305171122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685305171122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685305171122 ""}
