#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Sep 28 19:43:29 2024
# Process ID: 33548
# Current directory: D:/FPGA/POKE_V5/project_4/project_4.runs/synth_1
# Command line: vivado.exe -log uart_to_poker.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_to_poker.tcl
# Log file: D:/FPGA/POKE_V5/project_4/project_4.runs/synth_1/uart_to_poker.vds
# Journal file: D:/FPGA/POKE_V5/project_4/project_4.runs/synth_1\vivado.jou
# Running On: LAPTOP-5FA7RAVE, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 33951 MB
#-----------------------------------------------------------
source uart_to_poker.tcl -notrace
