<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>Controller: E:/ISEL Projects/controller/contiki_multiple_interface/cpu/cc2538/dev/spi.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Controller
   </div>
   <div id="projectbrief">IOT Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_579df2785fbf403aaa32c042e4089629.html">contiki_multiple_interface</a></li><li class="navelem"><a class="el" href="dir_fc55baa8fdfc50cc9e8eed7f945a8139.html">cpu</a></li><li class="navelem"><a class="el" href="dir_e2bdc1b733f2d61055eaf27ddc3beba5.html">cc2538</a></li><li class="navelem"><a class="el" href="dir_e543753eb6ace9a717cf1b3fea1911f2.html">dev</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">spi.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cc2538_2dev_2spi_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013, University of Michigan.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2015, Weptech elektronik GmbH</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Author: Ulf Knoblich, ulf.knoblich@weptech.de</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name of the University nor the names of its contributors</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    may be used to endorse or promote products derived from this software</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE INSTITUTE AND CONTRIBUTORS ``AS IS&#39;&#39; AND</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARE DISCLAIMED.  IN NO EVENT SHALL THE INSTITUTE OR CONTRIBUTORS BE LIABLE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * SUCH DAMAGE.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;contiki.h&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="reg_8h.html">reg.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="spi-arch_8h.html">spi-arch.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;sys/cc.h&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cc2538_2dev_2ioc_8h.html">dev/ioc.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sys-ctrl_8h.html">dev/sys-ctrl.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;dev/spi.h&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cc2538_2dev_2ssi_8h.html">dev/ssi.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cc2538_2dev_2gpio_8h.html">dev/gpio.h</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* Check port / pin settings for SPI0 and provide default values for spi_cfg */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#ifndef SPI0_CLK_PORT</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga3f5d72ce55adf5029d378bd0c371fa26">   52</a></span>&#160;<span class="preprocessor">#define SPI0_CLK_PORT         (-1)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#ifndef SPI0_CLK_PIN</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga1f506818fb07531f02109d004962e7f0">   55</a></span>&#160;<span class="preprocessor">#define SPI0_CLK_PIN          (-1)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if SPI0_CLK_PORT &gt;= 0 &amp;&amp; SPI0_CLK_PIN &lt; 0 || \</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">  SPI0_CLK_PORT &lt; 0 &amp;&amp; SPI0_CLK_PIN &gt;= 0</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#error Both SPI0_CLK_PORT and SPI0_CLK_PIN must be valid or invalid</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#ifndef SPI0_TX_PORT</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaf582fd3410ff017feefe9a16ed7506fb">   63</a></span>&#160;<span class="preprocessor">#define SPI0_TX_PORT          (-1)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#ifndef SPI0_TX_PIN</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga03301112f38869436899f253a63be156">   66</a></span>&#160;<span class="preprocessor">#define SPI0_TX_PIN           (-1)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#if SPI0_TX_PORT &gt;= 0 &amp;&amp; SPI0_TX_PIN &lt; 0 || \</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">  SPI0_TX_PORT &lt; 0 &amp;&amp; SPI0_TX_PIN &gt;= 0</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#error Both SPI0_TX_PORT and SPI0_TX_PIN must be valid or invalid</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#ifndef SPI0_RX_PORT</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga43028e93b886b1cd1b108fdc1203e290">   74</a></span>&#160;<span class="preprocessor">#define SPI0_RX_PORT          (-1)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#ifndef SPI0_RX_PIN</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gad6aaae0069e1a16125b1a47493ce5ad4">   77</a></span>&#160;<span class="preprocessor">#define SPI0_RX_PIN           (-1)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#if SPI0_RX_PORT &gt;= 0 &amp;&amp; SPI0_RX_PIN &lt; 0 || \</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">  SPI0_RX_PORT &lt; 0 &amp;&amp; SPI0_RX_PIN &gt;= 0</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#error Both SPI0_RX_PORT and SPI0_RX_PIN must be valid or invalid</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* Here we check that either all or none of the ports are defined. As</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">   we did already check that both ports + pins are either defined or</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">   not for every pin, this means that we can check for an incomplete</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">   configuration by only looking at the port defines */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* If some SPI0 pads are valid */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#if SPI0_CLK_PORT &gt;= 0 || SPI0_TX_PORT &gt;= 0 || SPI0_RX_PORT &gt;= 0</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* but not all */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#if SPI0_CLK_PORT &lt; 0 || SPI0_TX_PORT &lt; 0 || SPI0_RX_PORT &lt; 0</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#error Some SPI0 pad definitions are invalid</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SPI0_PADS_VALID</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* Check port / pin settings for SPI1 and provide default values for spi_cfg */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#ifndef SPI1_CLK_PORT</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga6fb4d1d6a27c6d671840a35d96a3fa78">   99</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_PORT         (-1)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#ifndef SPI1_CLK_PIN</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga652debfa1ccd83a52b5623b9b39377d8">  102</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_PIN          (-1)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#if SPI1_CLK_PORT &gt;= 0 &amp;&amp; SPI1_CLK_PIN &lt; 0 || \</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">  SPI1_CLK_PORT &lt; 0 &amp;&amp; SPI1_CLK_PIN &gt;= 0</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#error Both SPI1_CLK_PORT and SPI1_CLK_PIN must be valid or invalid</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#ifndef SPI1_TX_PORT</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gacff1cfb8c20b730082e4ced0a62562c1">  110</a></span>&#160;<span class="preprocessor">#define SPI1_TX_PORT          (-1)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#ifndef SPI1_TX_PIN</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gabfe0241800749695f11910adf7f6ee62">  113</a></span>&#160;<span class="preprocessor">#define SPI1_TX_PIN           (-1)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#if SPI1_TX_PORT &gt;= 0 &amp;&amp; SPI1_TX_PIN &lt; 0 || \</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">  SPI1_TX_PORT &lt; 0 &amp;&amp; SPI1_TX_PIN &gt;= 0</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#error Both SPI1_TX_PORT and SPI1_TX_PIN must be valid or invalid</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#ifndef SPI1_RX_PORT</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga3cace89f5c08aec4fb239e4c56973bff">  121</a></span>&#160;<span class="preprocessor">#define SPI1_RX_PORT          (-1)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#ifndef SPI1_RX_PIN</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga107bb54953903729c530c91a031ebf14">  124</a></span>&#160;<span class="preprocessor">#define SPI1_RX_PIN           (-1)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#if SPI1_RX_PORT &gt;= 0 &amp;&amp; SPI1_RX_PIN &lt; 0 || \</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">  SPI1_RX_PORT &lt; 0 &amp;&amp; SPI1_RX_PIN &gt;= 0</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#error Both SPI1_RX_PORT and SPI1_RX_PIN must be valid or invalid</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* If some SPI1 pads are valid */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#if SPI1_CLK_PORT &gt;= 0 || SPI1_TX_PORT &gt;= 0 || SPI1_RX_PORT &gt;= 0</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* but not all */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#if SPI1_CLK_PORT &lt; 0 || SPI1_TX_PORT &lt; 0 || SPI1_RX_PORT &lt; 0</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#error Some SPI1 pad definitions are invalid</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define SPI1_PADS_VALID</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#ifdef SPI_DEFAULT_INSTANCE</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#if SPI_DEFAULT_INSTANCE == 0</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#ifndef SPI0_PADS_VALID</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#error SPI_DEFAULT_INSTANCE is set to SPI0, but its pads are not valid</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#elif SPI_DEFAULT_INSTANCE == 1</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#ifndef SPI1_PADS_VALID</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#error SPI_DEFAULT_INSTANCE is set to SPI1, but its pads are not valid</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#if (SPI0_CPRS_CPSDVSR &amp; 1) == 1 || SPI0_CPRS_CPSDVSR &lt; 2 || SPI0_CPRS_CPSDVSR &gt; 254</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#error SPI0_CPRS_CPSDVSR must be an even number between 2 and 254</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#if (SPI1_CPRS_CPSDVSR &amp; 1) == 1 || SPI1_CPRS_CPSDVSR &lt; 2 || SPI1_CPRS_CPSDVSR &gt; 254</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#error SPI1_CPRS_CPSDVSR must be an even number between 2 and 254</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * Clock source from which the baud clock is determined for the SSI, according</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * to SSI_CC.CS.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga8e74a4f745865b5c374ad685726ed074">  164</a></span>&#160;<span class="preprocessor">#define SSI_SYS_CLOCK   SYS_CTRL_SYS_CLOCK</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="structspi__pad__t.html">  166</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="structspi__pad__t.html#ae749a7ebf397af15ab4ffeb8fd623170">  167</a></span>&#160;  <a class="code" href="avrdef_8h.html#aef44329758059c91c76d334e8fc09700">int8_t</a> <a class="code" href="structspi__pad__t.html#ae749a7ebf397af15ab4ffeb8fd623170">port</a>;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="structspi__pad__t.html#a3ef9443b0a52cdb005cda34a76c113e0">  168</a></span>&#160;  <a class="code" href="avrdef_8h.html#aef44329758059c91c76d334e8fc09700">int8_t</a> <a class="code" href="structspi__pad__t.html#a3ef9443b0a52cdb005cda34a76c113e0">pin</a>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;} <a class="code" href="structspi__pad__t.html">spi_pad_t</a>;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="structspi__regs__t.html">  170</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">  171</a></span>&#160;  <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">base</a>;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="structspi__regs__t.html#a87b59157beebf483980dddb76c1543dd">  172</a></span>&#160;  <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structspi__regs__t.html#a87b59157beebf483980dddb76c1543dd">ioc_ssirxd_ssi</a>;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="structspi__regs__t.html#a50c43a34ffce7172941110fb642b55a7">  173</a></span>&#160;  <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structspi__regs__t.html#a50c43a34ffce7172941110fb642b55a7">ioc_pxx_sel_ssi_clkout</a>;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="structspi__regs__t.html#af2bd97695b45a15f3f82a10e0e96ab8c">  174</a></span>&#160;  <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structspi__regs__t.html#af2bd97695b45a15f3f82a10e0e96ab8c">ioc_pxx_sel_ssi_txd</a>;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="structspi__regs__t.html#a5cc6e297b060223c00d48d5de141c39c">  175</a></span>&#160;  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structspi__regs__t.html#a5cc6e297b060223c00d48d5de141c39c">ssi_cprs_cpsdvsr</a>;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="structspi__regs__t.html#ae815c2ce2f927df017a272ad63ef93ae">  176</a></span>&#160;  <a class="code" href="structspi__pad__t.html">spi_pad_t</a> <a class="code" href="structspi__regs__t.html#ae815c2ce2f927df017a272ad63ef93ae">clk</a>;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="structspi__regs__t.html#a4f0af6f48530d17112692acceb4b7ad5">  177</a></span>&#160;  <a class="code" href="structspi__pad__t.html">spi_pad_t</a> <a class="code" href="structspi__regs__t.html#a4f0af6f48530d17112692acceb4b7ad5">tx</a>;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="structspi__regs__t.html#a296cffcab5006293d3aa49426a1cb911">  178</a></span>&#160;  <a class="code" href="structspi__pad__t.html">spi_pad_t</a> <a class="code" href="structspi__regs__t.html#a296cffcab5006293d3aa49426a1cb911">rx</a>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;} <a class="code" href="structspi__regs__t.html">spi_regs_t</a>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structspi__regs__t.html">spi_regs_t</a> spi_regs[<a class="code" href="group__cc2538-spi.html#gab973e91ecf18763574c8bf2d6f5ebf93">SSI_INSTANCE_COUNT</a>] = {</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    .<a class="code" href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">base</a> = <a class="code" href="group__cc2538-spi.html#gad4d3af97208d1f383e6fc55b2cf22274">SSI0_BASE</a>,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    .ioc_ssirxd_ssi = <a class="code" href="group__cc2538-ioc.html#ga434533dd07c321e2b1a0ea20421d9d53">IOC_SSIRXD_SSI0</a>,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    .ioc_pxx_sel_ssi_clkout = <a class="code" href="group__cc2538-ioc.html#ga1df6677af2d9ec509913473a5953a94f">IOC_PXX_SEL_SSI0_CLKOUT</a>,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    .ioc_pxx_sel_ssi_txd = <a class="code" href="group__cc2538-ioc.html#gaefa7a1c16a800f9c6c18b4a4720b94ff">IOC_PXX_SEL_SSI0_TXD</a>,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    .ssi_cprs_cpsdvsr = <a class="code" href="group__cc2538-spi.html#ga775ce3464ad6374a7b3cf16064873694">SPI0_CPRS_CPSDVSR</a>,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    .clk = { <a class="code" href="group__cc2538-spi.html#ga3f5d72ce55adf5029d378bd0c371fa26">SPI0_CLK_PORT</a>, <a class="code" href="group__cc2538-spi.html#ga1f506818fb07531f02109d004962e7f0">SPI0_CLK_PIN</a> },</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    .tx = { <a class="code" href="group__cc2538-spi.html#gaf582fd3410ff017feefe9a16ed7506fb">SPI0_TX_PORT</a>, <a class="code" href="group__cc2538-spi.html#ga03301112f38869436899f253a63be156">SPI0_TX_PIN</a> },</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    .rx = { <a class="code" href="group__cc2538-spi.html#ga43028e93b886b1cd1b108fdc1203e290">SPI0_RX_PORT</a>, <a class="code" href="group__cc2538-spi.html#gad6aaae0069e1a16125b1a47493ce5ad4">SPI0_RX_PIN</a> }</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  }, {</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    .base = <a class="code" href="group__cc2538-spi.html#ga1d1c681e3321c27f2de198ed8ca2ce95">SSI1_BASE</a>,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    .ioc_ssirxd_ssi = <a class="code" href="group__cc2538-ioc.html#gad6d07f1250e9bc19c4faa9e636b6ec16">IOC_SSIRXD_SSI1</a>,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    .ioc_pxx_sel_ssi_clkout = <a class="code" href="group__cc2538-ioc.html#ga8aa864bab2c9518cdf567320906a44ad">IOC_PXX_SEL_SSI1_CLKOUT</a>,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    .ioc_pxx_sel_ssi_txd = <a class="code" href="group__cc2538-ioc.html#gab299ce3dfe1754771f0fd56cbb45bf57">IOC_PXX_SEL_SSI1_TXD</a>,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    .ssi_cprs_cpsdvsr = <a class="code" href="group__cc2538-spi.html#gaa655ad7fdfe0d5b5814f139c206fcc72">SPI1_CPRS_CPSDVSR</a>,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    .clk = { <a class="code" href="group__cc2538-spi.html#ga6fb4d1d6a27c6d671840a35d96a3fa78">SPI1_CLK_PORT</a>, <a class="code" href="group__cc2538-spi.html#ga652debfa1ccd83a52b5623b9b39377d8">SPI1_CLK_PIN</a> },</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    .tx = { <a class="code" href="group__cc2538-spi.html#gacff1cfb8c20b730082e4ced0a62562c1">SPI1_TX_PORT</a>, <a class="code" href="group__cc2538-spi.html#gabfe0241800749695f11910adf7f6ee62">SPI1_TX_PIN</a> },</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    .rx = { <a class="code" href="group__cc2538-spi.html#ga3cace89f5c08aec4fb239e4c56973bff">SPI1_RX_PORT</a>, <a class="code" href="group__cc2538-spi.html#ga107bb54953903729c530c91a031ebf14">SPI1_RX_PIN</a> }</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  }</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;};</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* Deprecated function call provided for compatibility reasons */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#ifdef SPI_DEFAULT_INSTANCE</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<a class="code" href="avr_2spi_8c.html#ae909944aa85ae98323073c628be541aa">spi_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="group__cc2538-spi.html#gaa920955a33ab8bd62aa86fa45175282c">spix_init</a>(SPI_DEFAULT_INSTANCE);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;}</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #ifdef SPI_DEFAULT_INSTANCE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaa920955a33ab8bd62aa86fa45175282c">  213</a></span>&#160;<a class="code" href="group__cc2538-spi.html#gaa920955a33ab8bd62aa86fa45175282c">spix_init</a>(<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> spi)</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;{</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keyword">const</span> <a class="code" href="structspi__regs__t.html">spi_regs_t</a> *regs;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordflow">if</span>(spi &gt;= <a class="code" href="group__cc2538-spi.html#gab973e91ecf18763574c8bf2d6f5ebf93">SSI_INSTANCE_COUNT</a>) {</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  }</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  regs = &amp;spi_regs[spi];</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordflow">if</span>(regs-&gt;<a class="code" href="structspi__regs__t.html#ae815c2ce2f927df017a272ad63ef93ae">clk</a>.<a class="code" href="structspi__pad__t.html#ae749a7ebf397af15ab4ffeb8fd623170">port</a> &lt; 0) {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="comment">/* Port / pin configuration invalid. We checked for completeness</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">       above. If clk.port is &lt; 0, this means that all other defines are</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">       &lt; 0 as well */</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  }</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="group__cc2538-spi.html#ga9b79bdd4901e896f21786c0212151838">spix_enable</a>(spi);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="comment">/* Start by disabling the peripheral before configuring it */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">base</a> + <a class="code" href="group__cc2538-spi.html#ga23bda74eb8746e6771af5cf80529d544">SSI_CR1</a>) = 0;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">/* Set the system clock as the SSI clock */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">base</a> + <a class="code" href="group__cc2538-spi.html#ga80af0105439ebf3d5cf912051572692b">SSI_CC</a>) = 0;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="comment">/* Set the mux correctly to connect the SSI pins to the correct GPIO pins */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="group__cc2538-ioc.html#ga37f6bf61b293f7c57198394a3e86aaa6">ioc_set_sel</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ae815c2ce2f927df017a272ad63ef93ae">clk</a>.<a class="code" href="structspi__pad__t.html#ae749a7ebf397af15ab4ffeb8fd623170">port</a>,</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;              regs-&gt;<a class="code" href="structspi__regs__t.html#ae815c2ce2f927df017a272ad63ef93ae">clk</a>.<a class="code" href="structspi__pad__t.html#a3ef9443b0a52cdb005cda34a76c113e0">pin</a>,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;              regs-&gt;<a class="code" href="structspi__regs__t.html#a50c43a34ffce7172941110fb642b55a7">ioc_pxx_sel_ssi_clkout</a>);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="group__cc2538-ioc.html#ga37f6bf61b293f7c57198394a3e86aaa6">ioc_set_sel</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#a4f0af6f48530d17112692acceb4b7ad5">tx</a>.<a class="code" href="structspi__pad__t.html#ae749a7ebf397af15ab4ffeb8fd623170">port</a>,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;              regs-&gt;<a class="code" href="structspi__regs__t.html#a4f0af6f48530d17112692acceb4b7ad5">tx</a>.<a class="code" href="structspi__pad__t.html#a3ef9443b0a52cdb005cda34a76c113e0">pin</a>,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;              regs-&gt;<a class="code" href="structspi__regs__t.html#af2bd97695b45a15f3f82a10e0e96ab8c">ioc_pxx_sel_ssi_txd</a>);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#a87b59157beebf483980dddb76c1543dd">ioc_ssirxd_ssi</a>) = (regs-&gt;<a class="code" href="structspi__regs__t.html#a296cffcab5006293d3aa49426a1cb911">rx</a>.<a class="code" href="structspi__pad__t.html#ae749a7ebf397af15ab4ffeb8fd623170">port</a> * 8) + regs-&gt;<a class="code" href="structspi__regs__t.html#a296cffcab5006293d3aa49426a1cb911">rx</a>.<a class="code" href="structspi__pad__t.html#a3ef9443b0a52cdb005cda34a76c113e0">pin</a>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="comment">/* Put all the SSI gpios into peripheral mode */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="group__cc2538-gpio.html#ga3510bfba81c113bcabdd3934e983e603">GPIO_PERIPHERAL_CONTROL</a>(<a class="code" href="group__cc2538-gpio.html#ga684b5fe1b034e081bcae368743dd5c04">GPIO_PORT_TO_BASE</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ae815c2ce2f927df017a272ad63ef93ae">clk</a>.<a class="code" href="structspi__pad__t.html#ae749a7ebf397af15ab4ffeb8fd623170">port</a>),</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                          <a class="code" href="group__cc2538-gpio.html#ga284c58b2f63f601826cfcd46eaea929b">GPIO_PIN_MASK</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ae815c2ce2f927df017a272ad63ef93ae">clk</a>.<a class="code" href="structspi__pad__t.html#a3ef9443b0a52cdb005cda34a76c113e0">pin</a>));</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <a class="code" href="group__cc2538-gpio.html#ga3510bfba81c113bcabdd3934e983e603">GPIO_PERIPHERAL_CONTROL</a>(<a class="code" href="group__cc2538-gpio.html#ga684b5fe1b034e081bcae368743dd5c04">GPIO_PORT_TO_BASE</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#a4f0af6f48530d17112692acceb4b7ad5">tx</a>.<a class="code" href="structspi__pad__t.html#ae749a7ebf397af15ab4ffeb8fd623170">port</a>),</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                          <a class="code" href="group__cc2538-gpio.html#ga284c58b2f63f601826cfcd46eaea929b">GPIO_PIN_MASK</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#a4f0af6f48530d17112692acceb4b7ad5">tx</a>.<a class="code" href="structspi__pad__t.html#a3ef9443b0a52cdb005cda34a76c113e0">pin</a>));</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="group__cc2538-gpio.html#ga3510bfba81c113bcabdd3934e983e603">GPIO_PERIPHERAL_CONTROL</a>(<a class="code" href="group__cc2538-gpio.html#ga684b5fe1b034e081bcae368743dd5c04">GPIO_PORT_TO_BASE</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#a296cffcab5006293d3aa49426a1cb911">rx</a>.<a class="code" href="structspi__pad__t.html#ae749a7ebf397af15ab4ffeb8fd623170">port</a>),</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                          <a class="code" href="group__cc2538-gpio.html#ga284c58b2f63f601826cfcd46eaea929b">GPIO_PIN_MASK</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#a296cffcab5006293d3aa49426a1cb911">rx</a>.<a class="code" href="structspi__pad__t.html#a3ef9443b0a52cdb005cda34a76c113e0">pin</a>));</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="comment">/* Disable any pull ups or the like */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="group__cc2538-ioc.html#ga61e1874d2c1bb16ecc219cf034c68502">ioc_set_over</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ae815c2ce2f927df017a272ad63ef93ae">clk</a>.<a class="code" href="structspi__pad__t.html#ae749a7ebf397af15ab4ffeb8fd623170">port</a>, regs-&gt;<a class="code" href="structspi__regs__t.html#ae815c2ce2f927df017a272ad63ef93ae">clk</a>.<a class="code" href="structspi__pad__t.html#a3ef9443b0a52cdb005cda34a76c113e0">pin</a>, <a class="code" href="group__cc2538-ioc.html#gad459fda88da579746e716736ccafc90b">IOC_OVERRIDE_DIS</a>);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <a class="code" href="group__cc2538-ioc.html#ga61e1874d2c1bb16ecc219cf034c68502">ioc_set_over</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#a4f0af6f48530d17112692acceb4b7ad5">tx</a>.<a class="code" href="structspi__pad__t.html#ae749a7ebf397af15ab4ffeb8fd623170">port</a>, regs-&gt;<a class="code" href="structspi__regs__t.html#a4f0af6f48530d17112692acceb4b7ad5">tx</a>.<a class="code" href="structspi__pad__t.html#a3ef9443b0a52cdb005cda34a76c113e0">pin</a>, <a class="code" href="group__cc2538-ioc.html#gad459fda88da579746e716736ccafc90b">IOC_OVERRIDE_DIS</a>);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="group__cc2538-ioc.html#ga61e1874d2c1bb16ecc219cf034c68502">ioc_set_over</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#a296cffcab5006293d3aa49426a1cb911">rx</a>.<a class="code" href="structspi__pad__t.html#ae749a7ebf397af15ab4ffeb8fd623170">port</a>, regs-&gt;<a class="code" href="structspi__regs__t.html#a296cffcab5006293d3aa49426a1cb911">rx</a>.<a class="code" href="structspi__pad__t.html#a3ef9443b0a52cdb005cda34a76c113e0">pin</a>, <a class="code" href="group__cc2538-ioc.html#gad459fda88da579746e716736ccafc90b">IOC_OVERRIDE_DIS</a>);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="comment">/* Configure the clock */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <a class="code" href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">base</a> + <a class="code" href="group__cc2538-spi.html#gaeb2affe68a02dde17c9aeee5144f804d">SSI_CPSR</a>) = regs-&gt;<a class="code" href="structspi__regs__t.html#a5cc6e297b060223c00d48d5de141c39c">ssi_cprs_cpsdvsr</a>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">   * Configure the default SPI options.</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">   *   mode:  Motorola frame format</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">   *   clock: High when idle</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">   *   data:  Valid on rising edges of the clock</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">   *   bits:  8 byte data</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">base</a> + <a class="code" href="group__cc2538-spi.html#ga7780025fae41bc7d95bbff6dc6e8d904">SSI_CR0</a>) = <a class="code" href="group__cc2538-spi.html#gad448b8bdd1611b78b945036b2c85c362">SSI_CR0_SPH</a> | <a class="code" href="group__cc2538-spi.html#gaf7cdb2c4a4068dd6fb50b6bae0aa2f6d">SSI_CR0_SPO</a> | (0x07);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="comment">/* Enable the SSI */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">base</a> + <a class="code" href="group__cc2538-spi.html#ga23bda74eb8746e6771af5cf80529d544">SSI_CR1</a>) |= <a class="code" href="group__cc2538-spi.html#gafbe2b458f072bd35828e4cb1b5c3ceb1">SSI_CR1_SSE</a>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;}</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga9b79bdd4901e896f21786c0212151838">  277</a></span>&#160;<a class="code" href="group__cc2538-spi.html#ga9b79bdd4901e896f21786c0212151838">spix_enable</a>(<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> spi)</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;{</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">if</span>(spi &gt;= <a class="code" href="group__cc2538-spi.html#gab973e91ecf18763574c8bf2d6f5ebf93">SSI_INSTANCE_COUNT</a>) {</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <a class="code" href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a>(<a class="code" href="group__cc2538-sys-ctrl.html#ga12a08bc42bcc2fb49e2f7331e7aae309">SYS_CTRL_RCGCSSI</a>) |= (1 &lt;&lt; spi);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gadda257108cdd000ff4603e10f18d4141">  286</a></span>&#160;<a class="code" href="group__cc2538-spi.html#gadda257108cdd000ff4603e10f18d4141">spix_disable</a>(<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> spi)</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;{</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">if</span>(spi &gt;= <a class="code" href="group__cc2538-spi.html#gab973e91ecf18763574c8bf2d6f5ebf93">SSI_INSTANCE_COUNT</a>) {</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  }</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <a class="code" href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a>(<a class="code" href="group__cc2538-sys-ctrl.html#ga12a08bc42bcc2fb49e2f7331e7aae309">SYS_CTRL_RCGCSSI</a>) &amp;= ~(1 &lt;&lt; spi);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;}</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga2149a1821f47fc7fca0dec0446e5db25">  295</a></span>&#160;<a class="code" href="group__cc2538-spi.html#ga2149a1821f47fc7fca0dec0446e5db25">spix_set_mode</a>(<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> spi,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;              <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> frame_format,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;              <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> clock_polarity,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;              <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> clock_phase,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;              <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> data_size)</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;{</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keyword">const</span> <a class="code" href="structspi__regs__t.html">spi_regs_t</a> *regs;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keywordflow">if</span>(spi &gt;= <a class="code" href="group__cc2538-spi.html#gab973e91ecf18763574c8bf2d6f5ebf93">SSI_INSTANCE_COUNT</a>) {</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  }</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  regs = &amp;spi_regs[spi];</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="comment">/* Disable the SSI peripheral to configure it */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">base</a> + <a class="code" href="group__cc2538-spi.html#ga23bda74eb8746e6771af5cf80529d544">SSI_CR1</a>) = 0;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="comment">/* Configure the SSI options */</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">base</a> + <a class="code" href="group__cc2538-spi.html#ga7780025fae41bc7d95bbff6dc6e8d904">SSI_CR0</a>) = clock_phase |</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    clock_polarity |</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    frame_format |</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    (data_size - 1);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="comment">/* Re-enable the SSI */</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">base</a> + <a class="code" href="group__cc2538-spi.html#ga23bda74eb8746e6771af5cf80529d544">SSI_CR1</a>) |= <a class="code" href="group__cc2538-spi.html#gafbe2b458f072bd35828e4cb1b5c3ceb1">SSI_CR1_SSE</a>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;}</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaee52ac44e862eb5ba946971b334bce74">  323</a></span>&#160;<a class="code" href="group__cc2538-spi.html#gaee52ac44e862eb5ba946971b334bce74">spix_set_clock_freq</a>(<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> spi, <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> freq)</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;{</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keyword">const</span> <a class="code" href="structspi__regs__t.html">spi_regs_t</a> *regs;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a> div;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> scr;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordflow">if</span>(spi &gt;= <a class="code" href="group__cc2538-spi.html#gab973e91ecf18763574c8bf2d6f5ebf93">SSI_INSTANCE_COUNT</a>) {</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  }</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  regs = &amp;spi_regs[spi];</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">/* Disable the SSI peripheral to configure it */</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <a class="code" href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">base</a> + <a class="code" href="group__cc2538-spi.html#ga23bda74eb8746e6771af5cf80529d544">SSI_CR1</a>) = 0;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="comment">/* Configure the SSI serial clock rate */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">if</span>(!freq) {</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    scr = 255;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    div = (<a class="code" href="jn516x_2platform-conf_8h.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a>)regs-&gt;<a class="code" href="structspi__regs__t.html#a5cc6e297b060223c00d48d5de141c39c">ssi_cprs_cpsdvsr</a> * freq;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    scr = (<a class="code" href="group__cc2538-spi.html#ga8e74a4f745865b5c374ad685726ed074">SSI_SYS_CLOCK</a> + div - 1) / div;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    scr = <a class="code" href="aql_8h.html#a87da3d8264af1c9427605148f20dd9c4a957e8250f68e7b5677b22397c2c1b51e">MIN</a>(<a class="code" href="aql_8h.html#a87da3d8264af1c9427605148f20dd9c4ad7e097bda6d981de2520f49fe74c25b7">MAX</a>(scr, 1), 256) - 1;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  }</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">base</a> + <a class="code" href="group__cc2538-spi.html#ga7780025fae41bc7d95bbff6dc6e8d904">SSI_CR0</a>) = (<a class="code" href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">base</a> + <a class="code" href="group__cc2538-spi.html#ga7780025fae41bc7d95bbff6dc6e8d904">SSI_CR0</a>) &amp; ~<a class="code" href="group__cc2538-spi.html#gafc33c4b7b043f13d035f7d3d89f9a13d">SSI_CR0_SCR_M</a>) |</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                              scr &lt;&lt; <a class="code" href="group__cc2538-spi.html#gabd0cd7047845f6a52ed9cb60b0796000">SSI_CR0_SCR_S</a>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">/* Re-enable the SSI */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a>(regs-&gt;<a class="code" href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">base</a> + <a class="code" href="group__cc2538-spi.html#ga23bda74eb8746e6771af5cf80529d544">SSI_CR1</a>) |= <a class="code" href="group__cc2538-spi.html#gafbe2b458f072bd35828e4cb1b5c3ceb1">SSI_CR1_SSE</a>;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;}</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gab631f1f205372354848d339a421934fe">  354</a></span>&#160;<a class="code" href="group__cc2538-spi.html#gab631f1f205372354848d339a421934fe">spix_cs_init</a>(<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> port, <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> pin)</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;{</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="group__cc2538-gpio.html#ga5b9aecd5c39213a46e5748d892db6898">GPIO_SOFTWARE_CONTROL</a>(<a class="code" href="group__cc2538-gpio.html#ga684b5fe1b034e081bcae368743dd5c04">GPIO_PORT_TO_BASE</a>(port),</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                        <a class="code" href="group__cc2538-gpio.html#ga284c58b2f63f601826cfcd46eaea929b">GPIO_PIN_MASK</a>(pin));</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <a class="code" href="group__cc2538-ioc.html#ga61e1874d2c1bb16ecc219cf034c68502">ioc_set_over</a>(port, pin, <a class="code" href="group__cc2538-ioc.html#gad459fda88da579746e716736ccafc90b">IOC_OVERRIDE_DIS</a>);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="group__cc2538-gpio.html#gafc0bf5e829c091fbd44bb1f730b05194">GPIO_SET_OUTPUT</a>(<a class="code" href="group__cc2538-gpio.html#ga684b5fe1b034e081bcae368743dd5c04">GPIO_PORT_TO_BASE</a>(port), <a class="code" href="group__cc2538-gpio.html#ga284c58b2f63f601826cfcd46eaea929b">GPIO_PIN_MASK</a>(pin));</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <a class="code" href="group__cc2538-gpio.html#gab59b5d54cbd4879a00a960f68f9f59f9">GPIO_SET_PIN</a>(<a class="code" href="group__cc2538-gpio.html#ga684b5fe1b034e081bcae368743dd5c04">GPIO_PORT_TO_BASE</a>(port), <a class="code" href="group__cc2538-gpio.html#ga284c58b2f63f601826cfcd46eaea929b">GPIO_PIN_MASK</a>(pin));</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;}</div><div class="ttc" id="group__cc2538-spi_html_gad448b8bdd1611b78b945036b2c85c362"><div class="ttname"><a href="group__cc2538-spi.html#gad448b8bdd1611b78b945036b2c85c362">SSI_CR0_SPH</a></div><div class="ttdeci">#define SSI_CR0_SPH</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ssi_8h_source.html#l00154">ssi.h:154</a></div></div>
<div class="ttc" id="avrdef_8h_html_aef44329758059c91c76d334e8fc09700"><div class="ttname"><a href="avrdef_8h.html#aef44329758059c91c76d334e8fc09700">int8_t</a></div><div class="ttdeci">signed char int8_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00044">avrdef.h:44</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gaa920955a33ab8bd62aa86fa45175282c"><div class="ttname"><a href="group__cc2538-spi.html#gaa920955a33ab8bd62aa86fa45175282c">spix_init</a></div><div class="ttdeci">void spix_init(uint8_t spi)</div><div class="ttdoc">Initialize the SPI bus for the instance given. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00213">spi.c:213</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga775ce3464ad6374a7b3cf16064873694"><div class="ttname"><a href="group__cc2538-spi.html#ga775ce3464ad6374a7b3cf16064873694">SPI0_CPRS_CPSDVSR</a></div><div class="ttdeci">#define SPI0_CPRS_CPSDVSR</div><div class="ttdef"><b>Definition:</b> <a href="spi-arch_8h_source.html#l00101">spi-arch.h:101</a></div></div>
<div class="ttc" id="structspi__regs__t_html_ab383b0352e0cd767d80ce05f746bec6d"><div class="ttname"><a href="structspi__regs__t.html#ab383b0352e0cd767d80ce05f746bec6d">spi_regs_t::base</a></div><div class="ttdeci">uint32_t base</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00171">spi.c:171</a></div></div>
<div class="ttc" id="jn516x_2platform-conf_8h_html_aaa5d1cd013383c889537491c3cfd9aad"><div class="ttname"><a href="jn516x_2platform-conf_8h.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></div><div class="ttdeci">unsigned long long uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="jn516x_2platform-conf_8h_source.html#l00234">platform-conf.h:234</a></div></div>
<div class="ttc" id="group__cc2538-ioc_html_ga434533dd07c321e2b1a0ea20421d9d53"><div class="ttname"><a href="group__cc2538-ioc.html#ga434533dd07c321e2b1a0ea20421d9d53">IOC_SSIRXD_SSI0</a></div><div class="ttdeci">#define IOC_SSIRXD_SSI0</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ioc_8h_source.html#l00129">ioc.h:129</a></div></div>
<div class="ttc" id="sys-ctrl_8h_html"><div class="ttname"><a href="sys-ctrl_8h.html">sys-ctrl.h</a></div></div>
<div class="ttc" id="structspi__regs__t_html_a87b59157beebf483980dddb76c1543dd"><div class="ttname"><a href="structspi__regs__t.html#a87b59157beebf483980dddb76c1543dd">spi_regs_t::ioc_ssirxd_ssi</a></div><div class="ttdeci">uint32_t ioc_ssirxd_ssi</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00172">spi.c:172</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga80af0105439ebf3d5cf912051572692b"><div class="ttname"><a href="group__cc2538-spi.html#ga80af0105439ebf3d5cf912051572692b">SSI_CC</a></div><div class="ttdeci">#define SSI_CC</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ssi_8h_source.html#l00077">ssi.h:77</a></div></div>
<div class="ttc" id="group__cc2538-gpio_html_gab59b5d54cbd4879a00a960f68f9f59f9"><div class="ttname"><a href="group__cc2538-gpio.html#gab59b5d54cbd4879a00a960f68f9f59f9">GPIO_SET_PIN</a></div><div class="ttdeci">#define GPIO_SET_PIN(PORT_BASE, PIN_MASK)</div><div class="ttdoc">Set pins with PIN_MASK of port with PORT_BASE high. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2gpio_8h_source.html#l00121">gpio.h:121</a></div></div>
<div class="ttc" id="avrdef_8h_html_a06896e8c53f721507066c079052171f8"><div class="ttname"><a href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a></div><div class="ttdeci">unsigned long uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00043">avrdef.h:43</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gafc33c4b7b043f13d035f7d3d89f9a13d"><div class="ttname"><a href="group__cc2538-spi.html#gafc33c4b7b043f13d035f7d3d89f9a13d">SSI_CR0_SCR_M</a></div><div class="ttdeci">#define SSI_CR0_SCR_M</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ssi_8h_source.html#l00083">ssi.h:83</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gadda257108cdd000ff4603e10f18d4141"><div class="ttname"><a href="group__cc2538-spi.html#gadda257108cdd000ff4603e10f18d4141">spix_disable</a></div><div class="ttdeci">void spix_disable(uint8_t spi)</div><div class="ttdoc">Disables the SPI peripheral for the instance given. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00286">spi.c:286</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gab973e91ecf18763574c8bf2d6f5ebf93"><div class="ttname"><a href="group__cc2538-spi.html#gab973e91ecf18763574c8bf2d6f5ebf93">SSI_INSTANCE_COUNT</a></div><div class="ttdeci">#define SSI_INSTANCE_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ssi_8h_source.html#l00052">ssi.h:52</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gaeb2affe68a02dde17c9aeee5144f804d"><div class="ttname"><a href="group__cc2538-spi.html#gaeb2affe68a02dde17c9aeee5144f804d">SSI_CPSR</a></div><div class="ttdeci">#define SSI_CPSR</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ssi_8h_source.html#l00071">ssi.h:71</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga03301112f38869436899f253a63be156"><div class="ttname"><a href="group__cc2538-spi.html#ga03301112f38869436899f253a63be156">SPI0_TX_PIN</a></div><div class="ttdeci">#define SPI0_TX_PIN</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00066">spi.c:66</a></div></div>
<div class="ttc" id="aql_8h_html_a87da3d8264af1c9427605148f20dd9c4ad7e097bda6d981de2520f49fe74c25b7"><div class="ttname"><a href="aql_8h.html#a87da3d8264af1c9427605148f20dd9c4ad7e097bda6d981de2520f49fe74c25b7">MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="aql_8h_source.html#l00082">aql.h:82</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gacff1cfb8c20b730082e4ced0a62562c1"><div class="ttname"><a href="group__cc2538-spi.html#gacff1cfb8c20b730082e4ced0a62562c1">SPI1_TX_PORT</a></div><div class="ttdeci">#define SPI1_TX_PORT</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00110">spi.c:110</a></div></div>
<div class="ttc" id="aql_8h_html_a87da3d8264af1c9427605148f20dd9c4a957e8250f68e7b5677b22397c2c1b51e"><div class="ttname"><a href="aql_8h.html#a87da3d8264af1c9427605148f20dd9c4a957e8250f68e7b5677b22397c2c1b51e">MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="aql_8h_source.html#l00083">aql.h:83</a></div></div>
<div class="ttc" id="group__cc2538-ioc_html_gaefa7a1c16a800f9c6c18b4a4720b94ff"><div class="ttname"><a href="group__cc2538-ioc.html#gaefa7a1c16a800f9c6c18b4a4720b94ff">IOC_PXX_SEL_SSI0_TXD</a></div><div class="ttdeci">#define IOC_PXX_SEL_SSI0_TXD</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ioc_8h_source.html#l00199">ioc.h:199</a></div></div>
<div class="ttc" id="avrdef_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00041">avrdef.h:41</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gaf582fd3410ff017feefe9a16ed7506fb"><div class="ttname"><a href="group__cc2538-spi.html#gaf582fd3410ff017feefe9a16ed7506fb">SPI0_TX_PORT</a></div><div class="ttdeci">#define SPI0_TX_PORT</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00063">spi.c:63</a></div></div>
<div class="ttc" id="structspi__regs__t_html_af2bd97695b45a15f3f82a10e0e96ab8c"><div class="ttname"><a href="structspi__regs__t.html#af2bd97695b45a15f3f82a10e0e96ab8c">spi_regs_t::ioc_pxx_sel_ssi_txd</a></div><div class="ttdeci">uint32_t ioc_pxx_sel_ssi_txd</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00174">spi.c:174</a></div></div>
<div class="ttc" id="avr_2spi_8c_html_ae909944aa85ae98323073c628be541aa"><div class="ttname"><a href="avr_2spi_8c.html#ae909944aa85ae98323073c628be541aa">spi_init</a></div><div class="ttdeci">void spi_init(void)</div><div class="ttdef"><b>Definition:</b> <a href="avr_2spi_8c_source.html#l00048">spi.c:48</a></div></div>
<div class="ttc" id="reg_8h_html"><div class="ttname"><a href="reg_8h.html">reg.h</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga1d1c681e3321c27f2de198ed8ca2ce95"><div class="ttname"><a href="group__cc2538-spi.html#ga1d1c681e3321c27f2de198ed8ca2ce95">SSI1_BASE</a></div><div class="ttdeci">#define SSI1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ssi_8h_source.html#l00059">ssi.h:59</a></div></div>
<div class="ttc" id="structspi__regs__t_html"><div class="ttname"><a href="structspi__regs__t.html">spi_regs_t</a></div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00170">spi.c:170</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga23bda74eb8746e6771af5cf80529d544"><div class="ttname"><a href="group__cc2538-spi.html#ga23bda74eb8746e6771af5cf80529d544">SSI_CR1</a></div><div class="ttdeci">#define SSI_CR1</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ssi_8h_source.html#l00068">ssi.h:68</a></div></div>
<div class="ttc" id="structspi__pad__t_html_ae749a7ebf397af15ab4ffeb8fd623170"><div class="ttname"><a href="structspi__pad__t.html#ae749a7ebf397af15ab4ffeb8fd623170">spi_pad_t::port</a></div><div class="ttdeci">int8_t port</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00167">spi.c:167</a></div></div>
<div class="ttc" id="group__cc2538-ioc_html_gad459fda88da579746e716736ccafc90b"><div class="ttname"><a href="group__cc2538-ioc.html#gad459fda88da579746e716736ccafc90b">IOC_OVERRIDE_DIS</a></div><div class="ttdeci">#define IOC_OVERRIDE_DIS</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ioc_8h_source.html#l00226">ioc.h:226</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gaf7cdb2c4a4068dd6fb50b6bae0aa2f6d"><div class="ttname"><a href="group__cc2538-spi.html#gaf7cdb2c4a4068dd6fb50b6bae0aa2f6d">SSI_CR0_SPO</a></div><div class="ttdeci">#define SSI_CR0_SPO</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ssi_8h_source.html#l00155">ssi.h:155</a></div></div>
<div class="ttc" id="group__cc2538-reg_html_gacee196421e9a06f7700bb3064b13b37a"><div class="ttname"><a href="group__cc2538-reg.html#gacee196421e9a06f7700bb3064b13b37a">REG</a></div><div class="ttdeci">#define REG(x)</div><div class="ttdef"><b>Definition:</b> <a href="reg_8h_source.html#l00046">reg.h:46</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga2149a1821f47fc7fca0dec0446e5db25"><div class="ttname"><a href="group__cc2538-spi.html#ga2149a1821f47fc7fca0dec0446e5db25">spix_set_mode</a></div><div class="ttdeci">void spix_set_mode(uint8_t spi, uint32_t frame_format, uint32_t clock_polarity, uint32_t clock_phase, uint32_t data_size)</div><div class="ttdoc">Configure the SPI data and clock polarity and the data size for the instance given. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00295">spi.c:295</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gad4d3af97208d1f383e6fc55b2cf22274"><div class="ttname"><a href="group__cc2538-spi.html#gad4d3af97208d1f383e6fc55b2cf22274">SSI0_BASE</a></div><div class="ttdeci">#define SSI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ssi_8h_source.html#l00058">ssi.h:58</a></div></div>
<div class="ttc" id="group__cc2538-gpio_html_ga284c58b2f63f601826cfcd46eaea929b"><div class="ttname"><a href="group__cc2538-gpio.html#ga284c58b2f63f601826cfcd46eaea929b">GPIO_PIN_MASK</a></div><div class="ttdeci">#define GPIO_PIN_MASK(PIN)</div><div class="ttdoc">Converts a pin number to a pin mask. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2gpio_8h_source.html#l00335">gpio.h:335</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga43028e93b886b1cd1b108fdc1203e290"><div class="ttname"><a href="group__cc2538-spi.html#ga43028e93b886b1cd1b108fdc1203e290">SPI0_RX_PORT</a></div><div class="ttdeci">#define SPI0_RX_PORT</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00074">spi.c:74</a></div></div>
<div class="ttc" id="spi-arch_8h_html"><div class="ttname"><a href="spi-arch_8h.html">spi-arch.h</a></div></div>
<div class="ttc" id="structspi__regs__t_html_ae815c2ce2f927df017a272ad63ef93ae"><div class="ttname"><a href="structspi__regs__t.html#ae815c2ce2f927df017a272ad63ef93ae">spi_regs_t::clk</a></div><div class="ttdeci">spi_pad_t clk</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00176">spi.c:176</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga8e74a4f745865b5c374ad685726ed074"><div class="ttname"><a href="group__cc2538-spi.html#ga8e74a4f745865b5c374ad685726ed074">SSI_SYS_CLOCK</a></div><div class="ttdeci">#define SSI_SYS_CLOCK</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00164">spi.c:164</a></div></div>
<div class="ttc" id="group__cc2538-gpio_html_ga5b9aecd5c39213a46e5748d892db6898"><div class="ttname"><a href="group__cc2538-gpio.html#ga5b9aecd5c39213a46e5748d892db6898">GPIO_SOFTWARE_CONTROL</a></div><div class="ttdeci">#define GPIO_SOFTWARE_CONTROL(PORT_BASE, PIN_MASK)</div><div class="ttdoc">Configure the pin to be software controlled with PIN_MASK of port with PORT_BASE. ...</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2gpio_8h_source.html#l00273">gpio.h:273</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga1f506818fb07531f02109d004962e7f0"><div class="ttname"><a href="group__cc2538-spi.html#ga1f506818fb07531f02109d004962e7f0">SPI0_CLK_PIN</a></div><div class="ttdeci">#define SPI0_CLK_PIN</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00055">spi.c:55</a></div></div>
<div class="ttc" id="group__cc2538-ioc_html_ga1df6677af2d9ec509913473a5953a94f"><div class="ttname"><a href="group__cc2538-ioc.html#ga1df6677af2d9ec509913473a5953a94f">IOC_PXX_SEL_SSI0_CLKOUT</a></div><div class="ttdeci">#define IOC_PXX_SEL_SSI0_CLKOUT</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ioc_8h_source.html#l00200">ioc.h:200</a></div></div>
<div class="ttc" id="structspi__regs__t_html_a296cffcab5006293d3aa49426a1cb911"><div class="ttname"><a href="structspi__regs__t.html#a296cffcab5006293d3aa49426a1cb911">spi_regs_t::rx</a></div><div class="ttdeci">spi_pad_t rx</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00178">spi.c:178</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga652debfa1ccd83a52b5623b9b39377d8"><div class="ttname"><a href="group__cc2538-spi.html#ga652debfa1ccd83a52b5623b9b39377d8">SPI1_CLK_PIN</a></div><div class="ttdeci">#define SPI1_CLK_PIN</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00102">spi.c:102</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gabfe0241800749695f11910adf7f6ee62"><div class="ttname"><a href="group__cc2538-spi.html#gabfe0241800749695f11910adf7f6ee62">SPI1_TX_PIN</a></div><div class="ttdeci">#define SPI1_TX_PIN</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00113">spi.c:113</a></div></div>
<div class="ttc" id="group__cc2538-ioc_html_ga61e1874d2c1bb16ecc219cf034c68502"><div class="ttname"><a href="group__cc2538-ioc.html#ga61e1874d2c1bb16ecc219cf034c68502">ioc_set_over</a></div><div class="ttdeci">void ioc_set_over(uint8_t port, uint8_t pin, uint8_t over)</div><div class="ttdoc">Set Port:Pin override function. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ioc_8c_source.html#l00054">ioc.c:54</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gaee52ac44e862eb5ba946971b334bce74"><div class="ttname"><a href="group__cc2538-spi.html#gaee52ac44e862eb5ba946971b334bce74">spix_set_clock_freq</a></div><div class="ttdeci">void spix_set_clock_freq(uint8_t spi, uint32_t freq)</div><div class="ttdoc">Sets the SPI clock frequency of the given SSI instance. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00323">spi.c:323</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga7780025fae41bc7d95bbff6dc6e8d904"><div class="ttname"><a href="group__cc2538-spi.html#ga7780025fae41bc7d95bbff6dc6e8d904">SSI_CR0</a></div><div class="ttdeci">#define SSI_CR0</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ssi_8h_source.html#l00067">ssi.h:67</a></div></div>
<div class="ttc" id="group__cc2538-gpio_html_gafc0bf5e829c091fbd44bb1f730b05194"><div class="ttname"><a href="group__cc2538-gpio.html#gafc0bf5e829c091fbd44bb1f730b05194">GPIO_SET_OUTPUT</a></div><div class="ttdeci">#define GPIO_SET_OUTPUT(PORT_BASE, PIN_MASK)</div><div class="ttdoc">Set pins with PIN_MASK of port with PORT_BASE to output. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2gpio_8h_source.html#l00100">gpio.h:100</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gabd0cd7047845f6a52ed9cb60b0796000"><div class="ttname"><a href="group__cc2538-spi.html#gabd0cd7047845f6a52ed9cb60b0796000">SSI_CR0_SCR_S</a></div><div class="ttdeci">#define SSI_CR0_SCR_S</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ssi_8h_source.html#l00084">ssi.h:84</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga6fb4d1d6a27c6d671840a35d96a3fa78"><div class="ttname"><a href="group__cc2538-spi.html#ga6fb4d1d6a27c6d671840a35d96a3fa78">SPI1_CLK_PORT</a></div><div class="ttdeci">#define SPI1_CLK_PORT</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00099">spi.c:99</a></div></div>
<div class="ttc" id="group__cc2538-sys-ctrl_html_ga12a08bc42bcc2fb49e2f7331e7aae309"><div class="ttname"><a href="group__cc2538-sys-ctrl.html#ga12a08bc42bcc2fb49e2f7331e7aae309">SYS_CTRL_RCGCSSI</a></div><div class="ttdeci">#define SYS_CTRL_RCGCSSI</div><div class="ttdef"><b>Definition:</b> <a href="sys-ctrl_8h_source.html#l00071">sys-ctrl.h:71</a></div></div>
<div class="ttc" id="structspi__regs__t_html_a5cc6e297b060223c00d48d5de141c39c"><div class="ttname"><a href="structspi__regs__t.html#a5cc6e297b060223c00d48d5de141c39c">spi_regs_t::ssi_cprs_cpsdvsr</a></div><div class="ttdeci">uint8_t ssi_cprs_cpsdvsr</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00175">spi.c:175</a></div></div>
<div class="ttc" id="structspi__regs__t_html_a4f0af6f48530d17112692acceb4b7ad5"><div class="ttname"><a href="structspi__regs__t.html#a4f0af6f48530d17112692acceb4b7ad5">spi_regs_t::tx</a></div><div class="ttdeci">spi_pad_t tx</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00177">spi.c:177</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gafbe2b458f072bd35828e4cb1b5c3ceb1"><div class="ttname"><a href="group__cc2538-spi.html#gafbe2b458f072bd35828e4cb1b5c3ceb1">SSI_CR1_SSE</a></div><div class="ttdeci">#define SSI_CR1_SSE</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ssi_8h_source.html#l00161">ssi.h:161</a></div></div>
<div class="ttc" id="group__cc2538-gpio_html_ga3510bfba81c113bcabdd3934e983e603"><div class="ttname"><a href="group__cc2538-gpio.html#ga3510bfba81c113bcabdd3934e983e603">GPIO_PERIPHERAL_CONTROL</a></div><div class="ttdeci">#define GPIO_PERIPHERAL_CONTROL(PORT_BASE, PIN_MASK)</div><div class="ttdoc">Configure the pin to be under peripheral control with PIN_MASK of port with PORT_BASE. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2gpio_8h_source.html#l00265">gpio.h:265</a></div></div>
<div class="ttc" id="group__cc2538-ioc_html_gab299ce3dfe1754771f0fd56cbb45bf57"><div class="ttname"><a href="group__cc2538-ioc.html#gab299ce3dfe1754771f0fd56cbb45bf57">IOC_PXX_SEL_SSI1_TXD</a></div><div class="ttdeci">#define IOC_PXX_SEL_SSI1_TXD</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ioc_8h_source.html#l00203">ioc.h:203</a></div></div>
<div class="ttc" id="group__cc2538-ioc_html_gad6d07f1250e9bc19c4faa9e636b6ec16"><div class="ttname"><a href="group__cc2538-ioc.html#gad6d07f1250e9bc19c4faa9e636b6ec16">IOC_SSIRXD_SSI1</a></div><div class="ttdeci">#define IOC_SSIRXD_SSI1</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ioc_8h_source.html#l00133">ioc.h:133</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gaa655ad7fdfe0d5b5814f139c206fcc72"><div class="ttname"><a href="group__cc2538-spi.html#gaa655ad7fdfe0d5b5814f139c206fcc72">SPI1_CPRS_CPSDVSR</a></div><div class="ttdeci">#define SPI1_CPRS_CPSDVSR</div><div class="ttdef"><b>Definition:</b> <a href="spi-arch_8h_source.html#l00107">spi-arch.h:107</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gab631f1f205372354848d339a421934fe"><div class="ttname"><a href="group__cc2538-spi.html#gab631f1f205372354848d339a421934fe">spix_cs_init</a></div><div class="ttdeci">void spix_cs_init(uint8_t port, uint8_t pin)</div><div class="ttdoc">Configure a GPIO to be the chip select pin. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00354">spi.c:354</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_gad6aaae0069e1a16125b1a47493ce5ad4"><div class="ttname"><a href="group__cc2538-spi.html#gad6aaae0069e1a16125b1a47493ce5ad4">SPI0_RX_PIN</a></div><div class="ttdeci">#define SPI0_RX_PIN</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00077">spi.c:77</a></div></div>
<div class="ttc" id="group__cc2538-ioc_html_ga37f6bf61b293f7c57198394a3e86aaa6"><div class="ttname"><a href="group__cc2538-ioc.html#ga37f6bf61b293f7c57198394a3e86aaa6">ioc_set_sel</a></div><div class="ttdeci">void ioc_set_sel(uint8_t port, uint8_t pin, uint8_t sel)</div><div class="ttdoc">Function select for Port:Pin. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ioc_8c_source.html#l00060">ioc.c:60</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga107bb54953903729c530c91a031ebf14"><div class="ttname"><a href="group__cc2538-spi.html#ga107bb54953903729c530c91a031ebf14">SPI1_RX_PIN</a></div><div class="ttdeci">#define SPI1_RX_PIN</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00124">spi.c:124</a></div></div>
<div class="ttc" id="structspi__pad__t_html_a3ef9443b0a52cdb005cda34a76c113e0"><div class="ttname"><a href="structspi__pad__t.html#a3ef9443b0a52cdb005cda34a76c113e0">spi_pad_t::pin</a></div><div class="ttdeci">int8_t pin</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00168">spi.c:168</a></div></div>
<div class="ttc" id="cc2538_2dev_2ssi_8h_html"><div class="ttname"><a href="cc2538_2dev_2ssi_8h.html">ssi.h</a></div></div>
<div class="ttc" id="cc2538_2dev_2ioc_8h_html"><div class="ttname"><a href="cc2538_2dev_2ioc_8h.html">ioc.h</a></div></div>
<div class="ttc" id="structspi__regs__t_html_a50c43a34ffce7172941110fb642b55a7"><div class="ttname"><a href="structspi__regs__t.html#a50c43a34ffce7172941110fb642b55a7">spi_regs_t::ioc_pxx_sel_ssi_clkout</a></div><div class="ttdeci">uint32_t ioc_pxx_sel_ssi_clkout</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00173">spi.c:173</a></div></div>
<div class="ttc" id="group__cc2538-gpio_html_ga684b5fe1b034e081bcae368743dd5c04"><div class="ttname"><a href="group__cc2538-gpio.html#ga684b5fe1b034e081bcae368743dd5c04">GPIO_PORT_TO_BASE</a></div><div class="ttdeci">#define GPIO_PORT_TO_BASE(PORT)</div><div class="ttdoc">Converts a port number to the port base address. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2gpio_8h_source.html#l00343">gpio.h:343</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga3cace89f5c08aec4fb239e4c56973bff"><div class="ttname"><a href="group__cc2538-spi.html#ga3cace89f5c08aec4fb239e4c56973bff">SPI1_RX_PORT</a></div><div class="ttdeci">#define SPI1_RX_PORT</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00121">spi.c:121</a></div></div>
<div class="ttc" id="structspi__pad__t_html"><div class="ttname"><a href="structspi__pad__t.html">spi_pad_t</a></div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00166">spi.c:166</a></div></div>
<div class="ttc" id="group__cc2538-ioc_html_ga8aa864bab2c9518cdf567320906a44ad"><div class="ttname"><a href="group__cc2538-ioc.html#ga8aa864bab2c9518cdf567320906a44ad">IOC_PXX_SEL_SSI1_CLKOUT</a></div><div class="ttdeci">#define IOC_PXX_SEL_SSI1_CLKOUT</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2ioc_8h_source.html#l00204">ioc.h:204</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga9b79bdd4901e896f21786c0212151838"><div class="ttname"><a href="group__cc2538-spi.html#ga9b79bdd4901e896f21786c0212151838">spix_enable</a></div><div class="ttdeci">void spix_enable(uint8_t spi)</div><div class="ttdoc">Enables the SPI peripheral for the instance given. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00277">spi.c:277</a></div></div>
<div class="ttc" id="group__cc2538-spi_html_ga3f5d72ce55adf5029d378bd0c371fa26"><div class="ttname"><a href="group__cc2538-spi.html#ga3f5d72ce55adf5029d378bd0c371fa26">SPI0_CLK_PORT</a></div><div class="ttdeci">#define SPI0_CLK_PORT</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2dev_2spi_8c_source.html#l00052">spi.c:52</a></div></div>
<div class="ttc" id="cc2538_2dev_2gpio_8h_html"><div class="ttname"><a href="cc2538_2dev_2gpio_8h.html">gpio.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 10 2017 20:13:51 for Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
