$date
	Mon Nov 10 10:33:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module vending_tb $end
$var wire 1 ! dispence $end
$var wire 1 " change $end
$var reg 1 # clk $end
$var reg 5 $ in [4:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 ! dispence $end
$var wire 5 & in [4:0] $end
$var wire 1 % rst $end
$var wire 1 " change $end
$var parameter 3 ' fifteen $end
$var parameter 3 ( five $end
$var parameter 3 ) idle $end
$var parameter 3 * ten $end
$var parameter 3 + twenty $end
$var parameter 3 , twentyfive $end
$var reg 3 - n_s [2:0] $end
$var reg 3 . state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 ,
b100 +
b10 *
b0 )
b1 (
b11 '
$end
#0
$dumpvars
bx .
bx -
bx &
1%
bx $
0#
x"
x!
$end
#5
b0 -
0!
0"
b0 .
1#
#10
b1 -
0#
b101 $
b101 &
0%
#15
b10 -
b1 .
1#
#20
0#
#25
b11 -
b10 .
1#
#30
b100 -
0#
b1010 $
b1010 &
#35
b0 -
1!
b100 .
1#
#40
0#
#45
b10 -
0!
b0 .
1#
#50
0#
#55
b100 -
b10 .
1#
#60
b11 -
0#
b101 $
b101 &
#65
b100 -
b11 .
1#
#70
b101 -
0#
b1010 $
b1010 &
#75
b0 -
1!
1"
b101 .
1#
#80
0#
#81
