digraph "CFG for '_Z10sum_kernelPfS_i' function" {
	label="CFG for '_Z10sum_kernelPfS_i' function";

	Node0x4e628a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = shl nuw nsw i32 %4, 1\l  %6 = zext i32 %5 to i64\l  %7 = getelementptr inbounds float, float addrspace(1)* %1, i64 %6\l  %8 = load float, float addrspace(1)* %7, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %9 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)* @sdata,\l... i32 0, i32 %5\l  store float %8, float addrspace(3)* %9, align 4, !tbaa !5\l  %10 = add nuw nsw i32 %5, 1\l  %11 = zext i32 %10 to i64\l  %12 = getelementptr inbounds float, float addrspace(1)* %1, i64 %11\l  %13 = load float, float addrspace(1)* %12, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %14 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)* @sdata,\l... i32 0, i32 %10\l  store float %13, float addrspace(3)* %14, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %15 = load float, float addrspace(3)* %9, align 4, !tbaa !5\l  %16 = load float, float addrspace(3)* %14, align 4, !tbaa !5\l  %17 = fadd contract float %15, %16\l  store float %17, float addrspace(3)* %9, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %18 = zext i32 %4 to i64\l  %19 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)* @sdata,\l... i32 0, i32 %4\l  %20 = load float, float addrspace(3)* %19, align 4, !tbaa !5\l  %21 = getelementptr inbounds float, float addrspace(1)* %0, i64 %18\l  store float %20, float addrspace(1)* %21, align 4, !tbaa !5\l  ret void\l}"];
}
