# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do cpu_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/Prog\ Area/MIPS\ Asembly/QuartusProject/Quartus/Test11/Test11 {E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/cpu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# vlog -vlog01compat -work work +incdir+E:/Prog\ Area/MIPS\ Asembly/QuartusProject/Quartus/Test11/Test11 {E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/MUX.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX
# 
# Top level modules:
# 	MUX
# vlog -vlog01compat -work work +incdir+E:/Prog\ Area/MIPS\ Asembly/QuartusProject/Quartus/Test11/Test11 {E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/signextend.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# vlog -vlog01compat -work work +incdir+E:/Prog\ Area/MIPS\ Asembly/QuartusProject/Quartus/Test11/Test11 {E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/somadorcompleto.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SomadorCompleto
# -- Compiling module FullAdder1Bit
# 
# Top level modules:
# 	SomadorCompleto
# vlog -vlog01compat -work work +incdir+E:/Prog\ Area/MIPS\ Asembly/QuartusProject/Quartus/Test11/Test11 {E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# vlog -vlog01compat -work work +incdir+E:/Prog\ Area/MIPS\ Asembly/QuartusProject/Quartus/Test11/Test11 {E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/meminstrucao.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MemInstrucao
# ** Error: E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/meminstrucao.v(26): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./cpu_run_msim_rtl_verilog.do line 13
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/Prog\ Area/MIPS\ Asembly/QuartusProject/Quartus/Test11/Test11 {E:/Prog Area/MIPS Asembly/QuartusProject/Quart..."
vsim work.cpu
# vsim work.cpu 
# Loading work.cpu
# Loading work.SomadorCompleto
# Loading work.PC
# ** Error: (vsim-3033) E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/cpu.v(63): Instantiation of 'InstructionMemory' failed. The design unit was not found.
# 
#         Region: /cpu
#         Searched libraries:
#             E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/cpu.v(75): Instantiation of 'registrador' failed. The design unit was not found.
# 
#         Region: /cpu
#         Searched libraries:
#             E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/simulation/modelsim/rtl_work
# Loading work.SignExtend
# Loading work.MUX
# ** Error: (vsim-3033) E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/cpu.v(96): Instantiation of 'ControlUnit' failed. The design unit was not found.
# 
#         Region: /cpu
#         Searched libraries:
#             E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/cpu.v(107): Instantiation of 'ULA' failed. The design unit was not found.
# 
#         Region: /cpu
#         Searched libraries:
#             E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/Test11/simulation/modelsim/rtl_work
# Error loading design
