{"vcs1":{"timestamp_begin":1730254222.872483467, "rt":1.79, "ut":0.78, "st":0.30}}
{"vcselab":{"timestamp_begin":1730254224.745975220, "rt":1.63, "ut":0.29, "st":0.19}}
{"link":{"timestamp_begin":1730254226.450345663, "rt":0.40, "ut":0.14, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730254222.168463635}
{"VCS_COMP_START_TIME": 1730254222.168463635}
{"VCS_COMP_END_TIME": 1730254229.035989652}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333900}}
{"stitch_vcselab": {"peak_mem": 231576}}
