<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MSP430GenRegisterInfo.inc source code [llvm/build/lib/Target/MSP430/MSP430GenRegisterInfo.inc] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MSP430::RegisterPressureSets "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/MSP430/MSP430GenRegisterInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>MSP430</a>/<a href='MSP430GenRegisterInfo.inc.html'>MSP430GenRegisterInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Target Register Enum Values                                                *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCTargetDesc.h.html#52" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCTargetDesc.h.html#52" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><b>class</b> <a class="type" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass" id="llvm::MCRegisterClass">MCRegisterClass</a>;</td></tr>
<tr><th id="16">16</th><td><b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass">MCRegisterClass</a> <dfn class="decl" id="llvm::MSP430MCRegisterClasses" title='llvm::MSP430MCRegisterClasses' data-ref="llvm::MSP430MCRegisterClasses" data-ref-filename="llvm..MSP430MCRegisterClasses">MSP430MCRegisterClasses</dfn>[];</td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>namespace</b> <span class="namespace">MSP430</span> {</td></tr>
<tr><th id="19">19</th><td><b>enum</b> {</td></tr>
<tr><th id="20">20</th><td>  <dfn class="enum" id="llvm::MSP430::NoRegister" title='llvm::MSP430::NoRegister' data-ref="llvm::MSP430::NoRegister" data-ref-filename="llvm..MSP430..NoRegister">NoRegister</dfn>,</td></tr>
<tr><th id="21">21</th><td>  <dfn class="enum" id="llvm::MSP430::CG" title='llvm::MSP430::CG' data-ref="llvm::MSP430::CG" data-ref-filename="llvm..MSP430..CG">CG</dfn> = <var>1</var>,</td></tr>
<tr><th id="22">22</th><td>  <dfn class="enum" id="llvm::MSP430::CGB" title='llvm::MSP430::CGB' data-ref="llvm::MSP430::CGB" data-ref-filename="llvm..MSP430..CGB">CGB</dfn> = <var>2</var>,</td></tr>
<tr><th id="23">23</th><td>  <dfn class="enum" id="llvm::MSP430::PC" title='llvm::MSP430::PC' data-ref="llvm::MSP430::PC" data-ref-filename="llvm..MSP430..PC">PC</dfn> = <var>3</var>,</td></tr>
<tr><th id="24">24</th><td>  <dfn class="enum" id="llvm::MSP430::PCB" title='llvm::MSP430::PCB' data-ref="llvm::MSP430::PCB" data-ref-filename="llvm..MSP430..PCB">PCB</dfn> = <var>4</var>,</td></tr>
<tr><th id="25">25</th><td>  <dfn class="enum" id="llvm::MSP430::SP" title='llvm::MSP430::SP' data-ref="llvm::MSP430::SP" data-ref-filename="llvm..MSP430..SP">SP</dfn> = <var>5</var>,</td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::MSP430::SPB" title='llvm::MSP430::SPB' data-ref="llvm::MSP430::SPB" data-ref-filename="llvm..MSP430..SPB">SPB</dfn> = <var>6</var>,</td></tr>
<tr><th id="27">27</th><td>  <dfn class="enum" id="llvm::MSP430::SR" title='llvm::MSP430::SR' data-ref="llvm::MSP430::SR" data-ref-filename="llvm..MSP430..SR">SR</dfn> = <var>7</var>,</td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="llvm::MSP430::SRB" title='llvm::MSP430::SRB' data-ref="llvm::MSP430::SRB" data-ref-filename="llvm..MSP430..SRB">SRB</dfn> = <var>8</var>,</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::MSP430::R4" title='llvm::MSP430::R4' data-ref="llvm::MSP430::R4" data-ref-filename="llvm..MSP430..R4">R4</dfn> = <var>9</var>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::MSP430::R5" title='llvm::MSP430::R5' data-ref="llvm::MSP430::R5" data-ref-filename="llvm..MSP430..R5">R5</dfn> = <var>10</var>,</td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::MSP430::R6" title='llvm::MSP430::R6' data-ref="llvm::MSP430::R6" data-ref-filename="llvm..MSP430..R6">R6</dfn> = <var>11</var>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::MSP430::R7" title='llvm::MSP430::R7' data-ref="llvm::MSP430::R7" data-ref-filename="llvm..MSP430..R7">R7</dfn> = <var>12</var>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::MSP430::R8" title='llvm::MSP430::R8' data-ref="llvm::MSP430::R8" data-ref-filename="llvm..MSP430..R8">R8</dfn> = <var>13</var>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::MSP430::R9" title='llvm::MSP430::R9' data-ref="llvm::MSP430::R9" data-ref-filename="llvm..MSP430..R9">R9</dfn> = <var>14</var>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::MSP430::R10" title='llvm::MSP430::R10' data-ref="llvm::MSP430::R10" data-ref-filename="llvm..MSP430..R10">R10</dfn> = <var>15</var>,</td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::MSP430::R11" title='llvm::MSP430::R11' data-ref="llvm::MSP430::R11" data-ref-filename="llvm..MSP430..R11">R11</dfn> = <var>16</var>,</td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::MSP430::R12" title='llvm::MSP430::R12' data-ref="llvm::MSP430::R12" data-ref-filename="llvm..MSP430..R12">R12</dfn> = <var>17</var>,</td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::MSP430::R13" title='llvm::MSP430::R13' data-ref="llvm::MSP430::R13" data-ref-filename="llvm..MSP430..R13">R13</dfn> = <var>18</var>,</td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::MSP430::R14" title='llvm::MSP430::R14' data-ref="llvm::MSP430::R14" data-ref-filename="llvm..MSP430..R14">R14</dfn> = <var>19</var>,</td></tr>
<tr><th id="40">40</th><td>  <dfn class="enum" id="llvm::MSP430::R15" title='llvm::MSP430::R15' data-ref="llvm::MSP430::R15" data-ref-filename="llvm..MSP430..R15">R15</dfn> = <var>20</var>,</td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::MSP430::R4B" title='llvm::MSP430::R4B' data-ref="llvm::MSP430::R4B" data-ref-filename="llvm..MSP430..R4B">R4B</dfn> = <var>21</var>,</td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="llvm::MSP430::R5B" title='llvm::MSP430::R5B' data-ref="llvm::MSP430::R5B" data-ref-filename="llvm..MSP430..R5B">R5B</dfn> = <var>22</var>,</td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="llvm::MSP430::R6B" title='llvm::MSP430::R6B' data-ref="llvm::MSP430::R6B" data-ref-filename="llvm..MSP430..R6B">R6B</dfn> = <var>23</var>,</td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::MSP430::R7B" title='llvm::MSP430::R7B' data-ref="llvm::MSP430::R7B" data-ref-filename="llvm..MSP430..R7B">R7B</dfn> = <var>24</var>,</td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::MSP430::R8B" title='llvm::MSP430::R8B' data-ref="llvm::MSP430::R8B" data-ref-filename="llvm..MSP430..R8B">R8B</dfn> = <var>25</var>,</td></tr>
<tr><th id="46">46</th><td>  <dfn class="enum" id="llvm::MSP430::R9B" title='llvm::MSP430::R9B' data-ref="llvm::MSP430::R9B" data-ref-filename="llvm..MSP430..R9B">R9B</dfn> = <var>26</var>,</td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="llvm::MSP430::R10B" title='llvm::MSP430::R10B' data-ref="llvm::MSP430::R10B" data-ref-filename="llvm..MSP430..R10B">R10B</dfn> = <var>27</var>,</td></tr>
<tr><th id="48">48</th><td>  <dfn class="enum" id="llvm::MSP430::R11B" title='llvm::MSP430::R11B' data-ref="llvm::MSP430::R11B" data-ref-filename="llvm..MSP430..R11B">R11B</dfn> = <var>28</var>,</td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="llvm::MSP430::R12B" title='llvm::MSP430::R12B' data-ref="llvm::MSP430::R12B" data-ref-filename="llvm..MSP430..R12B">R12B</dfn> = <var>29</var>,</td></tr>
<tr><th id="50">50</th><td>  <dfn class="enum" id="llvm::MSP430::R13B" title='llvm::MSP430::R13B' data-ref="llvm::MSP430::R13B" data-ref-filename="llvm..MSP430..R13B">R13B</dfn> = <var>30</var>,</td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="llvm::MSP430::R14B" title='llvm::MSP430::R14B' data-ref="llvm::MSP430::R14B" data-ref-filename="llvm..MSP430..R14B">R14B</dfn> = <var>31</var>,</td></tr>
<tr><th id="52">52</th><td>  <dfn class="enum" id="llvm::MSP430::R15B" title='llvm::MSP430::R15B' data-ref="llvm::MSP430::R15B" data-ref-filename="llvm..MSP430..R15B">R15B</dfn> = <var>32</var>,</td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="llvm::MSP430::NUM_TARGET_REGS" title='llvm::MSP430::NUM_TARGET_REGS' data-ref="llvm::MSP430::NUM_TARGET_REGS" data-ref-filename="llvm..MSP430..NUM_TARGET_REGS">NUM_TARGET_REGS</dfn> <i>// 33</i></td></tr>
<tr><th id="54">54</th><td>};</td></tr>
<tr><th id="55">55</th><td>} <i>// end namespace MSP430</i></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i>// Register classes</i></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><b>namespace</b> <span class="namespace">MSP430</span> {</td></tr>
<tr><th id="60">60</th><td><b>enum</b> {</td></tr>
<tr><th id="61">61</th><td>  <dfn class="enum" id="llvm::MSP430::GR8RegClassID" title='llvm::MSP430::GR8RegClassID' data-ref="llvm::MSP430::GR8RegClassID" data-ref-filename="llvm..MSP430..GR8RegClassID">GR8RegClassID</dfn> = <var>0</var>,</td></tr>
<tr><th id="62">62</th><td>  <dfn class="enum" id="llvm::MSP430::GR16RegClassID" title='llvm::MSP430::GR16RegClassID' data-ref="llvm::MSP430::GR16RegClassID" data-ref-filename="llvm..MSP430..GR16RegClassID">GR16RegClassID</dfn> = <var>1</var>,</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>};</td></tr>
<tr><th id="65">65</th><td>} <i>// end namespace MSP430</i></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i>// Subregister indices</i></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><b>namespace</b> <span class="namespace">MSP430</span> {</td></tr>
<tr><th id="71">71</th><td><b>enum</b> : uint16_t {</td></tr>
<tr><th id="72">72</th><td>  <dfn class="enum" id="llvm::MSP430::NoSubRegister" title='llvm::MSP430::NoSubRegister' data-ref="llvm::MSP430::NoSubRegister" data-ref-filename="llvm..MSP430..NoSubRegister">NoSubRegister</dfn>,</td></tr>
<tr><th id="73">73</th><td>  <dfn class="enum" id="llvm::MSP430::subreg_8bit" title='llvm::MSP430::subreg_8bit' data-ref="llvm::MSP430::subreg_8bit" data-ref-filename="llvm..MSP430..subreg_8bit">subreg_8bit</dfn>,	<i>// 1</i></td></tr>
<tr><th id="74">74</th><td>  <dfn class="enum" id="llvm::MSP430::NUM_TARGET_SUBREGS" title='llvm::MSP430::NUM_TARGET_SUBREGS' data-ref="llvm::MSP430::NUM_TARGET_SUBREGS" data-ref-filename="llvm..MSP430..NUM_TARGET_SUBREGS">NUM_TARGET_SUBREGS</dfn></td></tr>
<tr><th id="75">75</th><td>};</td></tr>
<tr><th id="76">76</th><td>} <i>// end namespace MSP430</i></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>// Register pressure sets enum.</i></td></tr>
<tr><th id="79">79</th><td><b>namespace</b> <span class="namespace">MSP430</span> {</td></tr>
<tr><th id="80">80</th><td><b>enum</b> <dfn class="type def" id="llvm::MSP430::RegisterPressureSets" title='llvm::MSP430::RegisterPressureSets' data-ref="llvm::MSP430::RegisterPressureSets" data-ref-filename="llvm..MSP430..RegisterPressureSets">RegisterPressureSets</dfn> {</td></tr>
<tr><th id="81">81</th><td>  <dfn class="enum" id="llvm::MSP430::GR8" title='llvm::MSP430::GR8' data-ref="llvm::MSP430::GR8" data-ref-filename="llvm..MSP430..GR8">GR8</dfn> = <var>0</var>,</td></tr>
<tr><th id="82">82</th><td>};</td></tr>
<tr><th id="83">83</th><td>} <i>// end namespace MSP430</i></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#<span data-ppcond="10">endif</span> // GET_REGINFO_ENUM</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="90">90</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="91">91</th><td><i>|* MC Register Information                                                    *|</i></td></tr>
<tr><th id="92">92</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="93">93</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="94">94</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="95">95</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#<span data-ppcond="98">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_MC_DESC">GET_REGINFO_MC_DESC</span></u></td></tr>
<tr><th id="99">99</th><td><u>#undef GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><b>extern</b> <em>const</em> MCPhysReg MSP430RegDiffLists[] = {</td></tr>
<tr><th id="104">104</th><td>  <i>/* 0 */</i> <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="105">105</th><td>  <i>/* 2 */</i> <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="106">106</th><td>  <i>/* 4 */</i> <var>2</var>, <var>0</var>,</td></tr>
<tr><th id="107">107</th><td>  <i>/* 6 */</i> <var>3</var>, <var>0</var>,</td></tr>
<tr><th id="108">108</th><td>  <i>/* 8 */</i> <var>12</var>, <var>0</var>,</td></tr>
<tr><th id="109">109</th><td>  <i>/* 10 */</i> <var>65519</var>, <var>0</var>,</td></tr>
<tr><th id="110">110</th><td>  <i>/* 12 */</i> <var>65524</var>, <var>0</var>,</td></tr>
<tr><th id="111">111</th><td>  <i>/* 14 */</i> <var>65531</var>, <var>0</var>,</td></tr>
<tr><th id="112">112</th><td>  <i>/* 16 */</i> <var>65535</var>, <var>0</var>,</td></tr>
<tr><th id="113">113</th><td>};</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><b>extern</b> <em>const</em> LaneBitmask MSP430LaneMaskLists[] = {</td></tr>
<tr><th id="116">116</th><td>  <i>/* 0 */</i> LaneBitmask(<var>0x0000000000000000</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="117">117</th><td>  <i>/* 2 */</i> LaneBitmask(<var>0x0000000000000001</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="118">118</th><td>};</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><b>extern</b> <em>const</em> uint16_t MSP430SubRegIdxLists[] = {</td></tr>
<tr><th id="121">121</th><td>  <i>/* 0 */</i> <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="122">122</th><td>};</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits MSP430SubRegIdxRanges[] = {</td></tr>
<tr><th id="125">125</th><td>  { <var>65535</var>, <var>65535</var> },</td></tr>
<tr><th id="126">126</th><td>  { <var>0</var>, <var>8</var> },	<i>// subreg_8bit</i></td></tr>
<tr><th id="127">127</th><td>};</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="131">131</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="132">132</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="133">133</th><td><u>#endif</u></td></tr>
<tr><th id="134">134</th><td><b>extern</b> <em>const</em> <em>char</em> MSP430RegStrings[] = {</td></tr>
<tr><th id="135">135</th><td>  <i>/* 0 */</i> <q>"R10\0"</q></td></tr>
<tr><th id="136">136</th><td>  <i>/* 4 */</i> <q>"R11\0"</q></td></tr>
<tr><th id="137">137</th><td>  <i>/* 8 */</i> <q>"R12\0"</q></td></tr>
<tr><th id="138">138</th><td>  <i>/* 12 */</i> <q>"R13\0"</q></td></tr>
<tr><th id="139">139</th><td>  <i>/* 16 */</i> <q>"R14\0"</q></td></tr>
<tr><th id="140">140</th><td>  <i>/* 20 */</i> <q>"R4\0"</q></td></tr>
<tr><th id="141">141</th><td>  <i>/* 23 */</i> <q>"R15\0"</q></td></tr>
<tr><th id="142">142</th><td>  <i>/* 27 */</i> <q>"R5\0"</q></td></tr>
<tr><th id="143">143</th><td>  <i>/* 30 */</i> <q>"R6\0"</q></td></tr>
<tr><th id="144">144</th><td>  <i>/* 33 */</i> <q>"R7\0"</q></td></tr>
<tr><th id="145">145</th><td>  <i>/* 36 */</i> <q>"R8\0"</q></td></tr>
<tr><th id="146">146</th><td>  <i>/* 39 */</i> <q>"R9\0"</q></td></tr>
<tr><th id="147">147</th><td>  <i>/* 42 */</i> <q>"R10B\0"</q></td></tr>
<tr><th id="148">148</th><td>  <i>/* 47 */</i> <q>"R11B\0"</q></td></tr>
<tr><th id="149">149</th><td>  <i>/* 52 */</i> <q>"R12B\0"</q></td></tr>
<tr><th id="150">150</th><td>  <i>/* 57 */</i> <q>"R13B\0"</q></td></tr>
<tr><th id="151">151</th><td>  <i>/* 62 */</i> <q>"R14B\0"</q></td></tr>
<tr><th id="152">152</th><td>  <i>/* 67 */</i> <q>"R4B\0"</q></td></tr>
<tr><th id="153">153</th><td>  <i>/* 71 */</i> <q>"R15B\0"</q></td></tr>
<tr><th id="154">154</th><td>  <i>/* 76 */</i> <q>"R5B\0"</q></td></tr>
<tr><th id="155">155</th><td>  <i>/* 80 */</i> <q>"R6B\0"</q></td></tr>
<tr><th id="156">156</th><td>  <i>/* 84 */</i> <q>"R7B\0"</q></td></tr>
<tr><th id="157">157</th><td>  <i>/* 88 */</i> <q>"R8B\0"</q></td></tr>
<tr><th id="158">158</th><td>  <i>/* 92 */</i> <q>"R9B\0"</q></td></tr>
<tr><th id="159">159</th><td>  <i>/* 96 */</i> <q>"PCB\0"</q></td></tr>
<tr><th id="160">160</th><td>  <i>/* 100 */</i> <q>"CGB\0"</q></td></tr>
<tr><th id="161">161</th><td>  <i>/* 104 */</i> <q>"SPB\0"</q></td></tr>
<tr><th id="162">162</th><td>  <i>/* 108 */</i> <q>"SRB\0"</q></td></tr>
<tr><th id="163">163</th><td>  <i>/* 112 */</i> <q>"PC\0"</q></td></tr>
<tr><th id="164">164</th><td>  <i>/* 115 */</i> <q>"CG\0"</q></td></tr>
<tr><th id="165">165</th><td>  <i>/* 118 */</i> <q>"SP\0"</q></td></tr>
<tr><th id="166">166</th><td>  <i>/* 121 */</i> <q>"SR\0"</q></td></tr>
<tr><th id="167">167</th><td>};</td></tr>
<tr><th id="168">168</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="169">169</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="170">170</th><td><u>#endif</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><b>extern</b> <em>const</em> MCRegisterDesc MSP430RegDesc[] = { <i>// Descriptors</i></td></tr>
<tr><th id="173">173</th><td>  { <var>3</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="174">174</th><td>  { <var>115</var>, <var>2</var>, <var>1</var>, <var>0</var>, <var>0</var>, <var>2</var> },</td></tr>
<tr><th id="175">175</th><td>  { <var>100</var>, <var>1</var>, <var>16</var>, <var>1</var>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="176">176</th><td>  { <var>112</var>, <var>2</var>, <var>1</var>, <var>0</var>, <var>32</var>, <var>2</var> },</td></tr>
<tr><th id="177">177</th><td>  { <var>96</var>, <var>1</var>, <var>16</var>, <var>1</var>, <var>32</var>, <var>0</var> },</td></tr>
<tr><th id="178">178</th><td>  { <var>118</var>, <var>2</var>, <var>1</var>, <var>0</var>, <var>64</var>, <var>2</var> },</td></tr>
<tr><th id="179">179</th><td>  { <var>104</var>, <var>1</var>, <var>16</var>, <var>1</var>, <var>64</var>, <var>0</var> },</td></tr>
<tr><th id="180">180</th><td>  { <var>121</var>, <var>2</var>, <var>1</var>, <var>0</var>, <var>96</var>, <var>2</var> },</td></tr>
<tr><th id="181">181</th><td>  { <var>108</var>, <var>1</var>, <var>16</var>, <var>1</var>, <var>96</var>, <var>0</var> },</td></tr>
<tr><th id="182">182</th><td>  { <var>20</var>, <var>8</var>, <var>1</var>, <var>0</var>, <var>225</var>, <var>2</var> },</td></tr>
<tr><th id="183">183</th><td>  { <var>27</var>, <var>8</var>, <var>1</var>, <var>0</var>, <var>225</var>, <var>2</var> },</td></tr>
<tr><th id="184">184</th><td>  { <var>30</var>, <var>8</var>, <var>1</var>, <var>0</var>, <var>225</var>, <var>2</var> },</td></tr>
<tr><th id="185">185</th><td>  { <var>33</var>, <var>8</var>, <var>1</var>, <var>0</var>, <var>225</var>, <var>2</var> },</td></tr>
<tr><th id="186">186</th><td>  { <var>36</var>, <var>8</var>, <var>1</var>, <var>0</var>, <var>225</var>, <var>2</var> },</td></tr>
<tr><th id="187">187</th><td>  { <var>39</var>, <var>8</var>, <var>1</var>, <var>0</var>, <var>225</var>, <var>2</var> },</td></tr>
<tr><th id="188">188</th><td>  { <var>0</var>, <var>8</var>, <var>1</var>, <var>0</var>, <var>225</var>, <var>2</var> },</td></tr>
<tr><th id="189">189</th><td>  { <var>4</var>, <var>8</var>, <var>1</var>, <var>0</var>, <var>225</var>, <var>2</var> },</td></tr>
<tr><th id="190">190</th><td>  { <var>8</var>, <var>8</var>, <var>1</var>, <var>0</var>, <var>225</var>, <var>2</var> },</td></tr>
<tr><th id="191">191</th><td>  { <var>12</var>, <var>8</var>, <var>1</var>, <var>0</var>, <var>225</var>, <var>2</var> },</td></tr>
<tr><th id="192">192</th><td>  { <var>16</var>, <var>8</var>, <var>1</var>, <var>0</var>, <var>225</var>, <var>2</var> },</td></tr>
<tr><th id="193">193</th><td>  { <var>23</var>, <var>8</var>, <var>1</var>, <var>0</var>, <var>225</var>, <var>2</var> },</td></tr>
<tr><th id="194">194</th><td>  { <var>67</var>, <var>1</var>, <var>12</var>, <var>1</var>, <var>161</var>, <var>0</var> },</td></tr>
<tr><th id="195">195</th><td>  { <var>76</var>, <var>1</var>, <var>12</var>, <var>1</var>, <var>161</var>, <var>0</var> },</td></tr>
<tr><th id="196">196</th><td>  { <var>80</var>, <var>1</var>, <var>12</var>, <var>1</var>, <var>161</var>, <var>0</var> },</td></tr>
<tr><th id="197">197</th><td>  { <var>84</var>, <var>1</var>, <var>12</var>, <var>1</var>, <var>161</var>, <var>0</var> },</td></tr>
<tr><th id="198">198</th><td>  { <var>88</var>, <var>1</var>, <var>12</var>, <var>1</var>, <var>161</var>, <var>0</var> },</td></tr>
<tr><th id="199">199</th><td>  { <var>92</var>, <var>1</var>, <var>12</var>, <var>1</var>, <var>161</var>, <var>0</var> },</td></tr>
<tr><th id="200">200</th><td>  { <var>42</var>, <var>1</var>, <var>12</var>, <var>1</var>, <var>161</var>, <var>0</var> },</td></tr>
<tr><th id="201">201</th><td>  { <var>47</var>, <var>1</var>, <var>12</var>, <var>1</var>, <var>161</var>, <var>0</var> },</td></tr>
<tr><th id="202">202</th><td>  { <var>52</var>, <var>1</var>, <var>12</var>, <var>1</var>, <var>161</var>, <var>0</var> },</td></tr>
<tr><th id="203">203</th><td>  { <var>57</var>, <var>1</var>, <var>12</var>, <var>1</var>, <var>161</var>, <var>0</var> },</td></tr>
<tr><th id="204">204</th><td>  { <var>62</var>, <var>1</var>, <var>12</var>, <var>1</var>, <var>161</var>, <var>0</var> },</td></tr>
<tr><th id="205">205</th><td>  { <var>71</var>, <var>1</var>, <var>12</var>, <var>1</var>, <var>161</var>, <var>0</var> },</td></tr>
<tr><th id="206">206</th><td>};</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><b>extern</b> <em>const</em> MCPhysReg MSP430RegUnitRoots[][<var>2</var>] = {</td></tr>
<tr><th id="209">209</th><td>  { MSP430::CGB },</td></tr>
<tr><th id="210">210</th><td>  { MSP430::PCB },</td></tr>
<tr><th id="211">211</th><td>  { MSP430::SPB },</td></tr>
<tr><th id="212">212</th><td>  { MSP430::SRB },</td></tr>
<tr><th id="213">213</th><td>  { MSP430::R4B },</td></tr>
<tr><th id="214">214</th><td>  { MSP430::R5B },</td></tr>
<tr><th id="215">215</th><td>  { MSP430::R6B },</td></tr>
<tr><th id="216">216</th><td>  { MSP430::R7B },</td></tr>
<tr><th id="217">217</th><td>  { MSP430::R8B },</td></tr>
<tr><th id="218">218</th><td>  { MSP430::R9B },</td></tr>
<tr><th id="219">219</th><td>  { MSP430::R10B },</td></tr>
<tr><th id="220">220</th><td>  { MSP430::R11B },</td></tr>
<tr><th id="221">221</th><td>  { MSP430::R12B },</td></tr>
<tr><th id="222">222</th><td>  { MSP430::R13B },</td></tr>
<tr><th id="223">223</th><td>  { MSP430::R14B },</td></tr>
<tr><th id="224">224</th><td>  { MSP430::R15B },</td></tr>
<tr><th id="225">225</th><td>};</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><b>namespace</b> {     <i>// Register classes...</i></td></tr>
<tr><th id="228">228</th><td>  <i>// GR8 Register Class...</i></td></tr>
<tr><th id="229">229</th><td>  <em>const</em> MCPhysReg GR8[] = {</td></tr>
<tr><th id="230">230</th><td>    MSP430::R12B, MSP430::R13B, MSP430::R14B, MSP430::R15B, MSP430::R11B, MSP430::R10B, MSP430::R9B, MSP430::R8B, MSP430::R7B, MSP430::R6B, MSP430::R5B, MSP430::R4B, MSP430::PCB, MSP430::SPB, MSP430::SRB, MSP430::CGB, </td></tr>
<tr><th id="231">231</th><td>  };</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <i>// GR8 Bit set.</i></td></tr>
<tr><th id="234">234</th><td>  <em>const</em> uint8_t GR8Bits[] = {</td></tr>
<tr><th id="235">235</th><td>    <var>0x54</var>, <var>0x01</var>, <var>0xe0</var>, <var>0xff</var>, <var>0x01</var>, </td></tr>
<tr><th id="236">236</th><td>  };</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <i>// GR16 Register Class...</i></td></tr>
<tr><th id="239">239</th><td>  <em>const</em> MCPhysReg GR16[] = {</td></tr>
<tr><th id="240">240</th><td>    MSP430::R12, MSP430::R13, MSP430::R14, MSP430::R15, MSP430::R11, MSP430::R10, MSP430::R9, MSP430::R8, MSP430::R7, MSP430::R6, MSP430::R5, MSP430::R4, MSP430::PC, MSP430::SP, MSP430::SR, MSP430::CG, </td></tr>
<tr><th id="241">241</th><td>  };</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <i>// GR16 Bit set.</i></td></tr>
<tr><th id="244">244</th><td>  <em>const</em> uint8_t GR16Bits[] = {</td></tr>
<tr><th id="245">245</th><td>    <var>0xaa</var>, <var>0xfe</var>, <var>0x1f</var>, </td></tr>
<tr><th id="246">246</th><td>  };</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="252">252</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="253">253</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="254">254</th><td><u>#endif</u></td></tr>
<tr><th id="255">255</th><td><b>extern</b> <em>const</em> <em>char</em> MSP430RegClassStrings[] = {</td></tr>
<tr><th id="256">256</th><td>  <i>/* 0 */</i> <q>"GR16\0"</q></td></tr>
<tr><th id="257">257</th><td>  <i>/* 5 */</i> <q>"GR8\0"</q></td></tr>
<tr><th id="258">258</th><td>};</td></tr>
<tr><th id="259">259</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="260">260</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="261">261</th><td><u>#endif</u></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><b>extern</b> <em>const</em> MCRegisterClass MSP430MCRegisterClasses[] = {</td></tr>
<tr><th id="264">264</th><td>  { GR8, GR8Bits, <var>5</var>, <var>16</var>, <b>sizeof</b>(GR8Bits), MSP430::GR8RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="265">265</th><td>  { GR16, GR16Bits, <var>0</var>, <var>16</var>, <b>sizeof</b>(GR16Bits), MSP430::GR16RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="266">266</th><td>};</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><i>// MSP430 Dwarf&lt;-&gt;LLVM register mappings.</i></td></tr>
<tr><th id="269">269</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MSP430DwarfFlavour0Dwarf2L[] = {</td></tr>
<tr><th id="270">270</th><td>  { <var>0U</var>, MSP430::PCB },</td></tr>
<tr><th id="271">271</th><td>  { <var>1U</var>, MSP430::SPB },</td></tr>
<tr><th id="272">272</th><td>  { <var>2U</var>, MSP430::SRB },</td></tr>
<tr><th id="273">273</th><td>  { <var>3U</var>, MSP430::CGB },</td></tr>
<tr><th id="274">274</th><td>  { <var>4U</var>, MSP430::R4B },</td></tr>
<tr><th id="275">275</th><td>  { <var>5U</var>, MSP430::R5B },</td></tr>
<tr><th id="276">276</th><td>  { <var>6U</var>, MSP430::R6B },</td></tr>
<tr><th id="277">277</th><td>  { <var>7U</var>, MSP430::R7B },</td></tr>
<tr><th id="278">278</th><td>  { <var>8U</var>, MSP430::R8B },</td></tr>
<tr><th id="279">279</th><td>  { <var>9U</var>, MSP430::R9B },</td></tr>
<tr><th id="280">280</th><td>  { <var>10U</var>, MSP430::R10B },</td></tr>
<tr><th id="281">281</th><td>  { <var>11U</var>, MSP430::R11B },</td></tr>
<tr><th id="282">282</th><td>  { <var>12U</var>, MSP430::R12B },</td></tr>
<tr><th id="283">283</th><td>  { <var>13U</var>, MSP430::R13B },</td></tr>
<tr><th id="284">284</th><td>  { <var>14U</var>, MSP430::R14B },</td></tr>
<tr><th id="285">285</th><td>  { <var>15U</var>, MSP430::R15B },</td></tr>
<tr><th id="286">286</th><td>};</td></tr>
<tr><th id="287">287</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MSP430DwarfFlavour0Dwarf2LSize = array_lengthof(MSP430DwarfFlavour0Dwarf2L);</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MSP430EHFlavour0Dwarf2L[] = {</td></tr>
<tr><th id="290">290</th><td>  { <var>0U</var>, MSP430::PCB },</td></tr>
<tr><th id="291">291</th><td>  { <var>1U</var>, MSP430::SPB },</td></tr>
<tr><th id="292">292</th><td>  { <var>2U</var>, MSP430::SRB },</td></tr>
<tr><th id="293">293</th><td>  { <var>3U</var>, MSP430::CGB },</td></tr>
<tr><th id="294">294</th><td>  { <var>4U</var>, MSP430::R4B },</td></tr>
<tr><th id="295">295</th><td>  { <var>5U</var>, MSP430::R5B },</td></tr>
<tr><th id="296">296</th><td>  { <var>6U</var>, MSP430::R6B },</td></tr>
<tr><th id="297">297</th><td>  { <var>7U</var>, MSP430::R7B },</td></tr>
<tr><th id="298">298</th><td>  { <var>8U</var>, MSP430::R8B },</td></tr>
<tr><th id="299">299</th><td>  { <var>9U</var>, MSP430::R9B },</td></tr>
<tr><th id="300">300</th><td>  { <var>10U</var>, MSP430::R10B },</td></tr>
<tr><th id="301">301</th><td>  { <var>11U</var>, MSP430::R11B },</td></tr>
<tr><th id="302">302</th><td>  { <var>12U</var>, MSP430::R12B },</td></tr>
<tr><th id="303">303</th><td>  { <var>13U</var>, MSP430::R13B },</td></tr>
<tr><th id="304">304</th><td>  { <var>14U</var>, MSP430::R14B },</td></tr>
<tr><th id="305">305</th><td>  { <var>15U</var>, MSP430::R15B },</td></tr>
<tr><th id="306">306</th><td>};</td></tr>
<tr><th id="307">307</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MSP430EHFlavour0Dwarf2LSize = array_lengthof(MSP430EHFlavour0Dwarf2L);</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MSP430DwarfFlavour0L2Dwarf[] = {</td></tr>
<tr><th id="310">310</th><td>  { MSP430::CG, <var>3U</var> },</td></tr>
<tr><th id="311">311</th><td>  { MSP430::CGB, <var>3U</var> },</td></tr>
<tr><th id="312">312</th><td>  { MSP430::PC, <var>0U</var> },</td></tr>
<tr><th id="313">313</th><td>  { MSP430::PCB, <var>0U</var> },</td></tr>
<tr><th id="314">314</th><td>  { MSP430::SP, <var>1U</var> },</td></tr>
<tr><th id="315">315</th><td>  { MSP430::SPB, <var>1U</var> },</td></tr>
<tr><th id="316">316</th><td>  { MSP430::SR, <var>2U</var> },</td></tr>
<tr><th id="317">317</th><td>  { MSP430::SRB, <var>2U</var> },</td></tr>
<tr><th id="318">318</th><td>  { MSP430::R4, <var>4U</var> },</td></tr>
<tr><th id="319">319</th><td>  { MSP430::R5, <var>5U</var> },</td></tr>
<tr><th id="320">320</th><td>  { MSP430::R6, <var>6U</var> },</td></tr>
<tr><th id="321">321</th><td>  { MSP430::R7, <var>7U</var> },</td></tr>
<tr><th id="322">322</th><td>  { MSP430::R8, <var>8U</var> },</td></tr>
<tr><th id="323">323</th><td>  { MSP430::R9, <var>9U</var> },</td></tr>
<tr><th id="324">324</th><td>  { MSP430::R10, <var>10U</var> },</td></tr>
<tr><th id="325">325</th><td>  { MSP430::R11, <var>11U</var> },</td></tr>
<tr><th id="326">326</th><td>  { MSP430::R12, <var>12U</var> },</td></tr>
<tr><th id="327">327</th><td>  { MSP430::R13, <var>13U</var> },</td></tr>
<tr><th id="328">328</th><td>  { MSP430::R14, <var>14U</var> },</td></tr>
<tr><th id="329">329</th><td>  { MSP430::R15, <var>15U</var> },</td></tr>
<tr><th id="330">330</th><td>  { MSP430::R4B, <var>4U</var> },</td></tr>
<tr><th id="331">331</th><td>  { MSP430::R5B, <var>5U</var> },</td></tr>
<tr><th id="332">332</th><td>  { MSP430::R6B, <var>6U</var> },</td></tr>
<tr><th id="333">333</th><td>  { MSP430::R7B, <var>7U</var> },</td></tr>
<tr><th id="334">334</th><td>  { MSP430::R8B, <var>8U</var> },</td></tr>
<tr><th id="335">335</th><td>  { MSP430::R9B, <var>9U</var> },</td></tr>
<tr><th id="336">336</th><td>  { MSP430::R10B, <var>10U</var> },</td></tr>
<tr><th id="337">337</th><td>  { MSP430::R11B, <var>11U</var> },</td></tr>
<tr><th id="338">338</th><td>  { MSP430::R12B, <var>12U</var> },</td></tr>
<tr><th id="339">339</th><td>  { MSP430::R13B, <var>13U</var> },</td></tr>
<tr><th id="340">340</th><td>  { MSP430::R14B, <var>14U</var> },</td></tr>
<tr><th id="341">341</th><td>  { MSP430::R15B, <var>15U</var> },</td></tr>
<tr><th id="342">342</th><td>};</td></tr>
<tr><th id="343">343</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MSP430DwarfFlavour0L2DwarfSize = array_lengthof(MSP430DwarfFlavour0L2Dwarf);</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MSP430EHFlavour0L2Dwarf[] = {</td></tr>
<tr><th id="346">346</th><td>  { MSP430::CG, <var>3U</var> },</td></tr>
<tr><th id="347">347</th><td>  { MSP430::CGB, <var>3U</var> },</td></tr>
<tr><th id="348">348</th><td>  { MSP430::PC, <var>0U</var> },</td></tr>
<tr><th id="349">349</th><td>  { MSP430::PCB, <var>0U</var> },</td></tr>
<tr><th id="350">350</th><td>  { MSP430::SP, <var>1U</var> },</td></tr>
<tr><th id="351">351</th><td>  { MSP430::SPB, <var>1U</var> },</td></tr>
<tr><th id="352">352</th><td>  { MSP430::SR, <var>2U</var> },</td></tr>
<tr><th id="353">353</th><td>  { MSP430::SRB, <var>2U</var> },</td></tr>
<tr><th id="354">354</th><td>  { MSP430::R4, <var>4U</var> },</td></tr>
<tr><th id="355">355</th><td>  { MSP430::R5, <var>5U</var> },</td></tr>
<tr><th id="356">356</th><td>  { MSP430::R6, <var>6U</var> },</td></tr>
<tr><th id="357">357</th><td>  { MSP430::R7, <var>7U</var> },</td></tr>
<tr><th id="358">358</th><td>  { MSP430::R8, <var>8U</var> },</td></tr>
<tr><th id="359">359</th><td>  { MSP430::R9, <var>9U</var> },</td></tr>
<tr><th id="360">360</th><td>  { MSP430::R10, <var>10U</var> },</td></tr>
<tr><th id="361">361</th><td>  { MSP430::R11, <var>11U</var> },</td></tr>
<tr><th id="362">362</th><td>  { MSP430::R12, <var>12U</var> },</td></tr>
<tr><th id="363">363</th><td>  { MSP430::R13, <var>13U</var> },</td></tr>
<tr><th id="364">364</th><td>  { MSP430::R14, <var>14U</var> },</td></tr>
<tr><th id="365">365</th><td>  { MSP430::R15, <var>15U</var> },</td></tr>
<tr><th id="366">366</th><td>  { MSP430::R4B, <var>4U</var> },</td></tr>
<tr><th id="367">367</th><td>  { MSP430::R5B, <var>5U</var> },</td></tr>
<tr><th id="368">368</th><td>  { MSP430::R6B, <var>6U</var> },</td></tr>
<tr><th id="369">369</th><td>  { MSP430::R7B, <var>7U</var> },</td></tr>
<tr><th id="370">370</th><td>  { MSP430::R8B, <var>8U</var> },</td></tr>
<tr><th id="371">371</th><td>  { MSP430::R9B, <var>9U</var> },</td></tr>
<tr><th id="372">372</th><td>  { MSP430::R10B, <var>10U</var> },</td></tr>
<tr><th id="373">373</th><td>  { MSP430::R11B, <var>11U</var> },</td></tr>
<tr><th id="374">374</th><td>  { MSP430::R12B, <var>12U</var> },</td></tr>
<tr><th id="375">375</th><td>  { MSP430::R13B, <var>13U</var> },</td></tr>
<tr><th id="376">376</th><td>  { MSP430::R14B, <var>14U</var> },</td></tr>
<tr><th id="377">377</th><td>  { MSP430::R15B, <var>15U</var> },</td></tr>
<tr><th id="378">378</th><td>};</td></tr>
<tr><th id="379">379</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MSP430EHFlavour0L2DwarfSize = array_lengthof(MSP430EHFlavour0L2Dwarf);</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><b>extern</b> <em>const</em> uint16_t MSP430RegEncodingTable[] = {</td></tr>
<tr><th id="382">382</th><td>  <var>0</var>,</td></tr>
<tr><th id="383">383</th><td>  <var>3</var>,</td></tr>
<tr><th id="384">384</th><td>  <var>3</var>,</td></tr>
<tr><th id="385">385</th><td>  <var>0</var>,</td></tr>
<tr><th id="386">386</th><td>  <var>0</var>,</td></tr>
<tr><th id="387">387</th><td>  <var>1</var>,</td></tr>
<tr><th id="388">388</th><td>  <var>1</var>,</td></tr>
<tr><th id="389">389</th><td>  <var>2</var>,</td></tr>
<tr><th id="390">390</th><td>  <var>2</var>,</td></tr>
<tr><th id="391">391</th><td>  <var>4</var>,</td></tr>
<tr><th id="392">392</th><td>  <var>5</var>,</td></tr>
<tr><th id="393">393</th><td>  <var>6</var>,</td></tr>
<tr><th id="394">394</th><td>  <var>7</var>,</td></tr>
<tr><th id="395">395</th><td>  <var>8</var>,</td></tr>
<tr><th id="396">396</th><td>  <var>9</var>,</td></tr>
<tr><th id="397">397</th><td>  <var>10</var>,</td></tr>
<tr><th id="398">398</th><td>  <var>11</var>,</td></tr>
<tr><th id="399">399</th><td>  <var>12</var>,</td></tr>
<tr><th id="400">400</th><td>  <var>13</var>,</td></tr>
<tr><th id="401">401</th><td>  <var>14</var>,</td></tr>
<tr><th id="402">402</th><td>  <var>15</var>,</td></tr>
<tr><th id="403">403</th><td>  <var>4</var>,</td></tr>
<tr><th id="404">404</th><td>  <var>5</var>,</td></tr>
<tr><th id="405">405</th><td>  <var>6</var>,</td></tr>
<tr><th id="406">406</th><td>  <var>7</var>,</td></tr>
<tr><th id="407">407</th><td>  <var>8</var>,</td></tr>
<tr><th id="408">408</th><td>  <var>9</var>,</td></tr>
<tr><th id="409">409</th><td>  <var>10</var>,</td></tr>
<tr><th id="410">410</th><td>  <var>11</var>,</td></tr>
<tr><th id="411">411</th><td>  <var>12</var>,</td></tr>
<tr><th id="412">412</th><td>  <var>13</var>,</td></tr>
<tr><th id="413">413</th><td>  <var>14</var>,</td></tr>
<tr><th id="414">414</th><td>  <var>15</var>,</td></tr>
<tr><th id="415">415</th><td>};</td></tr>
<tr><th id="416">416</th><td><em>static</em> <b>inline</b> <em>void</em> InitMSP430MCRegisterInfo(MCRegisterInfo *RI, <em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour = <var>0</var>, <em>unsigned</em> EHFlavour = <var>0</var>, <em>unsigned</em> PC = <var>0</var>) {</td></tr>
<tr><th id="417">417</th><td>  RI-&gt;InitMCRegisterInfo(MSP430RegDesc, <var>33</var>, RA, PC, MSP430MCRegisterClasses, <var>2</var>, MSP430RegUnitRoots, <var>16</var>, MSP430RegDiffLists, MSP430LaneMaskLists, MSP430RegStrings, MSP430RegClassStrings, MSP430SubRegIdxLists, <var>2</var>,</td></tr>
<tr><th id="418">418</th><td>MSP430SubRegIdxRanges, MSP430RegEncodingTable);</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="421">421</th><td>  <b>default</b>:</td></tr>
<tr><th id="422">422</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="423">423</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="424">424</th><td>    RI-&gt;mapDwarfRegsToLLVMRegs(MSP430DwarfFlavour0Dwarf2L, MSP430DwarfFlavour0Dwarf2LSize, <b>false</b>);</td></tr>
<tr><th id="425">425</th><td>    <b>break</b>;</td></tr>
<tr><th id="426">426</th><td>  }</td></tr>
<tr><th id="427">427</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="428">428</th><td>  <b>default</b>:</td></tr>
<tr><th id="429">429</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="430">430</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="431">431</th><td>    RI-&gt;mapDwarfRegsToLLVMRegs(MSP430EHFlavour0Dwarf2L, MSP430EHFlavour0Dwarf2LSize, <b>true</b>);</td></tr>
<tr><th id="432">432</th><td>    <b>break</b>;</td></tr>
<tr><th id="433">433</th><td>  }</td></tr>
<tr><th id="434">434</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="435">435</th><td>  <b>default</b>:</td></tr>
<tr><th id="436">436</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="437">437</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="438">438</th><td>    RI-&gt;mapLLVMRegsToDwarfRegs(MSP430DwarfFlavour0L2Dwarf, MSP430DwarfFlavour0L2DwarfSize, <b>false</b>);</td></tr>
<tr><th id="439">439</th><td>    <b>break</b>;</td></tr>
<tr><th id="440">440</th><td>  }</td></tr>
<tr><th id="441">441</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="442">442</th><td>  <b>default</b>:</td></tr>
<tr><th id="443">443</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="444">444</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="445">445</th><td>    RI-&gt;mapLLVMRegsToDwarfRegs(MSP430EHFlavour0L2Dwarf, MSP430EHFlavour0L2DwarfSize, <b>true</b>);</td></tr>
<tr><th id="446">446</th><td>    <b>break</b>;</td></tr>
<tr><th id="447">447</th><td>  }</td></tr>
<tr><th id="448">448</th><td>}</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><u>#<span data-ppcond="98">endif</span> // GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="455">455</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="456">456</th><td><i>|* Register Information Header Fragment                                       *|</i></td></tr>
<tr><th id="457">457</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="458">458</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="459">459</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="460">460</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><u>#<span data-ppcond="463">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</span></u></td></tr>
<tr><th id="464">464</th><td><u>#undef GET_REGINFO_HEADER</u></td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><u>#include "llvm/CodeGen/TargetRegisterInfo.h"</u></td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><b>class</b> MSP430FrameLowering;</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><b>struct</b> MSP430GenRegisterInfo : <b>public</b> TargetRegisterInfo {</td></tr>
<tr><th id="473">473</th><td>  <b>explicit</b> MSP430GenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> D = <var>0</var>, <em>unsigned</em> E = <var>0</var>,</td></tr>
<tr><th id="474">474</th><td>      <em>unsigned</em> PC = <var>0</var>, <em>unsigned</em> HwMode = <var>0</var>);</td></tr>
<tr><th id="475">475</th><td>  <em>unsigned</em> composeSubRegIndicesImpl(<em>unsigned</em>, <em>unsigned</em>) <em>const</em> override;</td></tr>
<tr><th id="476">476</th><td>  LaneBitmask composeSubRegIndexLaneMaskImpl(<em>unsigned</em>, LaneBitmask) <em>const</em> override;</td></tr>
<tr><th id="477">477</th><td>  LaneBitmask reverseComposeSubRegIndexLaneMaskImpl(<em>unsigned</em>, LaneBitmask) <em>const</em> override;</td></tr>
<tr><th id="478">478</th><td>  <em>const</em> TargetRegisterClass *getSubClassWithSubReg(<em>const</em> TargetRegisterClass *, <em>unsigned</em>) <em>const</em> override;</td></tr>
<tr><th id="479">479</th><td>  <em>const</em> RegClassWeight &amp;getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> override;</td></tr>
<tr><th id="480">480</th><td>  <em>unsigned</em> getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> override;</td></tr>
<tr><th id="481">481</th><td>  <em>unsigned</em> getNumRegPressureSets() <em>const</em> override;</td></tr>
<tr><th id="482">482</th><td>  <em>const</em> <em>char</em> *getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> override;</td></tr>
<tr><th id="483">483</th><td>  <em>unsigned</em> getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> override;</td></tr>
<tr><th id="484">484</th><td>  <em>const</em> <em>int</em> *getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> override;</td></tr>
<tr><th id="485">485</th><td>  <em>const</em> <em>int</em> *getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> override;</td></tr>
<tr><th id="486">486</th><td>  ArrayRef&lt;<em>const</em> <em>char</em> *&gt; getRegMaskNames() <em>const</em> override;</td></tr>
<tr><th id="487">487</th><td>  ArrayRef&lt;<em>const</em> uint32_t *&gt; getRegMasks() <em>const</em> override;</td></tr>
<tr><th id="488">488</th><td>  <i class="doc">/// Devirtualized TargetFrameLowering.</i></td></tr>
<tr><th id="489">489</th><td>  <em>static</em> <em>const</em> MSP430FrameLowering *getFrameLowering(</td></tr>
<tr><th id="490">490</th><td>      <em>const</em> MachineFunction &amp;MF);</td></tr>
<tr><th id="491">491</th><td>};</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><b>namespace</b> MSP430 { <i>// Register classes</i></td></tr>
<tr><th id="494">494</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GR8RegClass;</td></tr>
<tr><th id="495">495</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GR16RegClass;</td></tr>
<tr><th id="496">496</th><td>} <i>// end namespace MSP430</i></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><u>#<span data-ppcond="463">endif</span> // GET_REGINFO_HEADER</u></td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="503">503</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="504">504</th><td><i>|* Target Register and Register Classes Information                           *|</i></td></tr>
<tr><th id="505">505</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="506">506</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="507">507</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="508">508</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><u>#<span data-ppcond="511">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</span></u></td></tr>
<tr><th id="512">512</th><td><u>#undef GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><b>extern</b> <em>const</em> MCRegisterClass MSP430MCRegisterClasses[];</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td><em>static</em> <em>const</em> MVT::SimpleValueType VTLists[] = {</td></tr>
<tr><th id="519">519</th><td>  <i>/* 0 */</i> MVT::i8, MVT::Other,</td></tr>
<tr><th id="520">520</th><td>  <i>/* 2 */</i> MVT::i16, MVT::Other,</td></tr>
<tr><th id="521">521</th><td>};</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> SubRegIndexNameTable[] = { <q>"subreg_8bit"</q>, <q>""</q> };</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><em>static</em> <em>const</em> LaneBitmask SubRegIndexLaneMaskTable[] = {</td></tr>
<tr><th id="527">527</th><td>  LaneBitmask::getAll(),</td></tr>
<tr><th id="528">528</th><td>  LaneBitmask(<var>0x0000000000000001</var>), <i>// subreg_8bit</i></td></tr>
<tr><th id="529">529</th><td> };</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><em>static</em> <em>const</em> TargetRegisterInfo::RegClassInfo RegClassInfos[] = {</td></tr>
<tr><th id="534">534</th><td>  <i>// Mode = 0 (Default)</i></td></tr>
<tr><th id="535">535</th><td>  { <var>8</var>, <var>8</var>, <var>8</var>, VTLists+<var>0</var> },    <i>// GR8</i></td></tr>
<tr><th id="536">536</th><td>  { <var>16</var>, <var>16</var>, <var>16</var>, VTLists+<var>2</var> },    <i>// GR16</i></td></tr>
<tr><th id="537">537</th><td>};</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> NullRegClasses[] = { <b>nullptr</b> };</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><em>static</em> <em>const</em> uint32_t GR8SubClassMask[] = {</td></tr>
<tr><th id="542">542</th><td>  <var>0x00000001</var>, </td></tr>
<tr><th id="543">543</th><td>  <var>0x00000002</var>, <i>// subreg_8bit</i></td></tr>
<tr><th id="544">544</th><td>};</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><em>static</em> <em>const</em> uint32_t GR16SubClassMask[] = {</td></tr>
<tr><th id="547">547</th><td>  <var>0x00000002</var>, </td></tr>
<tr><th id="548">548</th><td>};</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td><em>static</em> <em>const</em> uint16_t SuperRegIdxSeqs[] = {</td></tr>
<tr><th id="551">551</th><td>  <i>/* 0 */</i> <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="552">552</th><td>};</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><b>namespace</b> MSP430 {   <i>// Register class instances</i></td></tr>
<tr><th id="556">556</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GR8RegClass = {</td></tr>
<tr><th id="557">557</th><td>    &amp;MSP430MCRegisterClasses[GR8RegClassID],</td></tr>
<tr><th id="558">558</th><td>    GR8SubClassMask,</td></tr>
<tr><th id="559">559</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="560">560</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="561">561</th><td>    <var>0</var>,</td></tr>
<tr><th id="562">562</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="563">563</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="564">564</th><td>    NullRegClasses,</td></tr>
<tr><th id="565">565</th><td>    <b>nullptr</b></td></tr>
<tr><th id="566">566</th><td>  };</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GR16RegClass = {</td></tr>
<tr><th id="569">569</th><td>    &amp;MSP430MCRegisterClasses[GR16RegClassID],</td></tr>
<tr><th id="570">570</th><td>    GR16SubClassMask,</td></tr>
<tr><th id="571">571</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="572">572</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="573">573</th><td>    <var>0</var>,</td></tr>
<tr><th id="574">574</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="575">575</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="576">576</th><td>    NullRegClasses,</td></tr>
<tr><th id="577">577</th><td>    <b>nullptr</b></td></tr>
<tr><th id="578">578</th><td>  };</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>} <i>// end namespace MSP430</i></td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td><b>namespace</b> {</td></tr>
<tr><th id="583">583</th><td>  <em>const</em> TargetRegisterClass *<em>const</em> RegisterClasses[] = {</td></tr>
<tr><th id="584">584</th><td>    &amp;MSP430::GR8RegClass,</td></tr>
<tr><th id="585">585</th><td>    &amp;MSP430::GR16RegClass,</td></tr>
<tr><th id="586">586</th><td>  };</td></tr>
<tr><th id="587">587</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><em>static</em> <em>const</em> TargetRegisterInfoDesc MSP430RegInfoDesc[] = { <i>// Extra Descriptors</i></td></tr>
<tr><th id="590">590</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="591">591</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="592">592</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="593">593</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="594">594</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="595">595</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="596">596</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="597">597</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="598">598</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="599">599</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="600">600</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="601">601</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="602">602</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="603">603</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="604">604</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="605">605</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="606">606</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="607">607</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="608">608</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="609">609</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="610">610</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="611">611</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="612">612</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="613">613</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="614">614</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="615">615</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="616">616</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="617">617</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="618">618</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="619">619</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="620">620</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="621">621</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="622">622</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="623">623</th><td>};</td></tr>
<tr><th id="624">624</th><td><em>unsigned</em> MSP430GenRegisterInfo::composeSubRegIndicesImpl(<em>unsigned</em> IdxA, <em>unsigned</em> IdxB) <em>const</em> {</td></tr>
<tr><th id="625">625</th><td>  <em>static</em> <em>const</em> uint8_t Rows[<var>1</var>][<var>1</var>] = {</td></tr>
<tr><th id="626">626</th><td>    { <var>0</var>, },</td></tr>
<tr><th id="627">627</th><td>  };</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>  --IdxA; assert(IdxA &lt; <var>1</var>);</td></tr>
<tr><th id="630">630</th><td>  --IdxB; assert(IdxB &lt; <var>1</var>);</td></tr>
<tr><th id="631">631</th><td>  <b>return</b> Rows[<var>0</var>][IdxB];</td></tr>
<tr><th id="632">632</th><td>}</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <b>struct</b> MaskRolOp {</td></tr>
<tr><th id="635">635</th><td>    LaneBitmask Mask;</td></tr>
<tr><th id="636">636</th><td>    uint8_t  RotateLeft;</td></tr>
<tr><th id="637">637</th><td>  };</td></tr>
<tr><th id="638">638</th><td>  <em>static</em> <em>const</em> MaskRolOp LaneMaskComposeSequences[] = {</td></tr>
<tr><th id="639">639</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>0</var> }, { LaneBitmask::getNone(), <var>0</var> }  <i>// Sequence 0</i></td></tr>
<tr><th id="640">640</th><td>  };</td></tr>
<tr><th id="641">641</th><td>  <em>static</em> <em>const</em> MaskRolOp *<em>const</em> CompositeSequences[] = {</td></tr>
<tr><th id="642">642</th><td>    &amp;LaneMaskComposeSequences[<var>0</var>] <i>// to subreg_8bit</i></td></tr>
<tr><th id="643">643</th><td>  };</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>LaneBitmask MSP430GenRegisterInfo::composeSubRegIndexLaneMaskImpl(<em>unsigned</em> IdxA, LaneBitmask LaneMask) <em>const</em> {</td></tr>
<tr><th id="646">646</th><td>  --IdxA; assert(IdxA &lt; <var>1</var> &amp;&amp; <q>"Subregister index out of bounds"</q>);</td></tr>
<tr><th id="647">647</th><td>  LaneBitmask Result;</td></tr>
<tr><th id="648">648</th><td>  <b>for</b> (<em>const</em> MaskRolOp *Ops = CompositeSequences[IdxA]; Ops-&gt;Mask.any(); ++Ops) {</td></tr>
<tr><th id="649">649</th><td>    LaneBitmask::Type M = LaneMask.getAsInteger() &amp; Ops-&gt;Mask.getAsInteger();</td></tr>
<tr><th id="650">650</th><td>    <b>if</b> (<em>unsigned</em> S = Ops-&gt;RotateLeft)</td></tr>
<tr><th id="651">651</th><td>      Result |= LaneBitmask((M &lt;&lt; S) | (M &gt;&gt; (LaneBitmask::BitWidth - S)));</td></tr>
<tr><th id="652">652</th><td>    <b>else</b></td></tr>
<tr><th id="653">653</th><td>      Result |= LaneBitmask(M);</td></tr>
<tr><th id="654">654</th><td>  }</td></tr>
<tr><th id="655">655</th><td>  <b>return</b> Result;</td></tr>
<tr><th id="656">656</th><td>}</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>LaneBitmask MSP430GenRegisterInfo::reverseComposeSubRegIndexLaneMaskImpl(<em>unsigned</em> IdxA,  LaneBitmask LaneMask) <em>const</em> {</td></tr>
<tr><th id="659">659</th><td>  LaneMask &amp;= getSubRegIndexLaneMask(IdxA);</td></tr>
<tr><th id="660">660</th><td>  --IdxA; assert(IdxA &lt; <var>1</var> &amp;&amp; <q>"Subregister index out of bounds"</q>);</td></tr>
<tr><th id="661">661</th><td>  LaneBitmask Result;</td></tr>
<tr><th id="662">662</th><td>  <b>for</b> (<em>const</em> MaskRolOp *Ops = CompositeSequences[IdxA]; Ops-&gt;Mask.any(); ++Ops) {</td></tr>
<tr><th id="663">663</th><td>    LaneBitmask::Type M = LaneMask.getAsInteger();</td></tr>
<tr><th id="664">664</th><td>    <b>if</b> (<em>unsigned</em> S = Ops-&gt;RotateLeft)</td></tr>
<tr><th id="665">665</th><td>      Result |= LaneBitmask((M &gt;&gt; S) | (M &lt;&lt; (LaneBitmask::BitWidth - S)));</td></tr>
<tr><th id="666">666</th><td>    <b>else</b></td></tr>
<tr><th id="667">667</th><td>      Result |= LaneBitmask(M);</td></tr>
<tr><th id="668">668</th><td>  }</td></tr>
<tr><th id="669">669</th><td>  <b>return</b> Result;</td></tr>
<tr><th id="670">670</th><td>}</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><em>const</em> TargetRegisterClass *MSP430GenRegisterInfo::getSubClassWithSubReg(<em>const</em> TargetRegisterClass *RC, <em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="673">673</th><td>  <em>static</em> <em>const</em> uint8_t Table[<var>2</var>][<var>1</var>] = {</td></tr>
<tr><th id="674">674</th><td>    {	<i>// GR8</i></td></tr>
<tr><th id="675">675</th><td>      <var>0</var>,	<i>// subreg_8bit</i></td></tr>
<tr><th id="676">676</th><td>    },</td></tr>
<tr><th id="677">677</th><td>    {	<i>// GR16</i></td></tr>
<tr><th id="678">678</th><td>      <var>2</var>,	<i>// subreg_8bit -&gt; GR16</i></td></tr>
<tr><th id="679">679</th><td>    },</td></tr>
<tr><th id="680">680</th><td>  };</td></tr>
<tr><th id="681">681</th><td>  assert(RC &amp;&amp; <q>"Missing regclass"</q>);</td></tr>
<tr><th id="682">682</th><td>  <b>if</b> (!Idx) <b>return</b> RC;</td></tr>
<tr><th id="683">683</th><td>  --Idx;</td></tr>
<tr><th id="684">684</th><td>  assert(Idx &lt; <var>1</var> &amp;&amp; <q>"Bad subreg"</q>);</td></tr>
<tr><th id="685">685</th><td>  <em>unsigned</em> TV = Table[RC-&gt;getID()][Idx];</td></tr>
<tr><th id="686">686</th><td>  <b>return</b> TV ? getRegClass(TV - <var>1</var>) : <b>nullptr</b>;</td></tr>
<tr><th id="687">687</th><td>}</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><i class="doc">/// Get the weight in units of pressure for this register class.</i></td></tr>
<tr><th id="690">690</th><td><em>const</em> RegClassWeight &amp;MSP430GenRegisterInfo::</td></tr>
<tr><th id="691">691</th><td>getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="692">692</th><td>  <em>static</em> <em>const</em> RegClassWeight RCWeightTable[] = {</td></tr>
<tr><th id="693">693</th><td>    {<var>1</var>, <var>16</var>},  	<i>// GR8</i></td></tr>
<tr><th id="694">694</th><td>    {<var>1</var>, <var>16</var>},  	<i>// GR16</i></td></tr>
<tr><th id="695">695</th><td>  };</td></tr>
<tr><th id="696">696</th><td>  <b>return</b> RCWeightTable[RC-&gt;getID()];</td></tr>
<tr><th id="697">697</th><td>}</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td><i class="doc">/// Get the weight in units of pressure for this register unit.</i></td></tr>
<tr><th id="700">700</th><td><em>unsigned</em> MSP430GenRegisterInfo::</td></tr>
<tr><th id="701">701</th><td>getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="702">702</th><td>  assert(RegUnit &lt; <var>16</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="703">703</th><td>  <i>// All register units have unit weight.</i></td></tr>
<tr><th id="704">704</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="705">705</th><td>}</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td><i>// Get the number of dimensions of register pressure.</i></td></tr>
<tr><th id="709">709</th><td><em>unsigned</em> MSP430GenRegisterInfo::getNumRegPressureSets() <em>const</em> {</td></tr>
<tr><th id="710">710</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="711">711</th><td>}</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><i>// Get the name of this register unit pressure set.</i></td></tr>
<tr><th id="714">714</th><td><em>const</em> <em>char</em> *MSP430GenRegisterInfo::</td></tr>
<tr><th id="715">715</th><td>getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="716">716</th><td>  <em>static</em> <em>const</em> <em>char</em> *<em>const</em> PressureNameTable[] = {</td></tr>
<tr><th id="717">717</th><td>    <q>"GR8"</q>,</td></tr>
<tr><th id="718">718</th><td>  };</td></tr>
<tr><th id="719">719</th><td>  <b>return</b> PressureNameTable[Idx];</td></tr>
<tr><th id="720">720</th><td>}</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td><i>// Get the register unit pressure limit for this dimension.</i></td></tr>
<tr><th id="723">723</th><td><i>// This limit must be adjusted dynamically for reserved registers.</i></td></tr>
<tr><th id="724">724</th><td><em>unsigned</em> MSP430GenRegisterInfo::</td></tr>
<tr><th id="725">725</th><td>getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="726">726</th><td>  <em>static</em> <em>const</em> uint8_t PressureLimitTable[] = {</td></tr>
<tr><th id="727">727</th><td>    <var>16</var>,  	<i>// 0: GR8</i></td></tr>
<tr><th id="728">728</th><td>  };</td></tr>
<tr><th id="729">729</th><td>  <b>return</b> PressureLimitTable[Idx];</td></tr>
<tr><th id="730">730</th><td>}</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td><i class="doc">/// Table of pressure sets per register class or unit.</i></td></tr>
<tr><th id="733">733</th><td><em>static</em> <em>const</em> <em>int</em> RCSetsTable[] = {</td></tr>
<tr><th id="734">734</th><td>  <i>/* 0 */</i> <var>0</var>, -<var>1</var>,</td></tr>
<tr><th id="735">735</th><td>};</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register class.</i></td></tr>
<tr><th id="738">738</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="739">739</th><td><em>const</em> <em>int</em> *MSP430GenRegisterInfo::</td></tr>
<tr><th id="740">740</th><td>getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="741">741</th><td>  <em>static</em> <em>const</em> uint8_t RCSetStartTable[] = {</td></tr>
<tr><th id="742">742</th><td>    <var>0</var>,<var>0</var>,};</td></tr>
<tr><th id="743">743</th><td>  <b>return</b> &amp;RCSetsTable[RCSetStartTable[RC-&gt;getID()]];</td></tr>
<tr><th id="744">744</th><td>}</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register unit.</i></td></tr>
<tr><th id="747">747</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="748">748</th><td><em>const</em> <em>int</em> *MSP430GenRegisterInfo::</td></tr>
<tr><th id="749">749</th><td>getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="750">750</th><td>  assert(RegUnit &lt; <var>16</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="751">751</th><td>  <em>static</em> <em>const</em> uint8_t RUSetStartTable[] = {</td></tr>
<tr><th id="752">752</th><td>    <var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,};</td></tr>
<tr><th id="753">753</th><td>  <b>return</b> &amp;RCSetsTable[RUSetStartTable[RegUnit]];</td></tr>
<tr><th id="754">754</th><td>}</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td><b>extern</b> <em>const</em> MCRegisterDesc MSP430RegDesc[];</td></tr>
<tr><th id="757">757</th><td><b>extern</b> <em>const</em> MCPhysReg MSP430RegDiffLists[];</td></tr>
<tr><th id="758">758</th><td><b>extern</b> <em>const</em> LaneBitmask MSP430LaneMaskLists[];</td></tr>
<tr><th id="759">759</th><td><b>extern</b> <em>const</em> <em>char</em> MSP430RegStrings[];</td></tr>
<tr><th id="760">760</th><td><b>extern</b> <em>const</em> <em>char</em> MSP430RegClassStrings[];</td></tr>
<tr><th id="761">761</th><td><b>extern</b> <em>const</em> MCPhysReg MSP430RegUnitRoots[][<var>2</var>];</td></tr>
<tr><th id="762">762</th><td><b>extern</b> <em>const</em> uint16_t MSP430SubRegIdxLists[];</td></tr>
<tr><th id="763">763</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits MSP430SubRegIdxRanges[];</td></tr>
<tr><th id="764">764</th><td><b>extern</b> <em>const</em> uint16_t MSP430RegEncodingTable[];</td></tr>
<tr><th id="765">765</th><td><i>// MSP430 Dwarf&lt;-&gt;LLVM register mappings.</i></td></tr>
<tr><th id="766">766</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MSP430DwarfFlavour0Dwarf2L[];</td></tr>
<tr><th id="767">767</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MSP430DwarfFlavour0Dwarf2LSize;</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MSP430EHFlavour0Dwarf2L[];</td></tr>
<tr><th id="770">770</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MSP430EHFlavour0Dwarf2LSize;</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MSP430DwarfFlavour0L2Dwarf[];</td></tr>
<tr><th id="773">773</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MSP430DwarfFlavour0L2DwarfSize;</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MSP430EHFlavour0L2Dwarf[];</td></tr>
<tr><th id="776">776</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MSP430EHFlavour0L2DwarfSize;</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>MSP430GenRegisterInfo::</td></tr>
<tr><th id="779">779</th><td>MSP430GenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour, <em>unsigned</em> EHFlavour,</td></tr>
<tr><th id="780">780</th><td>      <em>unsigned</em> PC, <em>unsigned</em> HwMode)</td></tr>
<tr><th id="781">781</th><td>  : TargetRegisterInfo(MSP430RegInfoDesc, RegisterClasses, RegisterClasses+<var>2</var>,</td></tr>
<tr><th id="782">782</th><td>             SubRegIndexNameTable, SubRegIndexLaneMaskTable,</td></tr>
<tr><th id="783">783</th><td>             LaneBitmask(<var>0xFFFFFFFFFFFFFFFE</var>), RegClassInfos, HwMode) {</td></tr>
<tr><th id="784">784</th><td>  InitMCRegisterInfo(MSP430RegDesc, <var>33</var>, RA, PC,</td></tr>
<tr><th id="785">785</th><td>                     MSP430MCRegisterClasses, <var>2</var>,</td></tr>
<tr><th id="786">786</th><td>                     MSP430RegUnitRoots,</td></tr>
<tr><th id="787">787</th><td>                     <var>16</var>,</td></tr>
<tr><th id="788">788</th><td>                     MSP430RegDiffLists,</td></tr>
<tr><th id="789">789</th><td>                     MSP430LaneMaskLists,</td></tr>
<tr><th id="790">790</th><td>                     MSP430RegStrings,</td></tr>
<tr><th id="791">791</th><td>                     MSP430RegClassStrings,</td></tr>
<tr><th id="792">792</th><td>                     MSP430SubRegIdxLists,</td></tr>
<tr><th id="793">793</th><td>                     <var>2</var>,</td></tr>
<tr><th id="794">794</th><td>                     MSP430SubRegIdxRanges,</td></tr>
<tr><th id="795">795</th><td>                     MSP430RegEncodingTable);</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="798">798</th><td>  <b>default</b>:</td></tr>
<tr><th id="799">799</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="800">800</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="801">801</th><td>    mapDwarfRegsToLLVMRegs(MSP430DwarfFlavour0Dwarf2L, MSP430DwarfFlavour0Dwarf2LSize, <b>false</b>);</td></tr>
<tr><th id="802">802</th><td>    <b>break</b>;</td></tr>
<tr><th id="803">803</th><td>  }</td></tr>
<tr><th id="804">804</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="805">805</th><td>  <b>default</b>:</td></tr>
<tr><th id="806">806</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="807">807</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="808">808</th><td>    mapDwarfRegsToLLVMRegs(MSP430EHFlavour0Dwarf2L, MSP430EHFlavour0Dwarf2LSize, <b>true</b>);</td></tr>
<tr><th id="809">809</th><td>    <b>break</b>;</td></tr>
<tr><th id="810">810</th><td>  }</td></tr>
<tr><th id="811">811</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="812">812</th><td>  <b>default</b>:</td></tr>
<tr><th id="813">813</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="814">814</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="815">815</th><td>    mapLLVMRegsToDwarfRegs(MSP430DwarfFlavour0L2Dwarf, MSP430DwarfFlavour0L2DwarfSize, <b>false</b>);</td></tr>
<tr><th id="816">816</th><td>    <b>break</b>;</td></tr>
<tr><th id="817">817</th><td>  }</td></tr>
<tr><th id="818">818</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="819">819</th><td>  <b>default</b>:</td></tr>
<tr><th id="820">820</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="821">821</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="822">822</th><td>    mapLLVMRegsToDwarfRegs(MSP430EHFlavour0L2Dwarf, MSP430EHFlavour0L2DwarfSize, <b>true</b>);</td></tr>
<tr><th id="823">823</th><td>    <b>break</b>;</td></tr>
<tr><th id="824">824</th><td>  }</td></tr>
<tr><th id="825">825</th><td>}</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>ArrayRef&lt;<em>const</em> uint32_t *&gt; MSP430GenRegisterInfo::getRegMasks() <em>const</em> {</td></tr>
<tr><th id="830">830</th><td>  <b>return</b> None;</td></tr>
<tr><th id="831">831</th><td>}</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>ArrayRef&lt;<em>const</em> <em>char</em> *&gt; MSP430GenRegisterInfo::getRegMaskNames() <em>const</em> {</td></tr>
<tr><th id="834">834</th><td>  <b>return</b> None;</td></tr>
<tr><th id="835">835</th><td>}</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td><em>const</em> MSP430FrameLowering *</td></tr>
<tr><th id="838">838</th><td>MSP430GenRegisterInfo::getFrameLowering(<em>const</em> MachineFunction &amp;MF) {</td></tr>
<tr><th id="839">839</th><td>  <b>return</b> <b>static_cast</b>&lt;<em>const</em> MSP430FrameLowering *&gt;(</td></tr>
<tr><th id="840">840</th><td>      MF.getSubtarget().getFrameLowering());</td></tr>
<tr><th id="841">841</th><td>}</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td><u>#<span data-ppcond="511">endif</span> // GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/MSP430/AsmParser/MSP430AsmParser.cpp.html'>llvm/llvm/lib/Target/MSP430/AsmParser/MSP430AsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>