{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698849288958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698849288966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 22:34:48 2023 " "Processing started: Wed Nov 01 22:34:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698849288966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849288966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ultrasonic_instrument_eth -c Ultrasonic_instrument_eth " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ultrasonic_instrument_eth -c Ultrasonic_instrument_eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849288966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698849289503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698849289503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Ctrl " "Found entity 1: UART_Tx_Ctrl" {  } { { "rtl/UART_Tx_Ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/UART_Tx_Ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/header.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/header.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/encode.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/da_chip.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/da_chip.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_chip " "Found entity 1: DA_chip" {  } { { "rtl/DA_chip.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DA_chip.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adc128s022.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adc128s022.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc128s022 " "Found entity 1: adc128s022" {  } { { "rtl/adc128s022.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/adc128s022.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298326 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_Byte_Tx.v(69) " "Verilog HDL information at UART_Byte_Tx.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_tx/UART_Byte_Tx.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698849298329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Byte_Tx " "Found entity 1: UART_Byte_Tx" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_tx/UART_Byte_Tx.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/tx_bps_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/tx_bps_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_Bps_Gen " "Found entity 1: Tx_Bps_Gen" {  } { { "rtl/uart_tx/Tx_Bps_Gen.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_tx/Tx_Bps_Gen.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298331 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Uart_Byte_Rx.v(130) " "Verilog HDL information at Uart_Byte_Rx.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/uart_rx/Uart_Byte_Rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_rx/Uart_Byte_Rx.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698849298333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_rx/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_rx/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Byte_Rx " "Found entity 1: Uart_Byte_Rx" {  } { { "rtl/uart_rx/Uart_Byte_Rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_rx/Uart_Byte_Rx.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_rx/rx_bps_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_rx/rx_bps_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_Bps_Gen " "Found entity 1: Rx_Bps_Gen" {  } { { "rtl/uart_rx/Rx_Bps_Gen.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_rx/Rx_Bps_Gen.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "rtl/Key/key_filter.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/Key/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmd/cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmd/cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMD " "Found entity 1: CMD" {  } { { "rtl/CMD/CMD.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/CMD/CMD.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/header.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/dds/header.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/ddsrom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dds/ddsrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddsrom " "Found entity 1: ddsrom" {  } { { "rtl/DDS/ddsrom.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/ddsrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/dds_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dds/dds_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_Module " "Found entity 1: DDS_Module" {  } { { "rtl/DDS/DDS_Module.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS_Module.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dds/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "rtl/DDS/DDS.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298350 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 top_file.v(161) " "Verilog HDL Expression warning at top_file.v(161): truncated literal to match 7 bits" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 161 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1698849298353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tx_Done tx_done top_file.v(53) " "Verilog HDL Declaration information at top_file.v(53): object \"Tx_Done\" differs only in case from object \"tx_done\" in the same scope" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698849298353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk125m_o clk125M_o top_file.v(116) " "Verilog HDL Declaration information at top_file.v(116): object \"clk125m_o\" differs only in case from object \"clk125M_o\" in the same scope" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 116 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698849298354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top_file.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_file " "Found entity 1: top_file" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/speed_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/speed_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_ctrl " "Found entity 1: speed_ctrl" {  } { { "rtl/speed_ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/speed_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/testbench/ad9226_rgmii_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/testbench/ad9226_rgmii_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD9226_RGMII_TB " "Found entity 1: AD9226_RGMII_TB" {  } { { "rtl/testbench/AD9226_RGMII_TB.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/testbench/AD9226_RGMII_TB.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rx_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rx_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_pll " "Found entity 1: rx_pll" {  } { { "rtl/rx_pll.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rx_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/phy_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/phy_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 phy_config " "Found entity 1: phy_config" {  } { { "rtl/phy_config.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mdio_bit_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mdio_bit_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdio_bit_shift " "Found entity 1: mdio_bit_shift" {  } { { "rtl/mdio_bit_shift.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/mdio_bit_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmd_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmd_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rx " "Found entity 1: cmd_rx" {  } { { "rtl/cmd_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/cmd_rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ip_checksum_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ip_checksum_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_checksum " "Found entity 1: ip_checksum" {  } { { "rtl/ip_checksum_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/ip_checksum_rx.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fifo_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fifo_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_tx " "Found entity 1: fifo_tx" {  } { { "rtl/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_tx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fifo_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fifo_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rx " "Found entity 1: fifo_rx" {  } { { "rtl/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_rx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX_DATA tx_data eth_udp_tx_gmii.v(84) " "Verilog HDL Declaration information at eth_udp_tx_gmii.v(84): object \"TX_DATA\" differs only in case from object \"tx_data\" in the same scope" {  } { { "rtl/eth_udp_tx_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_udp_tx_gmii.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698849298380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_udp_tx_gmii.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_udp_tx_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_udp_tx_gmii " "Found entity 1: eth_udp_tx_gmii" {  } { { "rtl/eth_udp_tx_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_udp_tx_gmii.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_udp_rx_gmii.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_udp_rx_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_udp_rx_gmii " "Found entity 1: eth_udp_rx_gmii" {  } { { "rtl/eth_udp_rx_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_udp_rx_gmii.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_send_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_send_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_send_ctrl " "Found entity 1: eth_send_ctrl" {  } { { "rtl/eth_send_ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_send_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_cmd " "Found entity 1: eth_cmd" {  } { { "rtl/eth_cmd.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_cmd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/crc32_d8.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/crc32_d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d8 " "Found entity 1: crc32_d8" {  } { { "rtl/crc32_d8.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/crc32_d8.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298391 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad9226_12bit_to_16bit.v(41) " "Verilog HDL information at ad9226_12bit_to_16bit.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/ad9226_12bit_to_16bit.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/ad9226_12bit_to_16bit.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698849298393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_12bit_to_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_12bit_to_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9226_12bit_to_16bit " "Found entity 1: ad9226_12bit_to_16bit" {  } { { "rtl/ad9226_12bit_to_16bit.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/ad9226_12bit_to_16bit.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gmii_to_rgmii/gmii_to_rgmii.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/gmii_to_rgmii/gmii_to_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddo_x4 " "Found entity 1: ddo_x4" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298396 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddo_x1 " "Found entity 2: ddo_x1" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298396 ""} { "Info" "ISGN_ENTITY_NAME" "3 gmii_to_rgmii " "Found entity 3: gmii_to_rgmii" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rgmii_to_gmii/rgmii_to_gmii.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/rgmii_to_gmii/rgmii_to_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddi_x4 " "Found entity 1: ddi_x4" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298399 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddi_x1 " "Found entity 2: ddi_x1" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298399 ""} { "Info" "ISGN_ENTITY_NAME" "3 rgmii_to_gmii " "Found entity 3: rgmii_to_gmii" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rst_n top_file.v(351) " "Verilog HDL Implicit Net warning at top_file.v(351): created implicit net for \"Rst_n\"" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_file " "Elaborating entity \"top_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698849298480 ""}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "led top_file.v(28) " "Verilog HDL Module Declaration warning at top_file.v(28): port \"led\" already exists in the list of ports" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 28 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1698849298485 "|top_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phy_config phy_config:phy_config_inst " "Elaborating entity \"phy_config\" for hierarchy \"phy_config:phy_config_inst\"" {  } { { "rtl/top_file.v" "phy_config_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdio_bit_shift phy_config:phy_config_inst\|mdio_bit_shift:u_mdio_bit_shift " "Elaborating entity \"mdio_bit_shift\" for hierarchy \"phy_config:phy_config_inst\|mdio_bit_shift:u_mdio_bit_shift\"" {  } { { "rtl/phy_config.v" "u_mdio_bit_shift" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_pll rx_pll:rx_pll " "Elaborating entity \"rx_pll\" for hierarchy \"rx_pll:rx_pll\"" {  } { { "rtl/top_file.v" "rx_pll" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll rx_pll:rx_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"rx_pll:rx_pll\|altpll:altpll_component\"" {  } { { "rtl/rx_pll.v" "altpll_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rx_pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_pll:rx_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"rx_pll:rx_pll\|altpll:altpll_component\"" {  } { { "rtl/rx_pll.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rx_pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_pll:rx_pll\|altpll:altpll_component " "Instantiated megafunction \"rx_pll:rx_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -2000 " "Parameter \"clk0_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=rx_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=rx_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298583 ""}  } { { "rtl/rx_pll.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rx_pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698849298583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/rx_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/rx_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_pll_altpll " "Found entity 1: rx_pll_altpll" {  } { { "db/rx_pll_altpll.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/rx_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_pll_altpll rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated " "Elaborating entity \"rx_pll_altpll\" for hierarchy \"rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmii_to_gmii rgmii_to_gmii:u_rgmii_to_gmii " "Elaborating entity \"rgmii_to_gmii\" for hierarchy \"rgmii_to_gmii:u_rgmii_to_gmii\"" {  } { { "rtl/top_file.v" "u_rgmii_to_gmii" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddi_x4 rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst " "Elaborating entity \"ddi_x4\" for hierarchy \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\"" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "ddi_x4_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "ALTDDIO_IN_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 42 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298687 ""}  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 42 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698849298687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_bhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_bhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_bhf " "Found entity 1: ddio_in_bhf" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_bhf rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated " "Elaborating entity \"ddio_in_bhf\" for hierarchy \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddi_x1 rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst " "Elaborating entity \"ddi_x1\" for hierarchy \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\"" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "ddi_x1_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "ALTDDIO_IN_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298760 ""}  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698849298760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_8hf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_8hf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_8hf " "Found entity 1: ddio_in_8hf" {  } { { "db/ddio_in_8hf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_8hf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_8hf rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated " "Elaborating entity \"ddio_in_8hf\" for hierarchy \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gmii_to_rgmii gmii_to_rgmii:u_gmii_to_rgmii " "Elaborating entity \"gmii_to_rgmii\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\"" {  } { { "rtl/top_file.v" "u_gmii_to_rgmii" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddo_x4 gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst " "Elaborating entity \"ddo_x4\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\"" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "ddo_x4_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "ALTDDIO_OUT_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 42 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298863 ""}  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 42 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698849298863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_s9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_s9j " "Found entity 1: ddio_out_s9j" {  } { { "db/ddio_out_s9j.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_out_s9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_s9j gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_s9j:auto_generated " "Elaborating entity \"ddio_out_s9j\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_s9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddo_x1 gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst " "Elaborating entity \"ddo_x1\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\"" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "ddo_x1_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "ALTDDIO_OUT_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849298933 ""}  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698849298933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849298982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849298982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_udp_rx_gmii eth_udp_rx_gmii:eth_udp_rx_gmii " "Elaborating entity \"eth_udp_rx_gmii\" for hierarchy \"eth_udp_rx_gmii:eth_udp_rx_gmii\"" {  } { { "rtl/top_file.v" "eth_udp_rx_gmii" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849298997 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_udp_length eth_udp_rx_gmii.v(121) " "Verilog HDL or VHDL warning at eth_udp_rx_gmii.v(121): object \"rx_udp_length\" assigned a value but never read" {  } { { "rtl/eth_udp_rx_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_udp_rx_gmii.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698849298998 "|top_file|eth_udp_rx_gmii:eth_udp_rx_gmii"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_checksum eth_udp_rx_gmii:eth_udp_rx_gmii\|ip_checksum:ip_checksum " "Elaborating entity \"ip_checksum\" for hierarchy \"eth_udp_rx_gmii:eth_udp_rx_gmii\|ip_checksum:ip_checksum\"" {  } { { "rtl/eth_udp_rx_gmii.v" "ip_checksum" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_udp_rx_gmii.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849299048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d8 eth_udp_rx_gmii:eth_udp_rx_gmii\|crc32_d8:crc32_d8 " "Elaborating entity \"crc32_d8\" for hierarchy \"eth_udp_rx_gmii:eth_udp_rx_gmii\|crc32_d8:crc32_d8\"" {  } { { "rtl/eth_udp_rx_gmii.v" "crc32_d8" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_udp_rx_gmii.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849299060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rx fifo_rx:fifo_rx " "Elaborating entity \"fifo_rx\" for hierarchy \"fifo_rx:fifo_rx\"" {  } { { "rtl/top_file.v" "fifo_rx" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849299075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_rx:fifo_rx\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\"" {  } { { "rtl/fifo_rx.v" "dcfifo_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_rx.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849299340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_rx:fifo_rx\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\"" {  } { { "rtl/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_rx.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849299360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_rx:fifo_rx\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849299360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849299360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849299360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849299360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849299360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849299360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849299360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849299360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849299360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849299360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849299360 ""}  } { { "rtl/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_rx.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698849299360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_gjf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_gjf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_gjf1 " "Found entity 1: dcfifo_gjf1" {  } { { "db/dcfifo_gjf1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_gjf1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849299418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849299418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_gjf1 fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated " "Elaborating entity \"dcfifo_gjf1\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849299419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4p6 " "Found entity 1: a_graycounter_4p6" {  } { { "db/a_graycounter_4p6.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/a_graycounter_4p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849299475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849299475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4p6 fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|a_graycounter_4p6:rdptr_g1p " "Elaborating entity \"a_graycounter_4p6\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|a_graycounter_4p6:rdptr_g1p\"" {  } { { "db/dcfifo_gjf1.tdf" "rdptr_g1p" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_gjf1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849299476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_07c " "Found entity 1: a_graycounter_07c" {  } { { "db/a_graycounter_07c.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/a_graycounter_07c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849299534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849299534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_07c fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|a_graycounter_07c:wrptr_g1p " "Elaborating entity \"a_graycounter_07c\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|a_graycounter_07c:wrptr_g1p\"" {  } { { "db/dcfifo_gjf1.tdf" "wrptr_g1p" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_gjf1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849299535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d421 " "Found entity 1: altsyncram_d421" {  } { { "db/altsyncram_d421.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_d421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849299585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849299585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d421 fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram " "Elaborating entity \"altsyncram_d421\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\"" {  } { { "db/dcfifo_gjf1.tdf" "fifo_ram" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_gjf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849299586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qal " "Found entity 1: alt_synch_pipe_qal" {  } { { "db/alt_synch_pipe_qal.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_qal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849299631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849299631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qal fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qal\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\"" {  } { { "db/dcfifo_gjf1.tdf" "rs_dgwp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_gjf1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849299633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849299713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849299713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_qal.tdf" "dffpipe12" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_qal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849299716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_ral.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849299810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849299810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\"" {  } { { "db/dcfifo_gjf1.tdf" "ws_dgrp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_gjf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849299812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849299889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849299889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe15" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_ral.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849299896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849300080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849300080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_gjf1.tdf" "rdempty_eq_comp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_gjf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849300081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_cmd eth_cmd:eth_cmd " "Elaborating entity \"eth_cmd\" for hierarchy \"eth_cmd:eth_cmd\"" {  } { { "rtl/top_file.v" "eth_cmd" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849300103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rx cmd_rx:cmd_rx_0 " "Elaborating entity \"cmd_rx\" for hierarchy \"cmd_rx:cmd_rx_0\"" {  } { { "rtl/top_file.v" "cmd_rx_0" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849300122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_ctrl speed_ctrl:speed_ctrl_0 " "Elaborating entity \"speed_ctrl\" for hierarchy \"speed_ctrl:speed_ctrl_0\"" {  } { { "rtl/top_file.v" "speed_ctrl_0" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849300143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad9226_12bit_to_16bit ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0 " "Elaborating entity \"ad9226_12bit_to_16bit\" for hierarchy \"ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0\"" {  } { { "rtl/top_file.v" "ad9226_12bit_to_16bit_0" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849300162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_tx fifo_tx:fifo_tx_0 " "Elaborating entity \"fifo_tx\" for hierarchy \"fifo_tx:fifo_tx_0\"" {  } { { "rtl/top_file.v" "fifo_tx_0" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849300174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/fifo_tx.v" "dcfifo_mixed_widths_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_tx.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849300713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_tx.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849300734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849300734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849300734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849300734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849300734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849300734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849300734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 15 " "Parameter \"lpm_widthu\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849300734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 16 " "Parameter \"lpm_widthu_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849300734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849300734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849300734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849300734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849300734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849300734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849300734 ""}  } { { "rtl/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_tx.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698849300734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_h7k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_h7k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_h7k1 " "Found entity 1: dcfifo_h7k1" {  } { { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849300801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849300801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_h7k1 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated " "Elaborating entity \"dcfifo_h7k1\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849300802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bib " "Found entity 1: a_gray2bin_bib" {  } { { "db/a_gray2bin_bib.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/a_gray2bin_bib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849300836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849300836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bib fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_gray2bin_bib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bib\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_gray2bin_bib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_h7k1.tdf" "rdptr_g_gray2bin" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849300837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7p6 " "Found entity 1: a_graycounter_7p6" {  } { { "db/a_graycounter_7p6.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/a_graycounter_7p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849300889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849300889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7p6 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_graycounter_7p6:rdptr_g1p " "Elaborating entity \"a_graycounter_7p6\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_graycounter_7p6:rdptr_g1p\"" {  } { { "db/dcfifo_h7k1.tdf" "rdptr_g1p" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849300890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_47c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_47c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_47c " "Found entity 1: a_graycounter_47c" {  } { { "db/a_graycounter_47c.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/a_graycounter_47c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849300976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849300976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_47c fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_graycounter_47c:wrptr_g1p " "Elaborating entity \"a_graycounter_47c\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_graycounter_47c:wrptr_g1p\"" {  } { { "db/dcfifo_h7k1.tdf" "wrptr_g1p" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849300977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bqu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bqu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bqu " "Found entity 1: altsyncram_bqu" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_bqu.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849301036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849301036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bqu fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram " "Elaborating entity \"altsyncram_bqu\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\"" {  } { { "db/dcfifo_h7k1.tdf" "fifo_ram" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d87 " "Found entity 1: decode_d87" {  } { { "db/decode_d87.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/decode_d87.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849301097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849301097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_d87 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|decode_d87:decode12 " "Elaborating entity \"decode_d87\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|decode_d87:decode12\"" {  } { { "db/altsyncram_bqu.tdf" "decode12" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_bqu.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6k6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6k6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6k6 " "Found entity 1: decode_6k6" {  } { { "db/decode_6k6.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/decode_6k6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849301155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849301155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6k6 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|decode_6k6:rden_decode_b " "Elaborating entity \"decode_6k6\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|decode_6k6:rden_decode_b\"" {  } { { "db/altsyncram_bqu.tdf" "rden_decode_b" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_bqu.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t28 " "Found entity 1: mux_t28" {  } { { "db/mux_t28.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/mux_t28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849301210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849301210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t28 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|mux_t28:mux13 " "Elaborating entity \"mux_t28\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|mux_t28:mux13\"" {  } { { "db/altsyncram_bqu.tdf" "mux13" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_bqu.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pu8 " "Found entity 1: dffpipe_pu8" {  } { { "db/dffpipe_pu8.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dffpipe_pu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849301240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849301240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pu8 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_pu8:rdfull_reg " "Elaborating entity \"dffpipe_pu8\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_pu8:rdfull_reg\"" {  } { { "db/dcfifo_h7k1.tdf" "rdfull_reg" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dffpipe_f09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849301266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849301266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_f09:rs_brp " "Elaborating entity \"dffpipe_f09\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_f09:rs_brp\"" {  } { { "db/dcfifo_h7k1.tdf" "rs_brp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849301294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849301294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_e09:rs_bwp " "Elaborating entity \"dffpipe_e09\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_e09:rs_bwp\"" {  } { { "db/dcfifo_h7k1.tdf" "rs_bwp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ual.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ual " "Found entity 1: alt_synch_pipe_ual" {  } { { "db/alt_synch_pipe_ual.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_ual.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849301321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849301321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ual fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_ual:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ual\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\"" {  } { { "db/dcfifo_h7k1.tdf" "rs_dgwp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_g09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_g09 " "Found entity 1: dffpipe_g09" {  } { { "db/dffpipe_g09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dffpipe_g09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849301346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849301346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_g09 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\|dffpipe_g09:dffpipe17 " "Elaborating entity \"dffpipe_g09\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\|dffpipe_g09:dffpipe17\"" {  } { { "db/alt_synch_pipe_ual.tdf" "dffpipe17" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_ual.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_val.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_val.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_val " "Found entity 1: alt_synch_pipe_val" {  } { { "db/alt_synch_pipe_val.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_val.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849301379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849301379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_val fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_val:ws_dgrp " "Elaborating entity \"alt_synch_pipe_val\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_val:ws_dgrp\"" {  } { { "db/dcfifo_h7k1.tdf" "ws_dgrp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_h09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_h09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_h09 " "Found entity 1: dffpipe_h09" {  } { { "db/dffpipe_h09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dffpipe_h09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849301409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849301409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_h09 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_val:ws_dgrp\|dffpipe_h09:dffpipe20 " "Elaborating entity \"dffpipe_h09\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_val:ws_dgrp\|dffpipe_h09:dffpipe20\"" {  } { { "db/alt_synch_pipe_val.tdf" "dffpipe20" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_val.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_s76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_s76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_s76 " "Found entity 1: cmpr_s76" {  } { { "db/cmpr_s76.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cmpr_s76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849301464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849301464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_s76 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cmpr_s76:rdempty_eq_comp " "Elaborating entity \"cmpr_s76\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cmpr_s76:rdempty_eq_comp\"" {  } { { "db/dcfifo_h7k1.tdf" "rdempty_eq_comp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_t76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_t76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_t76 " "Found entity 1: cmpr_t76" {  } { { "db/cmpr_t76.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cmpr_t76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849301515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849301515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_t76 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cmpr_t76:rdfull_eq_comp " "Elaborating entity \"cmpr_t76\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cmpr_t76:rdfull_eq_comp\"" {  } { { "db/dcfifo_h7k1.tdf" "rdfull_eq_comp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_old.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_old.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_old " "Found entity 1: cntr_old" {  } { { "db/cntr_old.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cntr_old.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849301574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849301574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_old fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cntr_old:cntr_b " "Elaborating entity \"cntr_old\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cntr_old:cntr_b\"" {  } { { "db/dcfifo_h7k1.tdf" "cntr_b" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_send_ctrl eth_send_ctrl:eth_send_ctrl " "Elaborating entity \"eth_send_ctrl\" for hierarchy \"eth_send_ctrl:eth_send_ctrl\"" {  } { { "rtl/top_file.v" "eth_send_ctrl" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:DDS " "Elaborating entity \"DDS\" for hierarchy \"DDS:DDS\"" {  } { { "rtl/top_file.v" "DDS" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 DDS.v(123) " "Verilog HDL assignment warning at DDS.v(123): truncated value with size 16 to match size of target (12)" {  } { { "rtl/DDS/DDS.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698849301600 "|top_file|DDS:DDS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_Module DDS:DDS\|DDS_Module:DDS_Module " "Elaborating entity \"DDS_Module\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\"" {  } { { "rtl/DDS/DDS.v" "DDS_Module" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DDS_Module.v(70) " "Verilog HDL assignment warning at DDS_Module.v(70): truncated value with size 32 to match size of target (16)" {  } { { "rtl/DDS/DDS_Module.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS_Module.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698849301614 "|top_file|DDS:DDS|DDS_Module:DDS_Module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddsrom DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom " "Elaborating entity \"ddsrom\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\"" {  } { { "rtl/DDS/DDS_Module.v" "ddsrom" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS_Module.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\"" {  } { { "rtl/DDS/ddsrom.v" "altsyncram_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/ddsrom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\"" {  } { { "rtl/DDS/ddsrom.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/ddsrom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849301785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849301785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849301785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin_4k.mif " "Parameter \"init_file\" = \"sin_4k.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849301785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849301785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849301785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849301785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849301785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849301785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849301785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849301785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849301785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849301785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698849301785 ""}  } { { "rtl/DDS/ddsrom.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/ddsrom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698849301785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ia91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ia91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ia91 " "Found entity 1: altsyncram_ia91" {  } { { "db/altsyncram_ia91.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_ia91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849301961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849301961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ia91 DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated " "Elaborating entity \"altsyncram_ia91\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849301961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode encode:encode " "Elaborating entity \"encode\" for hierarchy \"encode:encode\"" {  } { { "rtl/top_file.v" "encode" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849302101 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state encode.v(13) " "Verilog HDL Always Construct warning at encode.v(13): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698849302102 "|top_file|encode:encode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "position encode.v(13) " "Verilog HDL Always Construct warning at encode.v(13): inferring latch(es) for variable \"position\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698849302102 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[0\] encode.v(13) " "Inferred latch for \"position\[0\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849302102 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[1\] encode.v(13) " "Inferred latch for \"position\[1\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849302102 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[2\] encode.v(13) " "Inferred latch for \"position\[2\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849302102 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[3\] encode.v(13) " "Inferred latch for \"position\[3\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849302102 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[4\] encode.v(13) " "Inferred latch for \"position\[4\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849302102 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[5\] encode.v(13) " "Inferred latch for \"position\[5\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849302102 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[6\] encode.v(13) " "Inferred latch for \"position\[6\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849302102 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[7\] encode.v(13) " "Inferred latch for \"position\[7\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849302102 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.01 encode.v(13) " "Inferred latch for \"state.01\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849302102 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00 encode.v(13) " "Inferred latch for \"state.00\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849302102 "|top_file|encode:encode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Byte_Rx Uart_Byte_Rx:Uart_Byte_Rx " "Elaborating entity \"Uart_Byte_Rx\" for hierarchy \"Uart_Byte_Rx:Uart_Byte_Rx\"" {  } { { "rtl/top_file.v" "Uart_Byte_Rx" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849302131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx_Bps_Gen Uart_Byte_Rx:Uart_Byte_Rx\|Rx_Bps_Gen:Rx_Bps_Gen " "Elaborating entity \"Rx_Bps_Gen\" for hierarchy \"Uart_Byte_Rx:Uart_Byte_Rx\|Rx_Bps_Gen:Rx_Bps_Gen\"" {  } { { "rtl/uart_rx/Uart_Byte_Rx.v" "Rx_Bps_Gen" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_rx/Uart_Byte_Rx.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849302154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMD CMD:CMD " "Elaborating entity \"CMD\" for hierarchy \"CMD:CMD\"" {  } { { "rtl/top_file.v" "CMD" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849302182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Byte_Tx UART_Byte_Tx:UART_Byte_Tx " "Elaborating entity \"UART_Byte_Tx\" for hierarchy \"UART_Byte_Tx:UART_Byte_Tx\"" {  } { { "rtl/top_file.v" "UART_Byte_Tx" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849302203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_Bps_Gen UART_Byte_Tx:UART_Byte_Tx\|Tx_Bps_Gen:Tx_Bps_Gen_inst " "Elaborating entity \"Tx_Bps_Gen\" for hierarchy \"UART_Byte_Tx:UART_Byte_Tx\|Tx_Bps_Gen:Tx_Bps_Gen_inst\"" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "Tx_Bps_Gen_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_tx/UART_Byte_Tx.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849302219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx_Ctrl UART_Tx_Ctrl:UART_Tx_Ctrl " "Elaborating entity \"UART_Tx_Ctrl\" for hierarchy \"UART_Tx_Ctrl:UART_Tx_Ctrl\"" {  } { { "rtl/top_file.v" "UART_Tx_Ctrl" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849302237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA_chip DA_chip:DA_chip " "Elaborating entity \"DA_chip\" for hierarchy \"DA_chip:DA_chip\"" {  } { { "rtl/top_file.v" "DA_chip" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849302262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter0 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter0\"" {  } { { "rtl/top_file.v" "key_filter0" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849302273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_udp_tx_gmii eth_udp_tx_gmii:eth_udp_tx_gmii " "Elaborating entity \"eth_udp_tx_gmii\" for hierarchy \"eth_udp_tx_gmii:eth_udp_tx_gmii\"" {  } { { "rtl/top_file.v" "eth_udp_tx_gmii" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849302303 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698849302816 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698849302816 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698849302817 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698849302817 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698849302818 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698849302818 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698849302826 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698849302826 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698849302827 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698849302827 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698849302827 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698849302827 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698849302828 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698849302828 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698849302828 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698849302828 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698849302830 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698849302830 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698849302834 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698849302834 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698849302839 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698849302839 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698849302841 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698849302841 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698849302842 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698849302842 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698849302842 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698849302842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ua24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ua24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ua24 " "Found entity 1: altsyncram_ua24" {  } { { "db/altsyncram_ua24.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_ua24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849306862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849306862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849307126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849307126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849307275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849307275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849307539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849307539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849307757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849307757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849307896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849307896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849308152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849308152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849308305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849308305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849308372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849308372 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849308917 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698849309065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.01.22:35:13 Progress: Loading sld5a3900e5/alt_sld_fab_wrapper_hw.tcl " "2023.11.01.22:35:13 Progress: Loading sld5a3900e5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849313525 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849316551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849316650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849322274 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849322363 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849322453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849322563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849322570 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849322570 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698849323265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a3900e5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a3900e5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5a3900e5/alt_sld_fab.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ip/sld5a3900e5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849323456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849323456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849323533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849323533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849323540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849323540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849323596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849323596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849323680 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849323680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849323680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849323743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849323743 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[0\] " "Synthesized away node \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ia91.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_ia91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rtl/DDS/ddsrom.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/ddsrom.v" 81 0 0 } } { "rtl/DDS/DDS_Module.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS_Module.v" 83 0 0 } } { "rtl/DDS/DDS.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS.v" 51 0 0 } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698849324634 "|top_file|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[1\] " "Synthesized away node \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ia91.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_ia91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rtl/DDS/ddsrom.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/ddsrom.v" 81 0 0 } } { "rtl/DDS/DDS_Module.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS_Module.v" 83 0 0 } } { "rtl/DDS/DDS.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS.v" 51 0 0 } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698849324634 "|top_file|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1698849324634 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1698849324634 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698849326696 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "eth_mdc " "Inserted always-enabled tri-state buffer between \"eth_mdc\" and its non-tri-state driver." {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 84 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1698849326809 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1698849326809 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/mdio_bit_shift.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/mdio_bit_shift.v" 13 -1 0 } } { "rtl/mdio_bit_shift.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/mdio_bit_shift.v" 14 -1 0 } } { "rtl/crc32_d8.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/crc32_d8.v" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698849326828 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698849326828 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "eth_mdc~synth " "Node \"eth_mdc~synth\"" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698849327469 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698849327469 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Rs232_Tx VCC " "Pin \"Rs232_Tx\" is stuck at VCC" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698849327469 "|top_file|Rs232_Tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[0\] GND " "Pin \"requs\[0\]\" is stuck at GND" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698849327469 "|top_file|requs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[1\] GND " "Pin \"requs\[1\]\" is stuck at GND" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698849327469 "|top_file|requs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[2\] GND " "Pin \"requs\[2\]\" is stuck at GND" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698849327469 "|top_file|requs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[4\] GND " "Pin \"requs\[4\]\" is stuck at GND" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698849327469 "|top_file|requs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[5\] GND " "Pin \"requs\[5\]\" is stuck at GND" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698849327469 "|top_file|requs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[7\] GND " "Pin \"requs\[7\]\" is stuck at GND" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698849327469 "|top_file|requs[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698849327469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849327608 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "132 " "132 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698849328772 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/output_files/Ultrasonic_instrument_eth.map.smsg " "Generated suppressed messages file F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/output_files/Ultrasonic_instrument_eth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849329032 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 81 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1698849330693 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698849330743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849330743 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rs232_Rx " "No output dependent on input pin \"Rs232_Rx\"" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698849331062 "|top_file|Rs232_Rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_a " "No output dependent on input pin \"in_a\"" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698849331062 "|top_file|in_a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_b " "No output dependent on input pin \"in_b\"" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698849331062 "|top_file|in_b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key_in\[1\] " "No output dependent on input pin \"Key_in\[1\]\"" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698849331062 "|top_file|Key_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key_in\[0\] " "No output dependent on input pin \"Key_in\[0\]\"" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698849331062 "|top_file|Key_in[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698849331062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3581 " "Implemented 3581 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698849331063 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698849331063 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1698849331063 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3437 " "Implemented 3437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698849331063 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698849331063 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1698849331063 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698849331063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698849331113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 22:35:31 2023 " "Processing ended: Wed Nov 01 22:35:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698849331113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698849331113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698849331113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849331113 ""}
