# Compile of BCS_compare_testbench.v failed with 1 errors.
# Compile of BCS_compare_testbench.v was successful.
vsim work.BCS_compTB
# vsim work.BCS_compTB 
# Start time: 23:01:16 on Oct 21,2020
# Loading work.BCS_compTB
# Loading work.BitCompareSliceTransistor
# Loading work.XNOR
# Loading work.Inverter
# Loading work.NAND_2input
# Loading work.NAND_3input
# Loading work.BitCompareSliceGate
# Loading work.NAND2
# Loading work.NAND3
run -all
# ** Note: $stop    : D:/University/References/T3/DLD_CA/CA1/GateAndTransistorComp/BCS_compare_testbench.v(27)
#    Time: 800 ns  Iteration: 0  Instance: /BCS_compTB
# Break in Module BCS_compTB at D:/University/References/T3/DLD_CA/CA1/GateAndTransistorComp/BCS_compare_testbench.v line 27
add wave -position insertpoint /BCS_compTB/g1_t
add wave -position insertpoint /BCS_compTB/e1_g
add wave -position insertpoint /BCS_compTB/g1_g
add wave -position insertpoint /BCS_compTB/a0
add wave -position insertpoint /BCS_compTB/b0
add wave -position insertpoint /BCS_compTB/e0
add wave -position insertpoint /BCS_compTB/g0
add wave -position insertpoint /BCS_compTB/e1_t
run -all
run -all
run -all
run -all
run -all
run -all
run -all
quit -sim
# End time: 23:02:06 on Oct 21,2020, Elapsed time: 0:00:50
# Errors: 0, Warnings: 3
vsim work.BCS_compTB
# vsim work.BCS_compTB 
# Start time: 23:02:10 on Oct 21,2020
# Loading work.BCS_compTB
# Loading work.BitCompareSliceTransistor
# Loading work.XNOR
# Loading work.Inverter
# Loading work.NAND_2input
# Loading work.NAND_3input
# Loading work.BitCompareSliceGate
# Loading work.NAND2
# Loading work.NAND3
add wave -position insertpoint /BCS_compTB/g1_t
add wave -position insertpoint /BCS_compTB/e1_g
add wave -position insertpoint /BCS_compTB/g1_g
add wave -position insertpoint /BCS_compTB/a0
add wave -position insertpoint /BCS_compTB/b0
add wave -position insertpoint /BCS_compTB/e0
add wave -position insertpoint /BCS_compTB/g0
add wave -position insertpoint /BCS_compTB/e1_t
run -all
# ** Note: $stop    : D:/University/References/T3/DLD_CA/CA1/GateAndTransistorComp/BCS_compare_testbench.v(27)
#    Time: 800 ns  Iteration: 0  Instance: /BCS_compTB
# Break in Module BCS_compTB at D:/University/References/T3/DLD_CA/CA1/GateAndTransistorComp/BCS_compare_testbench.v line 27
quit -sim
# End time: 23:02:41 on Oct 21,2020, Elapsed time: 0:00:31
# Errors: 0, Warnings: 1
