
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.712945                       # Number of seconds simulated
sim_ticks                                1712944545500                       # Number of ticks simulated
final_tick                               1712944545500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 521086                       # Simulator instruction rate (inst/s)
host_op_rate                                   858089                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1785182171                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666760                       # Number of bytes of host memory used
host_seconds                                   959.54                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          184832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       536296448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536481280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       184832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        184832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534143872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534143872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8379632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8382520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8345998                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8345998                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             107903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          313084536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             313192439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        107903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           107903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       311827883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            311827883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       311827883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            107903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         313084536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            625020322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8382520                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8345998                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8382520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8345998                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536475136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534142272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536481280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534143872                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     96                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            524298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            524706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            523993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           524017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           524372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           523940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            521800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            521641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            521820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521663                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1712931854500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8382520                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8345998                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8382423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 520905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 520979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 520983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1430129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    748.615970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   559.464443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.117910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       181667     12.70%     12.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        66746      4.67%     17.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        68574      4.79%     22.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        66609      4.66%     26.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        71664      5.01%     31.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        59294      4.15%     35.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        49420      3.46%     39.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        41936      2.93%     42.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       824219     57.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1430129                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.089797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.048662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.484176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        520970    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520977                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.200722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515876     99.02%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               47      0.01%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4869      0.93%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              184      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520977                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 164633726750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            321804176750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41912120000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19640.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38390.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       313.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       311.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    313.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    311.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7607499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7690769                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     102395.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5111754480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2716961940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             29924832420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21781880280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         85689420960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          97108327590                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5904106560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    204020814780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     89281738080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     206635646220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           748205010510                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            436.794646                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1484555605250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   7730661750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   36396590000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 804628132000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 232508331000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  184246132250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 447434698500                       # Time in different power states
system.mem_ctrls_1.actEnergy               5099366580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2710377615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             29925674940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21784098780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         84383925600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          96912533730                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5817103200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    201792609540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     87096273600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     208926723900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           744472881975                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            434.615866                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1485235777000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   7528543000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35840030000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 815873444500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 226816836250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  184338068750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 442547623000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1712944545500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3425889091                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3425889091                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8420614                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2045.542029                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263251881                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8422662                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.255188                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7987143500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2045.542029                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          771                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1151                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         551771748                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        551771748                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    157101552                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157101552                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106150329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106150329                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263251881                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263251881                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263251881                       # number of overall hits
system.cpu.dcache.overall_hits::total       263251881                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       112831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        112831                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8309831                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8309831                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8422662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8422662                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8422662                       # number of overall misses
system.cpu.dcache.overall_misses::total       8422662                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  27171431500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27171431500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 741148676500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 741148676500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 768320108000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 768320108000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 768320108000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 768320108000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000718                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000718                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.072600                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.072600                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031003                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 240815.303418                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 240815.303418                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 89189.380205                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89189.380205                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 91220.579432                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91220.579432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 91220.579432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91220.579432                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8385552                       # number of writebacks
system.cpu.dcache.writebacks::total           8385552                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       112831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       112831                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8309831                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8309831                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8422662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8422662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8422662                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8422662                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  27058600500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27058600500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 732838845500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 732838845500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 759897446000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 759897446000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 759897446000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 759897446000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.072600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 239815.303418                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 239815.303418                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88189.380205                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88189.380205                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 90220.579432                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90220.579432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 90220.579432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90220.579432                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            460152                       # number of replacements
system.cpu.icache.tags.tagsinuse           730.104973                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674892537                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            461120                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1463.594156                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   730.104973                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.712993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.712993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          968                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          880                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1351168434                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1351168434                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    674892537                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674892537                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674892537                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674892537                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674892537                       # number of overall hits
system.cpu.icache.overall_hits::total       674892537                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       461120                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        461120                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       461120                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         461120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       461120                       # number of overall misses
system.cpu.icache.overall_misses::total        461120                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6480437500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6480437500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6480437500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6480437500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6480437500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6480437500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000683                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000683                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000683                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000683                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000683                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14053.689929                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14053.689929                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14053.689929                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14053.689929                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14053.689929                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14053.689929                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       460152                       # number of writebacks
system.cpu.icache.writebacks::total            460152                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       461120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       461120                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       461120                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       461120                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       461120                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       461120                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   6019317500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6019317500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   6019317500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6019317500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   6019317500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6019317500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000683                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000683                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000683                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000683                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000683                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000683                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13053.689929                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13053.689929                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13053.689929                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13053.689929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13053.689929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13053.689929                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   8385873                       # number of replacements
system.l2.tags.tagsinuse                 16311.202676                       # Cycle average of tags in use
system.l2.tags.total_refs                     9356230                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8402257                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.113538                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9587150000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      658.567652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        129.884572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15522.750452                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.040196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.007928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.947433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995557                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15327                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26166804                       # Number of tag accesses
system.l2.tags.data_accesses                 26166804                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8385552                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8385552                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       460152                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           460152                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              14056                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14056                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          458232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             458232                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          28974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28974                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                458232                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 43030                       # number of demand (read+write) hits
system.l2.demand_hits::total                   501262                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               458232                       # number of overall hits
system.l2.overall_hits::cpu.data                43030                       # number of overall hits
system.l2.overall_hits::total                  501262                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8295775                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8295775                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2888                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2888                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        83857                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           83857                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2888                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8379632                       # number of demand (read+write) misses
system.l2.demand_misses::total                8382520                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2888                       # number of overall misses
system.l2.overall_misses::cpu.data            8379632                       # number of overall misses
system.l2.overall_misses::total               8382520                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 720226482500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  720226482500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    508607000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    508607000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  26585083500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26585083500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     508607000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  746811566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     747320173000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    508607000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 746811566000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    747320173000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8385552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8385552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       460152                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       460152                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8309831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8309831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       461120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         461120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       112831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        112831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            461120                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8422662                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8883782                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           461120                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8422662                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8883782                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.998309                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998309                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.006263                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006263                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.743209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.743209                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.006263                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.994891                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.943576                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.006263                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.994891                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.943576                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86818.468739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86818.468739                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 176110.457064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 176110.457064                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 317028.793064                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 317028.793064                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 176110.457064                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89122.239020                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89152.208763                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 176110.457064                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89122.239020                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89152.208763                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8345998                       # number of writebacks
system.l2.writebacks::total                   8345998                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6060                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6060                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8295775                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8295775                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2888                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2888                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        83857                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        83857                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8379632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8382520                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8379632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8382520                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 637268732500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 637268732500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    479727000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    479727000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  25746513500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25746513500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    479727000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 663015246000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 663494973000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    479727000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 663015246000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 663494973000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.998309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.006263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.743209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.743209                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.006263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.994891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.943576                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.006263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.994891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.943576                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76818.468739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76818.468739                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 166110.457064                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 166110.457064                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 307028.793064                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 307028.793064                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 166110.457064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79122.239020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79152.208763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 166110.457064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79122.239020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79152.208763                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      16747526                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      8365006                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              86745                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8345998                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19008                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8295775                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8295775                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         86745                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25130046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25130046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25130046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1070625152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1070625152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1070625152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8382520                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8382520    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8382520                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50138127500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44105643500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     17764548                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      8880766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          26927                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        26926                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1712944545500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            573951                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16731550                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       460152                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           74937                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8309831                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8309831                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        461120                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       112831                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1382392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25265938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26648330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     58961408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1075725696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1134687104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8385873                       # Total snoops (count)
system.tol2bus.snoopTraffic                 534143872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17269655                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001559                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039459                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17242727     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  26927      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17269655                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17727978000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         691680000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12633993000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
