Verilog Instance of test: {/top/BENCH}

