Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\FPGAsave\niosII\kernel.qsys --block-symbol-file --output-directory=E:\FPGAsave\niosII\kernel --family="Cyclone IV E" --part=EP4CE6F17C8
Progress: Loading niosII/kernel.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 16.1]
Progress: Parameterizing module clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding sysid [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: kernel.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: kernel.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: kernel.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: kernel.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\FPGAsave\niosII\kernel.qsys --synthesis=VERILOG --output-directory=E:\FPGAsave\niosII\kernel\synthesis --family="Cyclone IV E" --part=EP4CE6F17C8
Progress: Loading niosII/kernel.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 16.1]
Progress: Parameterizing module clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding sysid [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: kernel.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: kernel.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: kernel.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: kernel.sysid: Time stamp will be automatically updated when this component is generated.
Info: kernel: Generating kernel "kernel" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'kernel_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=kernel_jtag_uart --dir=C:/Users/yuguo/AppData/Local/Temp/alt7338_1773762280999436337.dir/0030_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/yuguo/AppData/Local/Temp/alt7338_1773762280999436337.dir/0030_jtag_uart_gen//kernel_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'kernel_jtag_uart'
Info: jtag_uart: "kernel" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2: "kernel" instantiated altera_nios2_gen2 "nios2"
Info: sdram: Starting RTL generation for module 'kernel_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=kernel_sdram --dir=C:/Users/yuguo/AppData/Local/Temp/alt7338_1773762280999436337.dir/0031_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/yuguo/AppData/Local/Temp/alt7338_1773762280999436337.dir/0031_sdram_gen//kernel_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'kernel_sdram'
Info: sdram: "kernel" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sysid: "kernel" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "kernel" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "kernel" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "kernel" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'kernel_nios2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=kernel_nios2_cpu --dir=C:/Users/yuguo/AppData/Local/Temp/alt7338_1773762280999436337.dir/0035_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/yuguo/AppData/Local/Temp/alt7338_1773762280999436337.dir/0035_cpu_gen//kernel_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.06.21 12:55:03 (*) Starting Nios II generation
Info: cpu: # 2017.06.21 12:55:03 (*)   Checking for plaintext license.
Info: cpu: # 2017.06.21 12:55:04 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2017.06.21 12:55:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.06.21 12:55:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.06.21 12:55:04 (*)   Plaintext license not found.
Info: cpu: # 2017.06.21 12:55:04 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.06.21 12:55:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2017.06.21 12:55:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.06.21 12:55:05 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.06.21 12:55:05 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.06.21 12:55:05 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.06.21 12:55:05 (*)   Creating all objects for CPU
Info: cpu: # 2017.06.21 12:55:05 (*)     Testbench
Info: cpu: # 2017.06.21 12:55:05 (*)     Instruction decoding
Info: cpu: # 2017.06.21 12:55:05 (*)       Instruction fields
Info: cpu: # 2017.06.21 12:55:05 (*)       Instruction decodes
Info: cpu: # 2017.06.21 12:55:06 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.06.21 12:55:06 (*)       Instruction controls
Info: cpu: # 2017.06.21 12:55:06 (*)     Pipeline frontend
Info: cpu: # 2017.06.21 12:55:06 (*)     Pipeline backend
Info: cpu: # 2017.06.21 12:55:08 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.06.21 12:55:10 (*)   Creating encrypted RTL
Info: cpu: # 2017.06.21 12:55:11 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'kernel_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: Reusing file E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: kernel: Done "kernel" with 34 modules, 61 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
