
sinking-clock_testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003fd0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  0800408c  0800408c  0001408c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004170  08004170  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08004170  08004170  00014170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004178  08004178  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004178  08004178  00014178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800417c  0800417c  0001417c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004180  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  2000000c  0800418c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  0800418c  00020138  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011f5a  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021e1  00000000  00000000  00031f8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa8  00000000  00000000  00034170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ee0  00000000  00000000  00035118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017519  00000000  00000000  00035ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011ea2  00000000  00000000  0004d511  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000991d9  00000000  00000000  0005f3b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f858c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000394c  00000000  00000000  000f85dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004074 	.word	0x08004074

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08004074 	.word	0x08004074

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_uldivmod>:
 800021c:	2b00      	cmp	r3, #0
 800021e:	d111      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000220:	2a00      	cmp	r2, #0
 8000222:	d10f      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000224:	2900      	cmp	r1, #0
 8000226:	d100      	bne.n	800022a <__aeabi_uldivmod+0xe>
 8000228:	2800      	cmp	r0, #0
 800022a:	d002      	beq.n	8000232 <__aeabi_uldivmod+0x16>
 800022c:	2100      	movs	r1, #0
 800022e:	43c9      	mvns	r1, r1
 8000230:	0008      	movs	r0, r1
 8000232:	b407      	push	{r0, r1, r2}
 8000234:	4802      	ldr	r0, [pc, #8]	; (8000240 <__aeabi_uldivmod+0x24>)
 8000236:	a102      	add	r1, pc, #8	; (adr r1, 8000240 <__aeabi_uldivmod+0x24>)
 8000238:	1840      	adds	r0, r0, r1
 800023a:	9002      	str	r0, [sp, #8]
 800023c:	bd03      	pop	{r0, r1, pc}
 800023e:	46c0      	nop			; (mov r8, r8)
 8000240:	ffffffd9 	.word	0xffffffd9
 8000244:	b403      	push	{r0, r1}
 8000246:	4668      	mov	r0, sp
 8000248:	b501      	push	{r0, lr}
 800024a:	9802      	ldr	r0, [sp, #8]
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	9b01      	ldr	r3, [sp, #4]
 8000252:	469e      	mov	lr, r3
 8000254:	b002      	add	sp, #8
 8000256:	bc0c      	pop	{r2, r3}
 8000258:	4770      	bx	lr
 800025a:	46c0      	nop			; (mov r8, r8)

0800025c <__udivmoddi4>:
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	4657      	mov	r7, sl
 8000260:	464e      	mov	r6, r9
 8000262:	4645      	mov	r5, r8
 8000264:	46de      	mov	lr, fp
 8000266:	b5e0      	push	{r5, r6, r7, lr}
 8000268:	0004      	movs	r4, r0
 800026a:	000d      	movs	r5, r1
 800026c:	4692      	mov	sl, r2
 800026e:	4699      	mov	r9, r3
 8000270:	b083      	sub	sp, #12
 8000272:	428b      	cmp	r3, r1
 8000274:	d830      	bhi.n	80002d8 <__udivmoddi4+0x7c>
 8000276:	d02d      	beq.n	80002d4 <__udivmoddi4+0x78>
 8000278:	4649      	mov	r1, r9
 800027a:	4650      	mov	r0, sl
 800027c:	f000 f8ba 	bl	80003f4 <__clzdi2>
 8000280:	0029      	movs	r1, r5
 8000282:	0006      	movs	r6, r0
 8000284:	0020      	movs	r0, r4
 8000286:	f000 f8b5 	bl	80003f4 <__clzdi2>
 800028a:	1a33      	subs	r3, r6, r0
 800028c:	4698      	mov	r8, r3
 800028e:	3b20      	subs	r3, #32
 8000290:	469b      	mov	fp, r3
 8000292:	d433      	bmi.n	80002fc <__udivmoddi4+0xa0>
 8000294:	465a      	mov	r2, fp
 8000296:	4653      	mov	r3, sl
 8000298:	4093      	lsls	r3, r2
 800029a:	4642      	mov	r2, r8
 800029c:	001f      	movs	r7, r3
 800029e:	4653      	mov	r3, sl
 80002a0:	4093      	lsls	r3, r2
 80002a2:	001e      	movs	r6, r3
 80002a4:	42af      	cmp	r7, r5
 80002a6:	d83a      	bhi.n	800031e <__udivmoddi4+0xc2>
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d100      	bne.n	80002ae <__udivmoddi4+0x52>
 80002ac:	e078      	b.n	80003a0 <__udivmoddi4+0x144>
 80002ae:	465b      	mov	r3, fp
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	41bd      	sbcs	r5, r7
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da00      	bge.n	80002ba <__udivmoddi4+0x5e>
 80002b8:	e075      	b.n	80003a6 <__udivmoddi4+0x14a>
 80002ba:	2200      	movs	r2, #0
 80002bc:	2300      	movs	r3, #0
 80002be:	9200      	str	r2, [sp, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	2301      	movs	r3, #1
 80002c4:	465a      	mov	r2, fp
 80002c6:	4093      	lsls	r3, r2
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2301      	movs	r3, #1
 80002cc:	4642      	mov	r2, r8
 80002ce:	4093      	lsls	r3, r2
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	e028      	b.n	8000326 <__udivmoddi4+0xca>
 80002d4:	4282      	cmp	r2, r0
 80002d6:	d9cf      	bls.n	8000278 <__udivmoddi4+0x1c>
 80002d8:	2200      	movs	r2, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	9200      	str	r2, [sp, #0]
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <__udivmoddi4+0x8e>
 80002e6:	601c      	str	r4, [r3, #0]
 80002e8:	605d      	str	r5, [r3, #4]
 80002ea:	9800      	ldr	r0, [sp, #0]
 80002ec:	9901      	ldr	r1, [sp, #4]
 80002ee:	b003      	add	sp, #12
 80002f0:	bcf0      	pop	{r4, r5, r6, r7}
 80002f2:	46bb      	mov	fp, r7
 80002f4:	46b2      	mov	sl, r6
 80002f6:	46a9      	mov	r9, r5
 80002f8:	46a0      	mov	r8, r4
 80002fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fc:	4642      	mov	r2, r8
 80002fe:	2320      	movs	r3, #32
 8000300:	1a9b      	subs	r3, r3, r2
 8000302:	4652      	mov	r2, sl
 8000304:	40da      	lsrs	r2, r3
 8000306:	4641      	mov	r1, r8
 8000308:	0013      	movs	r3, r2
 800030a:	464a      	mov	r2, r9
 800030c:	408a      	lsls	r2, r1
 800030e:	0017      	movs	r7, r2
 8000310:	4642      	mov	r2, r8
 8000312:	431f      	orrs	r7, r3
 8000314:	4653      	mov	r3, sl
 8000316:	4093      	lsls	r3, r2
 8000318:	001e      	movs	r6, r3
 800031a:	42af      	cmp	r7, r5
 800031c:	d9c4      	bls.n	80002a8 <__udivmoddi4+0x4c>
 800031e:	2200      	movs	r2, #0
 8000320:	2300      	movs	r3, #0
 8000322:	9200      	str	r2, [sp, #0]
 8000324:	9301      	str	r3, [sp, #4]
 8000326:	4643      	mov	r3, r8
 8000328:	2b00      	cmp	r3, #0
 800032a:	d0d9      	beq.n	80002e0 <__udivmoddi4+0x84>
 800032c:	07fb      	lsls	r3, r7, #31
 800032e:	0872      	lsrs	r2, r6, #1
 8000330:	431a      	orrs	r2, r3
 8000332:	4646      	mov	r6, r8
 8000334:	087b      	lsrs	r3, r7, #1
 8000336:	e00e      	b.n	8000356 <__udivmoddi4+0xfa>
 8000338:	42ab      	cmp	r3, r5
 800033a:	d101      	bne.n	8000340 <__udivmoddi4+0xe4>
 800033c:	42a2      	cmp	r2, r4
 800033e:	d80c      	bhi.n	800035a <__udivmoddi4+0xfe>
 8000340:	1aa4      	subs	r4, r4, r2
 8000342:	419d      	sbcs	r5, r3
 8000344:	2001      	movs	r0, #1
 8000346:	1924      	adds	r4, r4, r4
 8000348:	416d      	adcs	r5, r5
 800034a:	2100      	movs	r1, #0
 800034c:	3e01      	subs	r6, #1
 800034e:	1824      	adds	r4, r4, r0
 8000350:	414d      	adcs	r5, r1
 8000352:	2e00      	cmp	r6, #0
 8000354:	d006      	beq.n	8000364 <__udivmoddi4+0x108>
 8000356:	42ab      	cmp	r3, r5
 8000358:	d9ee      	bls.n	8000338 <__udivmoddi4+0xdc>
 800035a:	3e01      	subs	r6, #1
 800035c:	1924      	adds	r4, r4, r4
 800035e:	416d      	adcs	r5, r5
 8000360:	2e00      	cmp	r6, #0
 8000362:	d1f8      	bne.n	8000356 <__udivmoddi4+0xfa>
 8000364:	9800      	ldr	r0, [sp, #0]
 8000366:	9901      	ldr	r1, [sp, #4]
 8000368:	465b      	mov	r3, fp
 800036a:	1900      	adds	r0, r0, r4
 800036c:	4169      	adcs	r1, r5
 800036e:	2b00      	cmp	r3, #0
 8000370:	db24      	blt.n	80003bc <__udivmoddi4+0x160>
 8000372:	002b      	movs	r3, r5
 8000374:	465a      	mov	r2, fp
 8000376:	4644      	mov	r4, r8
 8000378:	40d3      	lsrs	r3, r2
 800037a:	002a      	movs	r2, r5
 800037c:	40e2      	lsrs	r2, r4
 800037e:	001c      	movs	r4, r3
 8000380:	465b      	mov	r3, fp
 8000382:	0015      	movs	r5, r2
 8000384:	2b00      	cmp	r3, #0
 8000386:	db2a      	blt.n	80003de <__udivmoddi4+0x182>
 8000388:	0026      	movs	r6, r4
 800038a:	409e      	lsls	r6, r3
 800038c:	0033      	movs	r3, r6
 800038e:	0026      	movs	r6, r4
 8000390:	4647      	mov	r7, r8
 8000392:	40be      	lsls	r6, r7
 8000394:	0032      	movs	r2, r6
 8000396:	1a80      	subs	r0, r0, r2
 8000398:	4199      	sbcs	r1, r3
 800039a:	9000      	str	r0, [sp, #0]
 800039c:	9101      	str	r1, [sp, #4]
 800039e:	e79f      	b.n	80002e0 <__udivmoddi4+0x84>
 80003a0:	42a3      	cmp	r3, r4
 80003a2:	d8bc      	bhi.n	800031e <__udivmoddi4+0xc2>
 80003a4:	e783      	b.n	80002ae <__udivmoddi4+0x52>
 80003a6:	4642      	mov	r2, r8
 80003a8:	2320      	movs	r3, #32
 80003aa:	2100      	movs	r1, #0
 80003ac:	1a9b      	subs	r3, r3, r2
 80003ae:	2200      	movs	r2, #0
 80003b0:	9100      	str	r1, [sp, #0]
 80003b2:	9201      	str	r2, [sp, #4]
 80003b4:	2201      	movs	r2, #1
 80003b6:	40da      	lsrs	r2, r3
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	e786      	b.n	80002ca <__udivmoddi4+0x6e>
 80003bc:	4642      	mov	r2, r8
 80003be:	2320      	movs	r3, #32
 80003c0:	1a9b      	subs	r3, r3, r2
 80003c2:	002a      	movs	r2, r5
 80003c4:	4646      	mov	r6, r8
 80003c6:	409a      	lsls	r2, r3
 80003c8:	0023      	movs	r3, r4
 80003ca:	40f3      	lsrs	r3, r6
 80003cc:	4644      	mov	r4, r8
 80003ce:	4313      	orrs	r3, r2
 80003d0:	002a      	movs	r2, r5
 80003d2:	40e2      	lsrs	r2, r4
 80003d4:	001c      	movs	r4, r3
 80003d6:	465b      	mov	r3, fp
 80003d8:	0015      	movs	r5, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	dad4      	bge.n	8000388 <__udivmoddi4+0x12c>
 80003de:	4642      	mov	r2, r8
 80003e0:	002f      	movs	r7, r5
 80003e2:	2320      	movs	r3, #32
 80003e4:	0026      	movs	r6, r4
 80003e6:	4097      	lsls	r7, r2
 80003e8:	1a9b      	subs	r3, r3, r2
 80003ea:	40de      	lsrs	r6, r3
 80003ec:	003b      	movs	r3, r7
 80003ee:	4333      	orrs	r3, r6
 80003f0:	e7cd      	b.n	800038e <__udivmoddi4+0x132>
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__clzdi2>:
 80003f4:	b510      	push	{r4, lr}
 80003f6:	2900      	cmp	r1, #0
 80003f8:	d103      	bne.n	8000402 <__clzdi2+0xe>
 80003fa:	f000 f807 	bl	800040c <__clzsi2>
 80003fe:	3020      	adds	r0, #32
 8000400:	e002      	b.n	8000408 <__clzdi2+0x14>
 8000402:	0008      	movs	r0, r1
 8000404:	f000 f802 	bl	800040c <__clzsi2>
 8000408:	bd10      	pop	{r4, pc}
 800040a:	46c0      	nop			; (mov r8, r8)

0800040c <__clzsi2>:
 800040c:	211c      	movs	r1, #28
 800040e:	2301      	movs	r3, #1
 8000410:	041b      	lsls	r3, r3, #16
 8000412:	4298      	cmp	r0, r3
 8000414:	d301      	bcc.n	800041a <__clzsi2+0xe>
 8000416:	0c00      	lsrs	r0, r0, #16
 8000418:	3910      	subs	r1, #16
 800041a:	0a1b      	lsrs	r3, r3, #8
 800041c:	4298      	cmp	r0, r3
 800041e:	d301      	bcc.n	8000424 <__clzsi2+0x18>
 8000420:	0a00      	lsrs	r0, r0, #8
 8000422:	3908      	subs	r1, #8
 8000424:	091b      	lsrs	r3, r3, #4
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0x22>
 800042a:	0900      	lsrs	r0, r0, #4
 800042c:	3904      	subs	r1, #4
 800042e:	a202      	add	r2, pc, #8	; (adr r2, 8000438 <__clzsi2+0x2c>)
 8000430:	5c10      	ldrb	r0, [r2, r0]
 8000432:	1840      	adds	r0, r0, r1
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	02020304 	.word	0x02020304
 800043c:	01010101 	.word	0x01010101
	...

08000448 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800044a:	b08f      	sub	sp, #60	; 0x3c
 800044c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800044e:	f000 fcd3 	bl	8000df8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000452:	f000 f8c9 	bl	80005e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000456:	f000 fa9f 	bl	8000998 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800045a:	f000 fa69 	bl	8000930 <MX_USART2_UART_Init>
  MX_RTC_Init();
 800045e:	f000 f90f 	bl	8000680 <MX_RTC_Init>
  MX_TIM1_Init();
 8000462:	f000 f9b9 	bl	80007d8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  GPIO_PinState GPIOPinSet[2] = {GPIO_PIN_RESET, GPIO_PIN_SET};
 8000466:	211c      	movs	r1, #28
 8000468:	187b      	adds	r3, r7, r1
 800046a:	2200      	movs	r2, #0
 800046c:	701a      	strb	r2, [r3, #0]
 800046e:	187b      	adds	r3, r7, r1
 8000470:	2201      	movs	r2, #1
 8000472:	705a      	strb	r2, [r3, #1]

	  uint16_t shiftDataPin = GPIO_PIN_15;			// Port A
 8000474:	2326      	movs	r3, #38	; 0x26
 8000476:	18fb      	adds	r3, r7, r3
 8000478:	4a56      	ldr	r2, [pc, #344]	; (80005d4 <main+0x18c>)
 800047a:	801a      	strh	r2, [r3, #0]
	  uint16_t shiftDataClockPin = GPIO_PIN_5;		// Port B
 800047c:	2324      	movs	r3, #36	; 0x24
 800047e:	18fb      	adds	r3, r7, r3
 8000480:	2220      	movs	r2, #32
 8000482:	801a      	strh	r2, [r3, #0]
	  uint16_t shiftStoreClockPin = GPIO_PIN_4;		// Port B
 8000484:	2522      	movs	r5, #34	; 0x22
 8000486:	197b      	adds	r3, r7, r5
 8000488:	2210      	movs	r2, #16
 800048a:	801a      	strh	r2, [r3, #0]
	  uint16_t shiftOutputEnablePin = GPIO_PIN_3;		// Port B
 800048c:	2320      	movs	r3, #32
 800048e:	18fb      	adds	r3, r7, r3
 8000490:	2208      	movs	r2, #8
 8000492:	801a      	strh	r2, [r3, #0]
	  uint16_t shiftMCLRPin = GPIO_PIN_6;				// Port B
 8000494:	201e      	movs	r0, #30
 8000496:	183b      	adds	r3, r7, r0
 8000498:	2240      	movs	r2, #64	; 0x40
 800049a:	801a      	strh	r2, [r3, #0]

	  const uint8_t dispDigits[10] = {0b01111110, 	// 0
 800049c:	2310      	movs	r3, #16
 800049e:	18fb      	adds	r3, r7, r3
 80004a0:	4a4d      	ldr	r2, [pc, #308]	; (80005d8 <main+0x190>)
 80004a2:	ca50      	ldmia	r2!, {r4, r6}
 80004a4:	c350      	stmia	r3!, {r4, r6}
 80004a6:	8812      	ldrh	r2, [r2, #0]
 80004a8:	801a      	strh	r2, [r3, #0]
									0b01110000,		// 7
									0b01111111,		// 8
									0b01111011};	// 9

	// Clear any existing shift register data
	HAL_GPIO_WritePin(GPIOB, shiftMCLRPin, GPIOPinSet[0]);
 80004aa:	000c      	movs	r4, r1
 80004ac:	193b      	adds	r3, r7, r4
 80004ae:	781a      	ldrb	r2, [r3, #0]
 80004b0:	0006      	movs	r6, r0
 80004b2:	183b      	adds	r3, r7, r0
 80004b4:	881b      	ldrh	r3, [r3, #0]
 80004b6:	4849      	ldr	r0, [pc, #292]	; (80005dc <main+0x194>)
 80004b8:	0019      	movs	r1, r3
 80004ba:	f000 ff89 	bl	80013d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, shiftMCLRPin, GPIOPinSet[1]);
 80004be:	193b      	adds	r3, r7, r4
 80004c0:	785a      	ldrb	r2, [r3, #1]
 80004c2:	19bb      	adds	r3, r7, r6
 80004c4:	881b      	ldrh	r3, [r3, #0]
 80004c6:	4845      	ldr	r0, [pc, #276]	; (80005dc <main+0x194>)
 80004c8:	0019      	movs	r1, r3
 80004ca:	f000 ff81 	bl	80013d0 <HAL_GPIO_WritePin>

	// Store cleared data
	HAL_GPIO_WritePin(GPIOB, shiftStoreClockPin, GPIOPinSet[1]);
 80004ce:	193b      	adds	r3, r7, r4
 80004d0:	785a      	ldrb	r2, [r3, #1]
 80004d2:	197b      	adds	r3, r7, r5
 80004d4:	881b      	ldrh	r3, [r3, #0]
 80004d6:	4841      	ldr	r0, [pc, #260]	; (80005dc <main+0x194>)
 80004d8:	0019      	movs	r1, r3
 80004da:	f000 ff79 	bl	80013d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, shiftStoreClockPin, GPIOPinSet[0]);
 80004de:	193b      	adds	r3, r7, r4
 80004e0:	781a      	ldrb	r2, [r3, #0]
 80004e2:	197b      	adds	r3, r7, r5
 80004e4:	881b      	ldrh	r3, [r3, #0]
 80004e6:	483d      	ldr	r0, [pc, #244]	; (80005dc <main+0x194>)
 80004e8:	0019      	movs	r1, r3
 80004ea:	f000 ff71 	bl	80013d0 <HAL_GPIO_WritePin>


	for (int i = 0; i < 4; i++) {
 80004ee:	2300      	movs	r3, #0
 80004f0:	637b      	str	r3, [r7, #52]	; 0x34
 80004f2:	e04a      	b.n	800058a <main+0x142>

	  uint8_t sendByte = dispDigits[i+1];
 80004f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80004f6:	1c5a      	adds	r2, r3, #1
 80004f8:	2333      	movs	r3, #51	; 0x33
 80004fa:	18fb      	adds	r3, r7, r3
 80004fc:	2110      	movs	r1, #16
 80004fe:	1879      	adds	r1, r7, r1
 8000500:	5c8a      	ldrb	r2, [r1, r2]
 8000502:	701a      	strb	r2, [r3, #0]

	  for(int j = 0; j < 8; j++) {
 8000504:	2300      	movs	r3, #0
 8000506:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000508:	e039      	b.n	800057e <main+0x136>

		HAL_GPIO_WritePin(GPIOA, shiftDataPin, GPIOPinSet[sendByte & 1]);
 800050a:	2533      	movs	r5, #51	; 0x33
 800050c:	197b      	adds	r3, r7, r5
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	2201      	movs	r2, #1
 8000512:	4013      	ands	r3, r2
 8000514:	241c      	movs	r4, #28
 8000516:	193a      	adds	r2, r7, r4
 8000518:	5cd2      	ldrb	r2, [r2, r3]
 800051a:	2326      	movs	r3, #38	; 0x26
 800051c:	18fb      	adds	r3, r7, r3
 800051e:	8819      	ldrh	r1, [r3, #0]
 8000520:	23a0      	movs	r3, #160	; 0xa0
 8000522:	05db      	lsls	r3, r3, #23
 8000524:	0018      	movs	r0, r3
 8000526:	f000 ff53 	bl	80013d0 <HAL_GPIO_WritePin>


		// Toggle clock GPIO to shift bit into register
		HAL_GPIO_WritePin(GPIOB, shiftDataClockPin, GPIOPinSet[1]);
 800052a:	193b      	adds	r3, r7, r4
 800052c:	785a      	ldrb	r2, [r3, #1]
 800052e:	2624      	movs	r6, #36	; 0x24
 8000530:	19bb      	adds	r3, r7, r6
 8000532:	881b      	ldrh	r3, [r3, #0]
 8000534:	4829      	ldr	r0, [pc, #164]	; (80005dc <main+0x194>)
 8000536:	0019      	movs	r1, r3
 8000538:	f000 ff4a 	bl	80013d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, shiftDataClockPin, GPIOPinSet[0]);
 800053c:	193b      	adds	r3, r7, r4
 800053e:	781a      	ldrb	r2, [r3, #0]
 8000540:	19bb      	adds	r3, r7, r6
 8000542:	881b      	ldrh	r3, [r3, #0]
 8000544:	4825      	ldr	r0, [pc, #148]	; (80005dc <main+0x194>)
 8000546:	0019      	movs	r1, r3
 8000548:	f000 ff42 	bl	80013d0 <HAL_GPIO_WritePin>

		// Store cleared data
		HAL_GPIO_WritePin(GPIOB, shiftStoreClockPin, GPIOPinSet[1]);
 800054c:	193b      	adds	r3, r7, r4
 800054e:	785a      	ldrb	r2, [r3, #1]
 8000550:	2622      	movs	r6, #34	; 0x22
 8000552:	19bb      	adds	r3, r7, r6
 8000554:	881b      	ldrh	r3, [r3, #0]
 8000556:	4821      	ldr	r0, [pc, #132]	; (80005dc <main+0x194>)
 8000558:	0019      	movs	r1, r3
 800055a:	f000 ff39 	bl	80013d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, shiftStoreClockPin, GPIOPinSet[0]);
 800055e:	193b      	adds	r3, r7, r4
 8000560:	781a      	ldrb	r2, [r3, #0]
 8000562:	19bb      	adds	r3, r7, r6
 8000564:	881b      	ldrh	r3, [r3, #0]
 8000566:	481d      	ldr	r0, [pc, #116]	; (80005dc <main+0x194>)
 8000568:	0019      	movs	r1, r3
 800056a:	f000 ff31 	bl	80013d0 <HAL_GPIO_WritePin>

		// Once data pin has been written and shifted out, shift data right by one bit.
		sendByte >>= 1;
 800056e:	197b      	adds	r3, r7, r5
 8000570:	197a      	adds	r2, r7, r5
 8000572:	7812      	ldrb	r2, [r2, #0]
 8000574:	0852      	lsrs	r2, r2, #1
 8000576:	701a      	strb	r2, [r3, #0]
	  for(int j = 0; j < 8; j++) {
 8000578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800057a:	3301      	adds	r3, #1
 800057c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800057e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000580:	2b07      	cmp	r3, #7
 8000582:	ddc2      	ble.n	800050a <main+0xc2>
	for (int i = 0; i < 4; i++) {
 8000584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000586:	3301      	adds	r3, #1
 8000588:	637b      	str	r3, [r7, #52]	; 0x34
 800058a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800058c:	2b03      	cmp	r3, #3
 800058e:	ddb1      	ble.n	80004f4 <main+0xac>

	  // Enable output by pulling enable pin low
	  // HAL_GPIO_WritePin(GPIOB, shiftOutputEnablePin, GPIOPinSet[0]);

	  //Start PWM on enable output pin
	  uint16_t duties[5] = {1000, 900, 800, 700, 600};
 8000590:	1d3b      	adds	r3, r7, #4
 8000592:	4a13      	ldr	r2, [pc, #76]	; (80005e0 <main+0x198>)
 8000594:	ca03      	ldmia	r2!, {r0, r1}
 8000596:	c303      	stmia	r3!, {r0, r1}
 8000598:	8812      	ldrh	r2, [r2, #0]
 800059a:	801a      	strh	r2, [r3, #0]
	  for(int i = 0; i < 5; i++) {
 800059c:	2300      	movs	r3, #0
 800059e:	62bb      	str	r3, [r7, #40]	; 0x28
 80005a0:	e013      	b.n	80005ca <main+0x182>

		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, duties[i]);
 80005a2:	1d3b      	adds	r3, r7, #4
 80005a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80005a6:	0052      	lsls	r2, r2, #1
 80005a8:	5ad2      	ldrh	r2, [r2, r3]
 80005aa:	4b0e      	ldr	r3, [pc, #56]	; (80005e4 <main+0x19c>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	639a      	str	r2, [r3, #56]	; 0x38
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80005b0:	4b0c      	ldr	r3, [pc, #48]	; (80005e4 <main+0x19c>)
 80005b2:	2104      	movs	r1, #4
 80005b4:	0018      	movs	r0, r3
 80005b6:	f002 fa77 	bl	8002aa8 <HAL_TIM_PWM_Start>

		  //HAL_GPIO_TogglePin(GPIOB, shiftOutputEnablePin);

		  HAL_Delay(1000);
 80005ba:	23fa      	movs	r3, #250	; 0xfa
 80005bc:	009b      	lsls	r3, r3, #2
 80005be:	0018      	movs	r0, r3
 80005c0:	f000 fca0 	bl	8000f04 <HAL_Delay>
	  for(int i = 0; i < 5; i++) {
 80005c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005c6:	3301      	adds	r3, #1
 80005c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80005ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005cc:	2b04      	cmp	r3, #4
 80005ce:	dde8      	ble.n	80005a2 <main+0x15a>
  {
 80005d0:	e7de      	b.n	8000590 <main+0x148>
 80005d2:	46c0      	nop			; (mov r8, r8)
 80005d4:	ffff8000 	.word	0xffff8000
 80005d8:	0800408c 	.word	0x0800408c
 80005dc:	50000400 	.word	0x50000400
 80005e0:	08004098 	.word	0x08004098
 80005e4:	20000054 	.word	0x20000054

080005e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e8:	b590      	push	{r4, r7, lr}
 80005ea:	b093      	sub	sp, #76	; 0x4c
 80005ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ee:	2410      	movs	r4, #16
 80005f0:	193b      	adds	r3, r7, r4
 80005f2:	0018      	movs	r0, r3
 80005f4:	2338      	movs	r3, #56	; 0x38
 80005f6:	001a      	movs	r2, r3
 80005f8:	2100      	movs	r1, #0
 80005fa:	f003 fd33 	bl	8004064 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005fe:	003b      	movs	r3, r7
 8000600:	0018      	movs	r0, r3
 8000602:	2310      	movs	r3, #16
 8000604:	001a      	movs	r2, r3
 8000606:	2100      	movs	r1, #0
 8000608:	f003 fd2c 	bl	8004064 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800060c:	2380      	movs	r3, #128	; 0x80
 800060e:	009b      	lsls	r3, r3, #2
 8000610:	0018      	movs	r0, r3
 8000612:	f000 ff2f 	bl	8001474 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000616:	193b      	adds	r3, r7, r4
 8000618:	220a      	movs	r2, #10
 800061a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800061c:	193b      	adds	r3, r7, r4
 800061e:	2280      	movs	r2, #128	; 0x80
 8000620:	0052      	lsls	r2, r2, #1
 8000622:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000624:	0021      	movs	r1, r4
 8000626:	187b      	adds	r3, r7, r1
 8000628:	2200      	movs	r2, #0
 800062a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800062c:	187b      	adds	r3, r7, r1
 800062e:	2240      	movs	r2, #64	; 0x40
 8000630:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000632:	187b      	adds	r3, r7, r1
 8000634:	2201      	movs	r2, #1
 8000636:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000638:	187b      	adds	r3, r7, r1
 800063a:	2200      	movs	r2, #0
 800063c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800063e:	187b      	adds	r3, r7, r1
 8000640:	0018      	movs	r0, r3
 8000642:	f000 ff63 	bl	800150c <HAL_RCC_OscConfig>
 8000646:	1e03      	subs	r3, r0, #0
 8000648:	d001      	beq.n	800064e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800064a:	f000 fa4b 	bl	8000ae4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800064e:	003b      	movs	r3, r7
 8000650:	2207      	movs	r2, #7
 8000652:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000654:	003b      	movs	r3, r7
 8000656:	2200      	movs	r2, #0
 8000658:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065a:	003b      	movs	r3, r7
 800065c:	2200      	movs	r2, #0
 800065e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000660:	003b      	movs	r3, r7
 8000662:	2200      	movs	r2, #0
 8000664:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000666:	003b      	movs	r3, r7
 8000668:	2100      	movs	r1, #0
 800066a:	0018      	movs	r0, r3
 800066c:	f001 fa68 	bl	8001b40 <HAL_RCC_ClockConfig>
 8000670:	1e03      	subs	r3, r0, #0
 8000672:	d001      	beq.n	8000678 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000674:	f000 fa36 	bl	8000ae4 <Error_Handler>
  }
}
 8000678:	46c0      	nop			; (mov r8, r8)
 800067a:	46bd      	mov	sp, r7
 800067c:	b013      	add	sp, #76	; 0x4c
 800067e:	bd90      	pop	{r4, r7, pc}

08000680 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b090      	sub	sp, #64	; 0x40
 8000684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000686:	232c      	movs	r3, #44	; 0x2c
 8000688:	18fb      	adds	r3, r7, r3
 800068a:	0018      	movs	r0, r3
 800068c:	2314      	movs	r3, #20
 800068e:	001a      	movs	r2, r3
 8000690:	2100      	movs	r1, #0
 8000692:	f003 fce7 	bl	8004064 <memset>
  RTC_DateTypeDef sDate = {0};
 8000696:	2328      	movs	r3, #40	; 0x28
 8000698:	18fb      	adds	r3, r7, r3
 800069a:	2200      	movs	r2, #0
 800069c:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800069e:	003b      	movs	r3, r7
 80006a0:	0018      	movs	r0, r3
 80006a2:	2328      	movs	r3, #40	; 0x28
 80006a4:	001a      	movs	r2, r3
 80006a6:	2100      	movs	r1, #0
 80006a8:	f003 fcdc 	bl	8004064 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006ac:	4b47      	ldr	r3, [pc, #284]	; (80007cc <MX_RTC_Init+0x14c>)
 80006ae:	4a48      	ldr	r2, [pc, #288]	; (80007d0 <MX_RTC_Init+0x150>)
 80006b0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 80006b2:	4b46      	ldr	r3, [pc, #280]	; (80007cc <MX_RTC_Init+0x14c>)
 80006b4:	2240      	movs	r2, #64	; 0x40
 80006b6:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 80006b8:	4b44      	ldr	r3, [pc, #272]	; (80007cc <MX_RTC_Init+0x14c>)
 80006ba:	227f      	movs	r2, #127	; 0x7f
 80006bc:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 80006be:	4b43      	ldr	r3, [pc, #268]	; (80007cc <MX_RTC_Init+0x14c>)
 80006c0:	22ff      	movs	r2, #255	; 0xff
 80006c2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80006c4:	4b41      	ldr	r3, [pc, #260]	; (80007cc <MX_RTC_Init+0x14c>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80006ca:	4b40      	ldr	r3, [pc, #256]	; (80007cc <MX_RTC_Init+0x14c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80006d0:	4b3e      	ldr	r3, [pc, #248]	; (80007cc <MX_RTC_Init+0x14c>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80006d6:	4b3d      	ldr	r3, [pc, #244]	; (80007cc <MX_RTC_Init+0x14c>)
 80006d8:	2280      	movs	r2, #128	; 0x80
 80006da:	05d2      	lsls	r2, r2, #23
 80006dc:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80006de:	4b3b      	ldr	r3, [pc, #236]	; (80007cc <MX_RTC_Init+0x14c>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006e4:	4b39      	ldr	r3, [pc, #228]	; (80007cc <MX_RTC_Init+0x14c>)
 80006e6:	0018      	movs	r0, r3
 80006e8:	f001 fd4e 	bl	8002188 <HAL_RTC_Init>
 80006ec:	1e03      	subs	r3, r0, #0
 80006ee:	d001      	beq.n	80006f4 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 80006f0:	f000 f9f8 	bl	8000ae4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x1;
 80006f4:	212c      	movs	r1, #44	; 0x2c
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	2201      	movs	r2, #1
 80006fa:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80006fc:	187b      	adds	r3, r7, r1
 80006fe:	2200      	movs	r2, #0
 8000700:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8000702:	187b      	adds	r3, r7, r1
 8000704:	2200      	movs	r2, #0
 8000706:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8000708:	187b      	adds	r3, r7, r1
 800070a:	2200      	movs	r2, #0
 800070c:	605a      	str	r2, [r3, #4]
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800070e:	187b      	adds	r3, r7, r1
 8000710:	2200      	movs	r2, #0
 8000712:	70da      	strb	r2, [r3, #3]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000714:	187b      	adds	r3, r7, r1
 8000716:	2200      	movs	r2, #0
 8000718:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800071a:	187b      	adds	r3, r7, r1
 800071c:	2200      	movs	r2, #0
 800071e:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000720:	1879      	adds	r1, r7, r1
 8000722:	4b2a      	ldr	r3, [pc, #168]	; (80007cc <MX_RTC_Init+0x14c>)
 8000724:	2201      	movs	r2, #1
 8000726:	0018      	movs	r0, r3
 8000728:	f001 fdd0 	bl	80022cc <HAL_RTC_SetTime>
 800072c:	1e03      	subs	r3, r0, #0
 800072e:	d001      	beq.n	8000734 <MX_RTC_Init+0xb4>
  {
    Error_Handler();
 8000730:	f000 f9d8 	bl	8000ae4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000734:	2128      	movs	r1, #40	; 0x28
 8000736:	187b      	adds	r3, r7, r1
 8000738:	2201      	movs	r2, #1
 800073a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800073c:	187b      	adds	r3, r7, r1
 800073e:	2201      	movs	r2, #1
 8000740:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000742:	187b      	adds	r3, r7, r1
 8000744:	2201      	movs	r2, #1
 8000746:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000748:	187b      	adds	r3, r7, r1
 800074a:	2200      	movs	r2, #0
 800074c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800074e:	1879      	adds	r1, r7, r1
 8000750:	4b1e      	ldr	r3, [pc, #120]	; (80007cc <MX_RTC_Init+0x14c>)
 8000752:	2201      	movs	r2, #1
 8000754:	0018      	movs	r0, r3
 8000756:	f001 fe61 	bl	800241c <HAL_RTC_SetDate>
 800075a:	1e03      	subs	r3, r0, #0
 800075c:	d001      	beq.n	8000762 <MX_RTC_Init+0xe2>
  {
    Error_Handler();
 800075e:	f000 f9c1 	bl	8000ae4 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8000762:	003b      	movs	r3, r7
 8000764:	2201      	movs	r2, #1
 8000766:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000768:	003b      	movs	r3, r7
 800076a:	2200      	movs	r2, #0
 800076c:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x1;
 800076e:	003b      	movs	r3, r7
 8000770:	2201      	movs	r2, #1
 8000772:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000774:	003b      	movs	r3, r7
 8000776:	2200      	movs	r2, #0
 8000778:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800077a:	003b      	movs	r3, r7
 800077c:	2200      	movs	r2, #0
 800077e:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000780:	003b      	movs	r3, r7
 8000782:	2200      	movs	r2, #0
 8000784:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000786:	003b      	movs	r3, r7
 8000788:	2200      	movs	r2, #0
 800078a:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 800078c:	003b      	movs	r3, r7
 800078e:	4a11      	ldr	r2, [pc, #68]	; (80007d4 <MX_RTC_Init+0x154>)
 8000790:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_MINUTES;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000792:	003b      	movs	r3, r7
 8000794:	2200      	movs	r2, #0
 8000796:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000798:	003b      	movs	r3, r7
 800079a:	2200      	movs	r2, #0
 800079c:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800079e:	003b      	movs	r3, r7
 80007a0:	2220      	movs	r2, #32
 80007a2:	2101      	movs	r1, #1
 80007a4:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 80007a6:	003b      	movs	r3, r7
 80007a8:	2280      	movs	r2, #128	; 0x80
 80007aa:	0052      	lsls	r2, r2, #1
 80007ac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80007ae:	0039      	movs	r1, r7
 80007b0:	4b06      	ldr	r3, [pc, #24]	; (80007cc <MX_RTC_Init+0x14c>)
 80007b2:	2201      	movs	r2, #1
 80007b4:	0018      	movs	r0, r3
 80007b6:	f001 fec3 	bl	8002540 <HAL_RTC_SetAlarm_IT>
 80007ba:	1e03      	subs	r3, r0, #0
 80007bc:	d001      	beq.n	80007c2 <MX_RTC_Init+0x142>
  {
    Error_Handler();
 80007be:	f000 f991 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007c2:	46c0      	nop			; (mov r8, r8)
 80007c4:	46bd      	mov	sp, r7
 80007c6:	b010      	add	sp, #64	; 0x40
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	46c0      	nop			; (mov r8, r8)
 80007cc:	20000028 	.word	0x20000028
 80007d0:	40002800 	.word	0x40002800
 80007d4:	80808000 	.word	0x80808000

080007d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b098      	sub	sp, #96	; 0x60
 80007dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007de:	2354      	movs	r3, #84	; 0x54
 80007e0:	18fb      	adds	r3, r7, r3
 80007e2:	0018      	movs	r0, r3
 80007e4:	230c      	movs	r3, #12
 80007e6:	001a      	movs	r2, r3
 80007e8:	2100      	movs	r1, #0
 80007ea:	f003 fc3b 	bl	8004064 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007ee:	2338      	movs	r3, #56	; 0x38
 80007f0:	18fb      	adds	r3, r7, r3
 80007f2:	0018      	movs	r0, r3
 80007f4:	231c      	movs	r3, #28
 80007f6:	001a      	movs	r2, r3
 80007f8:	2100      	movs	r1, #0
 80007fa:	f003 fc33 	bl	8004064 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80007fe:	1d3b      	adds	r3, r7, #4
 8000800:	0018      	movs	r0, r3
 8000802:	2334      	movs	r3, #52	; 0x34
 8000804:	001a      	movs	r2, r3
 8000806:	2100      	movs	r1, #0
 8000808:	f003 fc2c 	bl	8004064 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800080c:	4b45      	ldr	r3, [pc, #276]	; (8000924 <MX_TIM1_Init+0x14c>)
 800080e:	4a46      	ldr	r2, [pc, #280]	; (8000928 <MX_TIM1_Init+0x150>)
 8000810:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 8000812:	4b44      	ldr	r3, [pc, #272]	; (8000924 <MX_TIM1_Init+0x14c>)
 8000814:	220f      	movs	r2, #15
 8000816:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000818:	4b42      	ldr	r3, [pc, #264]	; (8000924 <MX_TIM1_Init+0x14c>)
 800081a:	2200      	movs	r2, #0
 800081c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800081e:	4b41      	ldr	r3, [pc, #260]	; (8000924 <MX_TIM1_Init+0x14c>)
 8000820:	4a42      	ldr	r2, [pc, #264]	; (800092c <MX_TIM1_Init+0x154>)
 8000822:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000824:	4b3f      	ldr	r3, [pc, #252]	; (8000924 <MX_TIM1_Init+0x14c>)
 8000826:	2200      	movs	r2, #0
 8000828:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800082a:	4b3e      	ldr	r3, [pc, #248]	; (8000924 <MX_TIM1_Init+0x14c>)
 800082c:	2200      	movs	r2, #0
 800082e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000830:	4b3c      	ldr	r3, [pc, #240]	; (8000924 <MX_TIM1_Init+0x14c>)
 8000832:	2200      	movs	r2, #0
 8000834:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000836:	4b3b      	ldr	r3, [pc, #236]	; (8000924 <MX_TIM1_Init+0x14c>)
 8000838:	0018      	movs	r0, r3
 800083a:	f002 f8dd 	bl	80029f8 <HAL_TIM_PWM_Init>
 800083e:	1e03      	subs	r3, r0, #0
 8000840:	d001      	beq.n	8000846 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000842:	f000 f94f 	bl	8000ae4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000846:	2154      	movs	r1, #84	; 0x54
 8000848:	187b      	adds	r3, r7, r1
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800084e:	187b      	adds	r3, r7, r1
 8000850:	2200      	movs	r2, #0
 8000852:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000854:	187b      	adds	r3, r7, r1
 8000856:	2200      	movs	r2, #0
 8000858:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800085a:	187a      	adds	r2, r7, r1
 800085c:	4b31      	ldr	r3, [pc, #196]	; (8000924 <MX_TIM1_Init+0x14c>)
 800085e:	0011      	movs	r1, r2
 8000860:	0018      	movs	r0, r3
 8000862:	f002 fe35 	bl	80034d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000866:	1e03      	subs	r3, r0, #0
 8000868:	d001      	beq.n	800086e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800086a:	f000 f93b 	bl	8000ae4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800086e:	2138      	movs	r1, #56	; 0x38
 8000870:	187b      	adds	r3, r7, r1
 8000872:	2260      	movs	r2, #96	; 0x60
 8000874:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000876:	187b      	adds	r3, r7, r1
 8000878:	2200      	movs	r2, #0
 800087a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800087c:	187b      	adds	r3, r7, r1
 800087e:	2200      	movs	r2, #0
 8000880:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000882:	187b      	adds	r3, r7, r1
 8000884:	2200      	movs	r2, #0
 8000886:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000888:	187b      	adds	r3, r7, r1
 800088a:	2200      	movs	r2, #0
 800088c:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800088e:	187b      	adds	r3, r7, r1
 8000890:	2200      	movs	r2, #0
 8000892:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000894:	187b      	adds	r3, r7, r1
 8000896:	2200      	movs	r2, #0
 8000898:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800089a:	1879      	adds	r1, r7, r1
 800089c:	4b21      	ldr	r3, [pc, #132]	; (8000924 <MX_TIM1_Init+0x14c>)
 800089e:	2204      	movs	r2, #4
 80008a0:	0018      	movs	r0, r3
 80008a2:	f002 f9df 	bl	8002c64 <HAL_TIM_PWM_ConfigChannel>
 80008a6:	1e03      	subs	r3, r0, #0
 80008a8:	d001      	beq.n	80008ae <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80008aa:	f000 f91b 	bl	8000ae4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80008ae:	1d3b      	adds	r3, r7, #4
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80008b4:	1d3b      	adds	r3, r7, #4
 80008b6:	2200      	movs	r2, #0
 80008b8:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	2200      	movs	r2, #0
 80008be:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80008c0:	1d3b      	adds	r3, r7, #4
 80008c2:	2200      	movs	r2, #0
 80008c4:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80008c6:	1d3b      	adds	r3, r7, #4
 80008c8:	2200      	movs	r2, #0
 80008ca:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	2280      	movs	r2, #128	; 0x80
 80008d0:	0192      	lsls	r2, r2, #6
 80008d2:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80008d4:	1d3b      	adds	r3, r7, #4
 80008d6:	2200      	movs	r2, #0
 80008d8:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	2200      	movs	r2, #0
 80008de:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80008e0:	1d3b      	adds	r3, r7, #4
 80008e2:	2200      	movs	r2, #0
 80008e4:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80008e6:	1d3b      	adds	r3, r7, #4
 80008e8:	2280      	movs	r2, #128	; 0x80
 80008ea:	0492      	lsls	r2, r2, #18
 80008ec:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80008ee:	1d3b      	adds	r3, r7, #4
 80008f0:	2200      	movs	r2, #0
 80008f2:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80008f4:	1d3b      	adds	r3, r7, #4
 80008f6:	2200      	movs	r2, #0
 80008f8:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80008fa:	1d3b      	adds	r3, r7, #4
 80008fc:	2200      	movs	r2, #0
 80008fe:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000900:	1d3a      	adds	r2, r7, #4
 8000902:	4b08      	ldr	r3, [pc, #32]	; (8000924 <MX_TIM1_Init+0x14c>)
 8000904:	0011      	movs	r1, r2
 8000906:	0018      	movs	r0, r3
 8000908:	f002 fe4a 	bl	80035a0 <HAL_TIMEx_ConfigBreakDeadTime>
 800090c:	1e03      	subs	r3, r0, #0
 800090e:	d001      	beq.n	8000914 <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 8000910:	f000 f8e8 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000914:	4b03      	ldr	r3, [pc, #12]	; (8000924 <MX_TIM1_Init+0x14c>)
 8000916:	0018      	movs	r0, r3
 8000918:	f000 f98a 	bl	8000c30 <HAL_TIM_MspPostInit>

}
 800091c:	46c0      	nop			; (mov r8, r8)
 800091e:	46bd      	mov	sp, r7
 8000920:	b018      	add	sp, #96	; 0x60
 8000922:	bd80      	pop	{r7, pc}
 8000924:	20000054 	.word	0x20000054
 8000928:	40012c00 	.word	0x40012c00
 800092c:	000003e7 	.word	0x000003e7

08000930 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000934:	4b16      	ldr	r3, [pc, #88]	; (8000990 <MX_USART2_UART_Init+0x60>)
 8000936:	4a17      	ldr	r2, [pc, #92]	; (8000994 <MX_USART2_UART_Init+0x64>)
 8000938:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800093a:	4b15      	ldr	r3, [pc, #84]	; (8000990 <MX_USART2_UART_Init+0x60>)
 800093c:	22e1      	movs	r2, #225	; 0xe1
 800093e:	0252      	lsls	r2, r2, #9
 8000940:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8000942:	4b13      	ldr	r3, [pc, #76]	; (8000990 <MX_USART2_UART_Init+0x60>)
 8000944:	2280      	movs	r2, #128	; 0x80
 8000946:	0152      	lsls	r2, r2, #5
 8000948:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800094a:	4b11      	ldr	r3, [pc, #68]	; (8000990 <MX_USART2_UART_Init+0x60>)
 800094c:	2200      	movs	r2, #0
 800094e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000950:	4b0f      	ldr	r3, [pc, #60]	; (8000990 <MX_USART2_UART_Init+0x60>)
 8000952:	2200      	movs	r2, #0
 8000954:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000956:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <MX_USART2_UART_Init+0x60>)
 8000958:	220c      	movs	r2, #12
 800095a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800095c:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <MX_USART2_UART_Init+0x60>)
 800095e:	2200      	movs	r2, #0
 8000960:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000962:	4b0b      	ldr	r3, [pc, #44]	; (8000990 <MX_USART2_UART_Init+0x60>)
 8000964:	2200      	movs	r2, #0
 8000966:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000968:	4b09      	ldr	r3, [pc, #36]	; (8000990 <MX_USART2_UART_Init+0x60>)
 800096a:	2200      	movs	r2, #0
 800096c:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800096e:	4b08      	ldr	r3, [pc, #32]	; (8000990 <MX_USART2_UART_Init+0x60>)
 8000970:	2200      	movs	r2, #0
 8000972:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000974:	4b06      	ldr	r3, [pc, #24]	; (8000990 <MX_USART2_UART_Init+0x60>)
 8000976:	2200      	movs	r2, #0
 8000978:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800097a:	4b05      	ldr	r3, [pc, #20]	; (8000990 <MX_USART2_UART_Init+0x60>)
 800097c:	0018      	movs	r0, r3
 800097e:	f002 feb5 	bl	80036ec <HAL_UART_Init>
 8000982:	1e03      	subs	r3, r0, #0
 8000984:	d001      	beq.n	800098a <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000986:	f000 f8ad 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	200000a0 	.word	0x200000a0
 8000994:	40004400 	.word	0x40004400

08000998 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000998:	b590      	push	{r4, r7, lr}
 800099a:	b08b      	sub	sp, #44	; 0x2c
 800099c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099e:	2414      	movs	r4, #20
 80009a0:	193b      	adds	r3, r7, r4
 80009a2:	0018      	movs	r0, r3
 80009a4:	2314      	movs	r3, #20
 80009a6:	001a      	movs	r2, r3
 80009a8:	2100      	movs	r1, #0
 80009aa:	f003 fb5b 	bl	8004064 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ae:	4b41      	ldr	r3, [pc, #260]	; (8000ab4 <MX_GPIO_Init+0x11c>)
 80009b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009b2:	4b40      	ldr	r3, [pc, #256]	; (8000ab4 <MX_GPIO_Init+0x11c>)
 80009b4:	2104      	movs	r1, #4
 80009b6:	430a      	orrs	r2, r1
 80009b8:	635a      	str	r2, [r3, #52]	; 0x34
 80009ba:	4b3e      	ldr	r3, [pc, #248]	; (8000ab4 <MX_GPIO_Init+0x11c>)
 80009bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009be:	2204      	movs	r2, #4
 80009c0:	4013      	ands	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
 80009c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009c6:	4b3b      	ldr	r3, [pc, #236]	; (8000ab4 <MX_GPIO_Init+0x11c>)
 80009c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009ca:	4b3a      	ldr	r3, [pc, #232]	; (8000ab4 <MX_GPIO_Init+0x11c>)
 80009cc:	2120      	movs	r1, #32
 80009ce:	430a      	orrs	r2, r1
 80009d0:	635a      	str	r2, [r3, #52]	; 0x34
 80009d2:	4b38      	ldr	r3, [pc, #224]	; (8000ab4 <MX_GPIO_Init+0x11c>)
 80009d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009d6:	2220      	movs	r2, #32
 80009d8:	4013      	ands	r3, r2
 80009da:	60fb      	str	r3, [r7, #12]
 80009dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009de:	4b35      	ldr	r3, [pc, #212]	; (8000ab4 <MX_GPIO_Init+0x11c>)
 80009e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009e2:	4b34      	ldr	r3, [pc, #208]	; (8000ab4 <MX_GPIO_Init+0x11c>)
 80009e4:	2101      	movs	r1, #1
 80009e6:	430a      	orrs	r2, r1
 80009e8:	635a      	str	r2, [r3, #52]	; 0x34
 80009ea:	4b32      	ldr	r3, [pc, #200]	; (8000ab4 <MX_GPIO_Init+0x11c>)
 80009ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009ee:	2201      	movs	r2, #1
 80009f0:	4013      	ands	r3, r2
 80009f2:	60bb      	str	r3, [r7, #8]
 80009f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f6:	4b2f      	ldr	r3, [pc, #188]	; (8000ab4 <MX_GPIO_Init+0x11c>)
 80009f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009fa:	4b2e      	ldr	r3, [pc, #184]	; (8000ab4 <MX_GPIO_Init+0x11c>)
 80009fc:	2102      	movs	r1, #2
 80009fe:	430a      	orrs	r2, r1
 8000a00:	635a      	str	r2, [r3, #52]	; 0x34
 8000a02:	4b2c      	ldr	r3, [pc, #176]	; (8000ab4 <MX_GPIO_Init+0x11c>)
 8000a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a06:	2202      	movs	r2, #2
 8000a08:	4013      	ands	r3, r2
 8000a0a:	607b      	str	r3, [r7, #4]
 8000a0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8000a0e:	2380      	movs	r3, #128	; 0x80
 8000a10:	0219      	lsls	r1, r3, #8
 8000a12:	23a0      	movs	r3, #160	; 0xa0
 8000a14:	05db      	lsls	r3, r3, #23
 8000a16:	2200      	movs	r2, #0
 8000a18:	0018      	movs	r0, r3
 8000a1a:	f000 fcd9 	bl	80013d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8000a1e:	4b26      	ldr	r3, [pc, #152]	; (8000ab8 <MX_GPIO_Init+0x120>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	2170      	movs	r1, #112	; 0x70
 8000a24:	0018      	movs	r0, r3
 8000a26:	f000 fcd3 	bl	80013d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8000a2a:	193b      	adds	r3, r7, r4
 8000a2c:	2204      	movs	r2, #4
 8000a2e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a30:	193b      	adds	r3, r7, r4
 8000a32:	2288      	movs	r2, #136	; 0x88
 8000a34:	0352      	lsls	r2, r2, #13
 8000a36:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a38:	193b      	adds	r3, r7, r4
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 8000a3e:	193b      	adds	r3, r7, r4
 8000a40:	4a1e      	ldr	r2, [pc, #120]	; (8000abc <MX_GPIO_Init+0x124>)
 8000a42:	0019      	movs	r1, r3
 8000a44:	0010      	movs	r0, r2
 8000a46:	f000 fb5f 	bl	8001108 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000a4a:	0021      	movs	r1, r4
 8000a4c:	193b      	adds	r3, r7, r4
 8000a4e:	2280      	movs	r2, #128	; 0x80
 8000a50:	0212      	lsls	r2, r2, #8
 8000a52:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a54:	000c      	movs	r4, r1
 8000a56:	193b      	adds	r3, r7, r4
 8000a58:	2201      	movs	r2, #1
 8000a5a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	193b      	adds	r3, r7, r4
 8000a5e:	2200      	movs	r2, #0
 8000a60:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a62:	193b      	adds	r3, r7, r4
 8000a64:	2200      	movs	r2, #0
 8000a66:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a68:	193a      	adds	r2, r7, r4
 8000a6a:	23a0      	movs	r3, #160	; 0xa0
 8000a6c:	05db      	lsls	r3, r3, #23
 8000a6e:	0011      	movs	r1, r2
 8000a70:	0018      	movs	r0, r3
 8000a72:	f000 fb49 	bl	8001108 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000a76:	0021      	movs	r1, r4
 8000a78:	187b      	adds	r3, r7, r1
 8000a7a:	2270      	movs	r2, #112	; 0x70
 8000a7c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a7e:	187b      	adds	r3, r7, r1
 8000a80:	2201      	movs	r2, #1
 8000a82:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	187b      	adds	r3, r7, r1
 8000a86:	2200      	movs	r2, #0
 8000a88:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8a:	187b      	adds	r3, r7, r1
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a90:	187b      	adds	r3, r7, r1
 8000a92:	4a09      	ldr	r2, [pc, #36]	; (8000ab8 <MX_GPIO_Init+0x120>)
 8000a94:	0019      	movs	r1, r3
 8000a96:	0010      	movs	r0, r2
 8000a98:	f000 fb36 	bl	8001108 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	2006      	movs	r0, #6
 8000aa2:	f000 faff 	bl	80010a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000aa6:	2006      	movs	r0, #6
 8000aa8:	f000 fb11 	bl	80010ce <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  // Initialize all output pins to low
/* USER CODE END MX_GPIO_Init_2 */
}
 8000aac:	46c0      	nop			; (mov r8, r8)
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	b00b      	add	sp, #44	; 0x2c
 8000ab2:	bd90      	pop	{r4, r7, pc}
 8000ab4:	40021000 	.word	0x40021000
 8000ab8:	50000400 	.word	0x50000400
 8000abc:	50001400 	.word	0x50001400

08000ac0 <HAL_GPIO_EXTI_Falling_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	0002      	movs	r2, r0
 8000ac8:	1dbb      	adds	r3, r7, #6
 8000aca:	801a      	strh	r2, [r3, #0]

}
 8000acc:	46c0      	nop			; (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	b002      	add	sp, #8
 8000ad2:	bd80      	pop	{r7, pc}

08000ad4 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
    while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
    HAL_GPIO_TogglePin(GPIOA, RTCInterruptLEDPin);

  printf("Current time: %d : %d : %d\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);*/

}
 8000adc:	46c0      	nop			; (mov r8, r8)
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	b002      	add	sp, #8
 8000ae2:	bd80      	pop	{r7, pc}

08000ae4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ae8:	b672      	cpsid	i
}
 8000aea:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aec:	e7fe      	b.n	8000aec <Error_Handler+0x8>
	...

08000af0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000af6:	4b0f      	ldr	r3, [pc, #60]	; (8000b34 <HAL_MspInit+0x44>)
 8000af8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000afa:	4b0e      	ldr	r3, [pc, #56]	; (8000b34 <HAL_MspInit+0x44>)
 8000afc:	2101      	movs	r1, #1
 8000afe:	430a      	orrs	r2, r1
 8000b00:	641a      	str	r2, [r3, #64]	; 0x40
 8000b02:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <HAL_MspInit+0x44>)
 8000b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b06:	2201      	movs	r2, #1
 8000b08:	4013      	ands	r3, r2
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b0e:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <HAL_MspInit+0x44>)
 8000b10:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b12:	4b08      	ldr	r3, [pc, #32]	; (8000b34 <HAL_MspInit+0x44>)
 8000b14:	2180      	movs	r1, #128	; 0x80
 8000b16:	0549      	lsls	r1, r1, #21
 8000b18:	430a      	orrs	r2, r1
 8000b1a:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b1c:	4b05      	ldr	r3, [pc, #20]	; (8000b34 <HAL_MspInit+0x44>)
 8000b1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b20:	2380      	movs	r3, #128	; 0x80
 8000b22:	055b      	lsls	r3, r3, #21
 8000b24:	4013      	ands	r3, r2
 8000b26:	603b      	str	r3, [r7, #0]
 8000b28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	b002      	add	sp, #8
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	46c0      	nop			; (mov r8, r8)
 8000b34:	40021000 	.word	0x40021000

08000b38 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000b38:	b590      	push	{r4, r7, lr}
 8000b3a:	b08f      	sub	sp, #60	; 0x3c
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b40:	2410      	movs	r4, #16
 8000b42:	193b      	adds	r3, r7, r4
 8000b44:	0018      	movs	r0, r3
 8000b46:	2328      	movs	r3, #40	; 0x28
 8000b48:	001a      	movs	r2, r3
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	f003 fa8a 	bl	8004064 <memset>
  if(hrtc->Instance==RTC)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a19      	ldr	r2, [pc, #100]	; (8000bbc <HAL_RTC_MspInit+0x84>)
 8000b56:	4293      	cmp	r3, r2
 8000b58:	d12c      	bne.n	8000bb4 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000b5a:	193b      	adds	r3, r7, r4
 8000b5c:	2280      	movs	r2, #128	; 0x80
 8000b5e:	0292      	lsls	r2, r2, #10
 8000b60:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b62:	193b      	adds	r3, r7, r4
 8000b64:	2280      	movs	r2, #128	; 0x80
 8000b66:	0092      	lsls	r2, r2, #2
 8000b68:	625a      	str	r2, [r3, #36]	; 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b6a:	193b      	adds	r3, r7, r4
 8000b6c:	0018      	movs	r0, r3
 8000b6e:	f001 f991 	bl	8001e94 <HAL_RCCEx_PeriphCLKConfig>
 8000b72:	1e03      	subs	r3, r0, #0
 8000b74:	d001      	beq.n	8000b7a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000b76:	f7ff ffb5 	bl	8000ae4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b7a:	4b11      	ldr	r3, [pc, #68]	; (8000bc0 <HAL_RTC_MspInit+0x88>)
 8000b7c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000b7e:	4b10      	ldr	r3, [pc, #64]	; (8000bc0 <HAL_RTC_MspInit+0x88>)
 8000b80:	2180      	movs	r1, #128	; 0x80
 8000b82:	0209      	lsls	r1, r1, #8
 8000b84:	430a      	orrs	r2, r1
 8000b86:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000b88:	4b0d      	ldr	r3, [pc, #52]	; (8000bc0 <HAL_RTC_MspInit+0x88>)
 8000b8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b8c:	4b0c      	ldr	r3, [pc, #48]	; (8000bc0 <HAL_RTC_MspInit+0x88>)
 8000b8e:	2180      	movs	r1, #128	; 0x80
 8000b90:	00c9      	lsls	r1, r1, #3
 8000b92:	430a      	orrs	r2, r1
 8000b94:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b96:	4b0a      	ldr	r3, [pc, #40]	; (8000bc0 <HAL_RTC_MspInit+0x88>)
 8000b98:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b9a:	2380      	movs	r3, #128	; 0x80
 8000b9c:	00db      	lsls	r3, r3, #3
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	2002      	movs	r0, #2
 8000baa:	f000 fa7b 	bl	80010a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8000bae:	2002      	movs	r0, #2
 8000bb0:	f000 fa8d 	bl	80010ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000bb4:	46c0      	nop			; (mov r8, r8)
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	b00f      	add	sp, #60	; 0x3c
 8000bba:	bd90      	pop	{r4, r7, pc}
 8000bbc:	40002800 	.word	0x40002800
 8000bc0:	40021000 	.word	0x40021000

08000bc4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000bc4:	b590      	push	{r4, r7, lr}
 8000bc6:	b08f      	sub	sp, #60	; 0x3c
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bcc:	2410      	movs	r4, #16
 8000bce:	193b      	adds	r3, r7, r4
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	2328      	movs	r3, #40	; 0x28
 8000bd4:	001a      	movs	r2, r3
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	f003 fa44 	bl	8004064 <memset>
  if(htim_pwm->Instance==TIM1)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a11      	ldr	r2, [pc, #68]	; (8000c28 <HAL_TIM_PWM_MspInit+0x64>)
 8000be2:	4293      	cmp	r3, r2
 8000be4:	d11c      	bne.n	8000c20 <HAL_TIM_PWM_MspInit+0x5c>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000be6:	193b      	adds	r3, r7, r4
 8000be8:	2280      	movs	r2, #128	; 0x80
 8000bea:	0392      	lsls	r2, r2, #14
 8000bec:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8000bee:	193b      	adds	r3, r7, r4
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bf4:	193b      	adds	r3, r7, r4
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	f001 f94c 	bl	8001e94 <HAL_RCCEx_PeriphCLKConfig>
 8000bfc:	1e03      	subs	r3, r0, #0
 8000bfe:	d001      	beq.n	8000c04 <HAL_TIM_PWM_MspInit+0x40>
    {
      Error_Handler();
 8000c00:	f7ff ff70 	bl	8000ae4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000c04:	4b09      	ldr	r3, [pc, #36]	; (8000c2c <HAL_TIM_PWM_MspInit+0x68>)
 8000c06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c08:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <HAL_TIM_PWM_MspInit+0x68>)
 8000c0a:	2180      	movs	r1, #128	; 0x80
 8000c0c:	0109      	lsls	r1, r1, #4
 8000c0e:	430a      	orrs	r2, r1
 8000c10:	641a      	str	r2, [r3, #64]	; 0x40
 8000c12:	4b06      	ldr	r3, [pc, #24]	; (8000c2c <HAL_TIM_PWM_MspInit+0x68>)
 8000c14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c16:	2380      	movs	r3, #128	; 0x80
 8000c18:	011b      	lsls	r3, r3, #4
 8000c1a:	4013      	ands	r3, r2
 8000c1c:	60fb      	str	r3, [r7, #12]
 8000c1e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000c20:	46c0      	nop			; (mov r8, r8)
 8000c22:	46bd      	mov	sp, r7
 8000c24:	b00f      	add	sp, #60	; 0x3c
 8000c26:	bd90      	pop	{r4, r7, pc}
 8000c28:	40012c00 	.word	0x40012c00
 8000c2c:	40021000 	.word	0x40021000

08000c30 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000c30:	b590      	push	{r4, r7, lr}
 8000c32:	b089      	sub	sp, #36	; 0x24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	240c      	movs	r4, #12
 8000c3a:	193b      	adds	r3, r7, r4
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	2314      	movs	r3, #20
 8000c40:	001a      	movs	r2, r3
 8000c42:	2100      	movs	r1, #0
 8000c44:	f003 fa0e 	bl	8004064 <memset>
  if(htim->Instance==TIM1)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a14      	ldr	r2, [pc, #80]	; (8000ca0 <HAL_TIM_MspPostInit+0x70>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d121      	bne.n	8000c96 <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c52:	4b14      	ldr	r3, [pc, #80]	; (8000ca4 <HAL_TIM_MspPostInit+0x74>)
 8000c54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c56:	4b13      	ldr	r3, [pc, #76]	; (8000ca4 <HAL_TIM_MspPostInit+0x74>)
 8000c58:	2102      	movs	r1, #2
 8000c5a:	430a      	orrs	r2, r1
 8000c5c:	635a      	str	r2, [r3, #52]	; 0x34
 8000c5e:	4b11      	ldr	r3, [pc, #68]	; (8000ca4 <HAL_TIM_MspPostInit+0x74>)
 8000c60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c62:	2202      	movs	r2, #2
 8000c64:	4013      	ands	r3, r2
 8000c66:	60bb      	str	r3, [r7, #8]
 8000c68:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB3     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c6a:	0021      	movs	r1, r4
 8000c6c:	187b      	adds	r3, r7, r1
 8000c6e:	2208      	movs	r2, #8
 8000c70:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c72:	187b      	adds	r3, r7, r1
 8000c74:	2202      	movs	r2, #2
 8000c76:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	187b      	adds	r3, r7, r1
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7e:	187b      	adds	r3, r7, r1
 8000c80:	2200      	movs	r2, #0
 8000c82:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000c84:	187b      	adds	r3, r7, r1
 8000c86:	2201      	movs	r2, #1
 8000c88:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c8a:	187b      	adds	r3, r7, r1
 8000c8c:	4a06      	ldr	r2, [pc, #24]	; (8000ca8 <HAL_TIM_MspPostInit+0x78>)
 8000c8e:	0019      	movs	r1, r3
 8000c90:	0010      	movs	r0, r2
 8000c92:	f000 fa39 	bl	8001108 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000c96:	46c0      	nop			; (mov r8, r8)
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	b009      	add	sp, #36	; 0x24
 8000c9c:	bd90      	pop	{r4, r7, pc}
 8000c9e:	46c0      	nop			; (mov r8, r8)
 8000ca0:	40012c00 	.word	0x40012c00
 8000ca4:	40021000 	.word	0x40021000
 8000ca8:	50000400 	.word	0x50000400

08000cac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cac:	b590      	push	{r4, r7, lr}
 8000cae:	b08b      	sub	sp, #44	; 0x2c
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb4:	2414      	movs	r4, #20
 8000cb6:	193b      	adds	r3, r7, r4
 8000cb8:	0018      	movs	r0, r3
 8000cba:	2314      	movs	r3, #20
 8000cbc:	001a      	movs	r2, r3
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	f003 f9d0 	bl	8004064 <memset>
  if(huart->Instance==USART2)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a1b      	ldr	r2, [pc, #108]	; (8000d38 <HAL_UART_MspInit+0x8c>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d130      	bne.n	8000d30 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cce:	4b1b      	ldr	r3, [pc, #108]	; (8000d3c <HAL_UART_MspInit+0x90>)
 8000cd0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000cd2:	4b1a      	ldr	r3, [pc, #104]	; (8000d3c <HAL_UART_MspInit+0x90>)
 8000cd4:	2180      	movs	r1, #128	; 0x80
 8000cd6:	0289      	lsls	r1, r1, #10
 8000cd8:	430a      	orrs	r2, r1
 8000cda:	63da      	str	r2, [r3, #60]	; 0x3c
 8000cdc:	4b17      	ldr	r3, [pc, #92]	; (8000d3c <HAL_UART_MspInit+0x90>)
 8000cde:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ce0:	2380      	movs	r3, #128	; 0x80
 8000ce2:	029b      	lsls	r3, r3, #10
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	613b      	str	r3, [r7, #16]
 8000ce8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	4b14      	ldr	r3, [pc, #80]	; (8000d3c <HAL_UART_MspInit+0x90>)
 8000cec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cee:	4b13      	ldr	r3, [pc, #76]	; (8000d3c <HAL_UART_MspInit+0x90>)
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	635a      	str	r2, [r3, #52]	; 0x34
 8000cf6:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <HAL_UART_MspInit+0x90>)
 8000cf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	60fb      	str	r3, [r7, #12]
 8000d00:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 8000d02:	0021      	movs	r1, r4
 8000d04:	187b      	adds	r3, r7, r1
 8000d06:	220c      	movs	r2, #12
 8000d08:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0a:	187b      	adds	r3, r7, r1
 8000d0c:	2202      	movs	r2, #2
 8000d0e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d10:	187b      	adds	r3, r7, r1
 8000d12:	2201      	movs	r2, #1
 8000d14:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d16:	187b      	adds	r3, r7, r1
 8000d18:	2200      	movs	r2, #0
 8000d1a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000d1c:	187b      	adds	r3, r7, r1
 8000d1e:	2201      	movs	r2, #1
 8000d20:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d22:	187a      	adds	r2, r7, r1
 8000d24:	23a0      	movs	r3, #160	; 0xa0
 8000d26:	05db      	lsls	r3, r3, #23
 8000d28:	0011      	movs	r1, r2
 8000d2a:	0018      	movs	r0, r3
 8000d2c:	f000 f9ec 	bl	8001108 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d30:	46c0      	nop			; (mov r8, r8)
 8000d32:	46bd      	mov	sp, r7
 8000d34:	b00b      	add	sp, #44	; 0x2c
 8000d36:	bd90      	pop	{r4, r7, pc}
 8000d38:	40004400 	.word	0x40004400
 8000d3c:	40021000 	.word	0x40021000

08000d40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d44:	e7fe      	b.n	8000d44 <NMI_Handler+0x4>

08000d46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d4a:	e7fe      	b.n	8000d4a <HardFault_Handler+0x4>

08000d4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d50:	46c0      	nop			; (mov r8, r8)
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}

08000d56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d56:	b580      	push	{r7, lr}
 8000d58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d5a:	46c0      	nop			; (mov r8, r8)
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d64:	f000 f8b2 	bl	8000ecc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d68:	46c0      	nop			; (mov r8, r8)
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
	...

08000d70 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000d74:	4b03      	ldr	r3, [pc, #12]	; (8000d84 <RTC_TAMP_IRQHandler+0x14>)
 8000d76:	0018      	movs	r0, r3
 8000d78:	f001 fd22 	bl	80027c0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8000d7c:	46c0      	nop			; (mov r8, r8)
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	20000028 	.word	0x20000028

08000d88 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(T_NRST_Pin);
 8000d8c:	2004      	movs	r0, #4
 8000d8e:	f000 fb3d 	bl	800140c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d9c:	46c0      	nop			; (mov r8, r8)
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
	...

08000da4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000da4:	480d      	ldr	r0, [pc, #52]	; (8000ddc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000da6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000da8:	f7ff fff6 	bl	8000d98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dac:	480c      	ldr	r0, [pc, #48]	; (8000de0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dae:	490d      	ldr	r1, [pc, #52]	; (8000de4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000db0:	4a0d      	ldr	r2, [pc, #52]	; (8000de8 <LoopForever+0xe>)
  movs r3, #0
 8000db2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000db4:	e002      	b.n	8000dbc <LoopCopyDataInit>

08000db6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000db6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000db8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dba:	3304      	adds	r3, #4

08000dbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dc0:	d3f9      	bcc.n	8000db6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dc2:	4a0a      	ldr	r2, [pc, #40]	; (8000dec <LoopForever+0x12>)
  ldr r4, =_ebss
 8000dc4:	4c0a      	ldr	r4, [pc, #40]	; (8000df0 <LoopForever+0x16>)
  movs r3, #0
 8000dc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dc8:	e001      	b.n	8000dce <LoopFillZerobss>

08000dca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dcc:	3204      	adds	r2, #4

08000dce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dd0:	d3fb      	bcc.n	8000dca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000dd2:	f003 f923 	bl	800401c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000dd6:	f7ff fb37 	bl	8000448 <main>

08000dda <LoopForever>:

LoopForever:
  b LoopForever
 8000dda:	e7fe      	b.n	8000dda <LoopForever>
  ldr   r0, =_estack
 8000ddc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000de0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000de4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000de8:	08004180 	.word	0x08004180
  ldr r2, =_sbss
 8000dec:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000df0:	20000138 	.word	0x20000138

08000df4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000df4:	e7fe      	b.n	8000df4 <ADC1_IRQHandler>
	...

08000df8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dfe:	1dfb      	adds	r3, r7, #7
 8000e00:	2200      	movs	r2, #0
 8000e02:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e04:	4b0b      	ldr	r3, [pc, #44]	; (8000e34 <HAL_Init+0x3c>)
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	4b0a      	ldr	r3, [pc, #40]	; (8000e34 <HAL_Init+0x3c>)
 8000e0a:	2180      	movs	r1, #128	; 0x80
 8000e0c:	0049      	lsls	r1, r1, #1
 8000e0e:	430a      	orrs	r2, r1
 8000e10:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e12:	2000      	movs	r0, #0
 8000e14:	f000 f810 	bl	8000e38 <HAL_InitTick>
 8000e18:	1e03      	subs	r3, r0, #0
 8000e1a:	d003      	beq.n	8000e24 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000e1c:	1dfb      	adds	r3, r7, #7
 8000e1e:	2201      	movs	r2, #1
 8000e20:	701a      	strb	r2, [r3, #0]
 8000e22:	e001      	b.n	8000e28 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000e24:	f7ff fe64 	bl	8000af0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e28:	1dfb      	adds	r3, r7, #7
 8000e2a:	781b      	ldrb	r3, [r3, #0]
}
 8000e2c:	0018      	movs	r0, r3
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	b002      	add	sp, #8
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	40022000 	.word	0x40022000

08000e38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e38:	b590      	push	{r4, r7, lr}
 8000e3a:	b085      	sub	sp, #20
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e40:	230f      	movs	r3, #15
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	2200      	movs	r2, #0
 8000e46:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000e48:	4b1d      	ldr	r3, [pc, #116]	; (8000ec0 <HAL_InitTick+0x88>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d02b      	beq.n	8000ea8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000e50:	4b1c      	ldr	r3, [pc, #112]	; (8000ec4 <HAL_InitTick+0x8c>)
 8000e52:	681c      	ldr	r4, [r3, #0]
 8000e54:	4b1a      	ldr	r3, [pc, #104]	; (8000ec0 <HAL_InitTick+0x88>)
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	0019      	movs	r1, r3
 8000e5a:	23fa      	movs	r3, #250	; 0xfa
 8000e5c:	0098      	lsls	r0, r3, #2
 8000e5e:	f7ff f951 	bl	8000104 <__udivsi3>
 8000e62:	0003      	movs	r3, r0
 8000e64:	0019      	movs	r1, r3
 8000e66:	0020      	movs	r0, r4
 8000e68:	f7ff f94c 	bl	8000104 <__udivsi3>
 8000e6c:	0003      	movs	r3, r0
 8000e6e:	0018      	movs	r0, r3
 8000e70:	f000 f93d 	bl	80010ee <HAL_SYSTICK_Config>
 8000e74:	1e03      	subs	r3, r0, #0
 8000e76:	d112      	bne.n	8000e9e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2b03      	cmp	r3, #3
 8000e7c:	d80a      	bhi.n	8000e94 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e7e:	6879      	ldr	r1, [r7, #4]
 8000e80:	2301      	movs	r3, #1
 8000e82:	425b      	negs	r3, r3
 8000e84:	2200      	movs	r2, #0
 8000e86:	0018      	movs	r0, r3
 8000e88:	f000 f90c 	bl	80010a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e8c:	4b0e      	ldr	r3, [pc, #56]	; (8000ec8 <HAL_InitTick+0x90>)
 8000e8e:	687a      	ldr	r2, [r7, #4]
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	e00d      	b.n	8000eb0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000e94:	230f      	movs	r3, #15
 8000e96:	18fb      	adds	r3, r7, r3
 8000e98:	2201      	movs	r2, #1
 8000e9a:	701a      	strb	r2, [r3, #0]
 8000e9c:	e008      	b.n	8000eb0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e9e:	230f      	movs	r3, #15
 8000ea0:	18fb      	adds	r3, r7, r3
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	701a      	strb	r2, [r3, #0]
 8000ea6:	e003      	b.n	8000eb0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ea8:	230f      	movs	r3, #15
 8000eaa:	18fb      	adds	r3, r7, r3
 8000eac:	2201      	movs	r2, #1
 8000eae:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000eb0:	230f      	movs	r3, #15
 8000eb2:	18fb      	adds	r3, r7, r3
 8000eb4:	781b      	ldrb	r3, [r3, #0]
}
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	b005      	add	sp, #20
 8000ebc:	bd90      	pop	{r4, r7, pc}
 8000ebe:	46c0      	nop			; (mov r8, r8)
 8000ec0:	20000008 	.word	0x20000008
 8000ec4:	20000000 	.word	0x20000000
 8000ec8:	20000004 	.word	0x20000004

08000ecc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ed0:	4b05      	ldr	r3, [pc, #20]	; (8000ee8 <HAL_IncTick+0x1c>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	001a      	movs	r2, r3
 8000ed6:	4b05      	ldr	r3, [pc, #20]	; (8000eec <HAL_IncTick+0x20>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	18d2      	adds	r2, r2, r3
 8000edc:	4b03      	ldr	r3, [pc, #12]	; (8000eec <HAL_IncTick+0x20>)
 8000ede:	601a      	str	r2, [r3, #0]
}
 8000ee0:	46c0      	nop			; (mov r8, r8)
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	46c0      	nop			; (mov r8, r8)
 8000ee8:	20000008 	.word	0x20000008
 8000eec:	20000134 	.word	0x20000134

08000ef0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ef4:	4b02      	ldr	r3, [pc, #8]	; (8000f00 <HAL_GetTick+0x10>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
}
 8000ef8:	0018      	movs	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	46c0      	nop			; (mov r8, r8)
 8000f00:	20000134 	.word	0x20000134

08000f04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f0c:	f7ff fff0 	bl	8000ef0 <HAL_GetTick>
 8000f10:	0003      	movs	r3, r0
 8000f12:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	d005      	beq.n	8000f2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f1e:	4b0a      	ldr	r3, [pc, #40]	; (8000f48 <HAL_Delay+0x44>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	001a      	movs	r2, r3
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	189b      	adds	r3, r3, r2
 8000f28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f2a:	46c0      	nop			; (mov r8, r8)
 8000f2c:	f7ff ffe0 	bl	8000ef0 <HAL_GetTick>
 8000f30:	0002      	movs	r2, r0
 8000f32:	68bb      	ldr	r3, [r7, #8]
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	68fa      	ldr	r2, [r7, #12]
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	d8f7      	bhi.n	8000f2c <HAL_Delay+0x28>
  {
  }
}
 8000f3c:	46c0      	nop			; (mov r8, r8)
 8000f3e:	46c0      	nop			; (mov r8, r8)
 8000f40:	46bd      	mov	sp, r7
 8000f42:	b004      	add	sp, #16
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	46c0      	nop			; (mov r8, r8)
 8000f48:	20000008 	.word	0x20000008

08000f4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	0002      	movs	r2, r0
 8000f54:	1dfb      	adds	r3, r7, #7
 8000f56:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f58:	1dfb      	adds	r3, r7, #7
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	2b7f      	cmp	r3, #127	; 0x7f
 8000f5e:	d809      	bhi.n	8000f74 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f60:	1dfb      	adds	r3, r7, #7
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	001a      	movs	r2, r3
 8000f66:	231f      	movs	r3, #31
 8000f68:	401a      	ands	r2, r3
 8000f6a:	4b04      	ldr	r3, [pc, #16]	; (8000f7c <__NVIC_EnableIRQ+0x30>)
 8000f6c:	2101      	movs	r1, #1
 8000f6e:	4091      	lsls	r1, r2
 8000f70:	000a      	movs	r2, r1
 8000f72:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000f74:	46c0      	nop			; (mov r8, r8)
 8000f76:	46bd      	mov	sp, r7
 8000f78:	b002      	add	sp, #8
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	e000e100 	.word	0xe000e100

08000f80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f80:	b590      	push	{r4, r7, lr}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	0002      	movs	r2, r0
 8000f88:	6039      	str	r1, [r7, #0]
 8000f8a:	1dfb      	adds	r3, r7, #7
 8000f8c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f8e:	1dfb      	adds	r3, r7, #7
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b7f      	cmp	r3, #127	; 0x7f
 8000f94:	d828      	bhi.n	8000fe8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f96:	4a2f      	ldr	r2, [pc, #188]	; (8001054 <__NVIC_SetPriority+0xd4>)
 8000f98:	1dfb      	adds	r3, r7, #7
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	b25b      	sxtb	r3, r3
 8000f9e:	089b      	lsrs	r3, r3, #2
 8000fa0:	33c0      	adds	r3, #192	; 0xc0
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	589b      	ldr	r3, [r3, r2]
 8000fa6:	1dfa      	adds	r2, r7, #7
 8000fa8:	7812      	ldrb	r2, [r2, #0]
 8000faa:	0011      	movs	r1, r2
 8000fac:	2203      	movs	r2, #3
 8000fae:	400a      	ands	r2, r1
 8000fb0:	00d2      	lsls	r2, r2, #3
 8000fb2:	21ff      	movs	r1, #255	; 0xff
 8000fb4:	4091      	lsls	r1, r2
 8000fb6:	000a      	movs	r2, r1
 8000fb8:	43d2      	mvns	r2, r2
 8000fba:	401a      	ands	r2, r3
 8000fbc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	019b      	lsls	r3, r3, #6
 8000fc2:	22ff      	movs	r2, #255	; 0xff
 8000fc4:	401a      	ands	r2, r3
 8000fc6:	1dfb      	adds	r3, r7, #7
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	0018      	movs	r0, r3
 8000fcc:	2303      	movs	r3, #3
 8000fce:	4003      	ands	r3, r0
 8000fd0:	00db      	lsls	r3, r3, #3
 8000fd2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fd4:	481f      	ldr	r0, [pc, #124]	; (8001054 <__NVIC_SetPriority+0xd4>)
 8000fd6:	1dfb      	adds	r3, r7, #7
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	b25b      	sxtb	r3, r3
 8000fdc:	089b      	lsrs	r3, r3, #2
 8000fde:	430a      	orrs	r2, r1
 8000fe0:	33c0      	adds	r3, #192	; 0xc0
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fe6:	e031      	b.n	800104c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fe8:	4a1b      	ldr	r2, [pc, #108]	; (8001058 <__NVIC_SetPriority+0xd8>)
 8000fea:	1dfb      	adds	r3, r7, #7
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	0019      	movs	r1, r3
 8000ff0:	230f      	movs	r3, #15
 8000ff2:	400b      	ands	r3, r1
 8000ff4:	3b08      	subs	r3, #8
 8000ff6:	089b      	lsrs	r3, r3, #2
 8000ff8:	3306      	adds	r3, #6
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	18d3      	adds	r3, r2, r3
 8000ffe:	3304      	adds	r3, #4
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	1dfa      	adds	r2, r7, #7
 8001004:	7812      	ldrb	r2, [r2, #0]
 8001006:	0011      	movs	r1, r2
 8001008:	2203      	movs	r2, #3
 800100a:	400a      	ands	r2, r1
 800100c:	00d2      	lsls	r2, r2, #3
 800100e:	21ff      	movs	r1, #255	; 0xff
 8001010:	4091      	lsls	r1, r2
 8001012:	000a      	movs	r2, r1
 8001014:	43d2      	mvns	r2, r2
 8001016:	401a      	ands	r2, r3
 8001018:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	019b      	lsls	r3, r3, #6
 800101e:	22ff      	movs	r2, #255	; 0xff
 8001020:	401a      	ands	r2, r3
 8001022:	1dfb      	adds	r3, r7, #7
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	0018      	movs	r0, r3
 8001028:	2303      	movs	r3, #3
 800102a:	4003      	ands	r3, r0
 800102c:	00db      	lsls	r3, r3, #3
 800102e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001030:	4809      	ldr	r0, [pc, #36]	; (8001058 <__NVIC_SetPriority+0xd8>)
 8001032:	1dfb      	adds	r3, r7, #7
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	001c      	movs	r4, r3
 8001038:	230f      	movs	r3, #15
 800103a:	4023      	ands	r3, r4
 800103c:	3b08      	subs	r3, #8
 800103e:	089b      	lsrs	r3, r3, #2
 8001040:	430a      	orrs	r2, r1
 8001042:	3306      	adds	r3, #6
 8001044:	009b      	lsls	r3, r3, #2
 8001046:	18c3      	adds	r3, r0, r3
 8001048:	3304      	adds	r3, #4
 800104a:	601a      	str	r2, [r3, #0]
}
 800104c:	46c0      	nop			; (mov r8, r8)
 800104e:	46bd      	mov	sp, r7
 8001050:	b003      	add	sp, #12
 8001052:	bd90      	pop	{r4, r7, pc}
 8001054:	e000e100 	.word	0xe000e100
 8001058:	e000ed00 	.word	0xe000ed00

0800105c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	1e5a      	subs	r2, r3, #1
 8001068:	2380      	movs	r3, #128	; 0x80
 800106a:	045b      	lsls	r3, r3, #17
 800106c:	429a      	cmp	r2, r3
 800106e:	d301      	bcc.n	8001074 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001070:	2301      	movs	r3, #1
 8001072:	e010      	b.n	8001096 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001074:	4b0a      	ldr	r3, [pc, #40]	; (80010a0 <SysTick_Config+0x44>)
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	3a01      	subs	r2, #1
 800107a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800107c:	2301      	movs	r3, #1
 800107e:	425b      	negs	r3, r3
 8001080:	2103      	movs	r1, #3
 8001082:	0018      	movs	r0, r3
 8001084:	f7ff ff7c 	bl	8000f80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001088:	4b05      	ldr	r3, [pc, #20]	; (80010a0 <SysTick_Config+0x44>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800108e:	4b04      	ldr	r3, [pc, #16]	; (80010a0 <SysTick_Config+0x44>)
 8001090:	2207      	movs	r2, #7
 8001092:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001094:	2300      	movs	r3, #0
}
 8001096:	0018      	movs	r0, r3
 8001098:	46bd      	mov	sp, r7
 800109a:	b002      	add	sp, #8
 800109c:	bd80      	pop	{r7, pc}
 800109e:	46c0      	nop			; (mov r8, r8)
 80010a0:	e000e010 	.word	0xe000e010

080010a4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	60b9      	str	r1, [r7, #8]
 80010ac:	607a      	str	r2, [r7, #4]
 80010ae:	210f      	movs	r1, #15
 80010b0:	187b      	adds	r3, r7, r1
 80010b2:	1c02      	adds	r2, r0, #0
 80010b4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	187b      	adds	r3, r7, r1
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	b25b      	sxtb	r3, r3
 80010be:	0011      	movs	r1, r2
 80010c0:	0018      	movs	r0, r3
 80010c2:	f7ff ff5d 	bl	8000f80 <__NVIC_SetPriority>
}
 80010c6:	46c0      	nop			; (mov r8, r8)
 80010c8:	46bd      	mov	sp, r7
 80010ca:	b004      	add	sp, #16
 80010cc:	bd80      	pop	{r7, pc}

080010ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b082      	sub	sp, #8
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	0002      	movs	r2, r0
 80010d6:	1dfb      	adds	r3, r7, #7
 80010d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010da:	1dfb      	adds	r3, r7, #7
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	b25b      	sxtb	r3, r3
 80010e0:	0018      	movs	r0, r3
 80010e2:	f7ff ff33 	bl	8000f4c <__NVIC_EnableIRQ>
}
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	46bd      	mov	sp, r7
 80010ea:	b002      	add	sp, #8
 80010ec:	bd80      	pop	{r7, pc}

080010ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	b082      	sub	sp, #8
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	0018      	movs	r0, r3
 80010fa:	f7ff ffaf 	bl	800105c <SysTick_Config>
 80010fe:	0003      	movs	r3, r0
}
 8001100:	0018      	movs	r0, r3
 8001102:	46bd      	mov	sp, r7
 8001104:	b002      	add	sp, #8
 8001106:	bd80      	pop	{r7, pc}

08001108 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001112:	2300      	movs	r3, #0
 8001114:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001116:	e147      	b.n	80013a8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2101      	movs	r1, #1
 800111e:	697a      	ldr	r2, [r7, #20]
 8001120:	4091      	lsls	r1, r2
 8001122:	000a      	movs	r2, r1
 8001124:	4013      	ands	r3, r2
 8001126:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d100      	bne.n	8001130 <HAL_GPIO_Init+0x28>
 800112e:	e138      	b.n	80013a2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	2203      	movs	r2, #3
 8001136:	4013      	ands	r3, r2
 8001138:	2b01      	cmp	r3, #1
 800113a:	d005      	beq.n	8001148 <HAL_GPIO_Init+0x40>
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	2203      	movs	r2, #3
 8001142:	4013      	ands	r3, r2
 8001144:	2b02      	cmp	r3, #2
 8001146:	d130      	bne.n	80011aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	2203      	movs	r2, #3
 8001154:	409a      	lsls	r2, r3
 8001156:	0013      	movs	r3, r2
 8001158:	43da      	mvns	r2, r3
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	4013      	ands	r3, r2
 800115e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	68da      	ldr	r2, [r3, #12]
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	409a      	lsls	r2, r3
 800116a:	0013      	movs	r3, r2
 800116c:	693a      	ldr	r2, [r7, #16]
 800116e:	4313      	orrs	r3, r2
 8001170:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800117e:	2201      	movs	r2, #1
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	409a      	lsls	r2, r3
 8001184:	0013      	movs	r3, r2
 8001186:	43da      	mvns	r2, r3
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	4013      	ands	r3, r2
 800118c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	091b      	lsrs	r3, r3, #4
 8001194:	2201      	movs	r2, #1
 8001196:	401a      	ands	r2, r3
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	409a      	lsls	r2, r3
 800119c:	0013      	movs	r3, r2
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	4313      	orrs	r3, r2
 80011a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	693a      	ldr	r2, [r7, #16]
 80011a8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	2203      	movs	r2, #3
 80011b0:	4013      	ands	r3, r2
 80011b2:	2b03      	cmp	r3, #3
 80011b4:	d017      	beq.n	80011e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	68db      	ldr	r3, [r3, #12]
 80011ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	2203      	movs	r2, #3
 80011c2:	409a      	lsls	r2, r3
 80011c4:	0013      	movs	r3, r2
 80011c6:	43da      	mvns	r2, r3
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	4013      	ands	r3, r2
 80011cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	689a      	ldr	r2, [r3, #8]
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	409a      	lsls	r2, r3
 80011d8:	0013      	movs	r3, r2
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	4313      	orrs	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	2203      	movs	r2, #3
 80011ec:	4013      	ands	r3, r2
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	d123      	bne.n	800123a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	08da      	lsrs	r2, r3, #3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	3208      	adds	r2, #8
 80011fa:	0092      	lsls	r2, r2, #2
 80011fc:	58d3      	ldr	r3, [r2, r3]
 80011fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	2207      	movs	r2, #7
 8001204:	4013      	ands	r3, r2
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	220f      	movs	r2, #15
 800120a:	409a      	lsls	r2, r3
 800120c:	0013      	movs	r3, r2
 800120e:	43da      	mvns	r2, r3
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	4013      	ands	r3, r2
 8001214:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	691a      	ldr	r2, [r3, #16]
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	2107      	movs	r1, #7
 800121e:	400b      	ands	r3, r1
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	409a      	lsls	r2, r3
 8001224:	0013      	movs	r3, r2
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	4313      	orrs	r3, r2
 800122a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	08da      	lsrs	r2, r3, #3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	3208      	adds	r2, #8
 8001234:	0092      	lsls	r2, r2, #2
 8001236:	6939      	ldr	r1, [r7, #16]
 8001238:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	2203      	movs	r2, #3
 8001246:	409a      	lsls	r2, r3
 8001248:	0013      	movs	r3, r2
 800124a:	43da      	mvns	r2, r3
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	4013      	ands	r3, r2
 8001250:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	2203      	movs	r2, #3
 8001258:	401a      	ands	r2, r3
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	005b      	lsls	r3, r3, #1
 800125e:	409a      	lsls	r2, r3
 8001260:	0013      	movs	r3, r2
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	4313      	orrs	r3, r2
 8001266:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	685a      	ldr	r2, [r3, #4]
 8001272:	23c0      	movs	r3, #192	; 0xc0
 8001274:	029b      	lsls	r3, r3, #10
 8001276:	4013      	ands	r3, r2
 8001278:	d100      	bne.n	800127c <HAL_GPIO_Init+0x174>
 800127a:	e092      	b.n	80013a2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800127c:	4a50      	ldr	r2, [pc, #320]	; (80013c0 <HAL_GPIO_Init+0x2b8>)
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	089b      	lsrs	r3, r3, #2
 8001282:	3318      	adds	r3, #24
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	589b      	ldr	r3, [r3, r2]
 8001288:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	2203      	movs	r2, #3
 800128e:	4013      	ands	r3, r2
 8001290:	00db      	lsls	r3, r3, #3
 8001292:	220f      	movs	r2, #15
 8001294:	409a      	lsls	r2, r3
 8001296:	0013      	movs	r3, r2
 8001298:	43da      	mvns	r2, r3
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	4013      	ands	r3, r2
 800129e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80012a0:	687a      	ldr	r2, [r7, #4]
 80012a2:	23a0      	movs	r3, #160	; 0xa0
 80012a4:	05db      	lsls	r3, r3, #23
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d013      	beq.n	80012d2 <HAL_GPIO_Init+0x1ca>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a45      	ldr	r2, [pc, #276]	; (80013c4 <HAL_GPIO_Init+0x2bc>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d00d      	beq.n	80012ce <HAL_GPIO_Init+0x1c6>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a44      	ldr	r2, [pc, #272]	; (80013c8 <HAL_GPIO_Init+0x2c0>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d007      	beq.n	80012ca <HAL_GPIO_Init+0x1c2>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a43      	ldr	r2, [pc, #268]	; (80013cc <HAL_GPIO_Init+0x2c4>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d101      	bne.n	80012c6 <HAL_GPIO_Init+0x1be>
 80012c2:	2303      	movs	r3, #3
 80012c4:	e006      	b.n	80012d4 <HAL_GPIO_Init+0x1cc>
 80012c6:	2305      	movs	r3, #5
 80012c8:	e004      	b.n	80012d4 <HAL_GPIO_Init+0x1cc>
 80012ca:	2302      	movs	r3, #2
 80012cc:	e002      	b.n	80012d4 <HAL_GPIO_Init+0x1cc>
 80012ce:	2301      	movs	r3, #1
 80012d0:	e000      	b.n	80012d4 <HAL_GPIO_Init+0x1cc>
 80012d2:	2300      	movs	r3, #0
 80012d4:	697a      	ldr	r2, [r7, #20]
 80012d6:	2103      	movs	r1, #3
 80012d8:	400a      	ands	r2, r1
 80012da:	00d2      	lsls	r2, r2, #3
 80012dc:	4093      	lsls	r3, r2
 80012de:	693a      	ldr	r2, [r7, #16]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80012e4:	4936      	ldr	r1, [pc, #216]	; (80013c0 <HAL_GPIO_Init+0x2b8>)
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	089b      	lsrs	r3, r3, #2
 80012ea:	3318      	adds	r3, #24
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	693a      	ldr	r2, [r7, #16]
 80012f0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012f2:	4b33      	ldr	r3, [pc, #204]	; (80013c0 <HAL_GPIO_Init+0x2b8>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	43da      	mvns	r2, r3
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	4013      	ands	r3, r2
 8001300:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685a      	ldr	r2, [r3, #4]
 8001306:	2380      	movs	r3, #128	; 0x80
 8001308:	035b      	lsls	r3, r3, #13
 800130a:	4013      	ands	r3, r2
 800130c:	d003      	beq.n	8001316 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800130e:	693a      	ldr	r2, [r7, #16]
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	4313      	orrs	r3, r2
 8001314:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001316:	4b2a      	ldr	r3, [pc, #168]	; (80013c0 <HAL_GPIO_Init+0x2b8>)
 8001318:	693a      	ldr	r2, [r7, #16]
 800131a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800131c:	4b28      	ldr	r3, [pc, #160]	; (80013c0 <HAL_GPIO_Init+0x2b8>)
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	43da      	mvns	r2, r3
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	4013      	ands	r3, r2
 800132a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685a      	ldr	r2, [r3, #4]
 8001330:	2380      	movs	r3, #128	; 0x80
 8001332:	039b      	lsls	r3, r3, #14
 8001334:	4013      	ands	r3, r2
 8001336:	d003      	beq.n	8001340 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	4313      	orrs	r3, r2
 800133e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001340:	4b1f      	ldr	r3, [pc, #124]	; (80013c0 <HAL_GPIO_Init+0x2b8>)
 8001342:	693a      	ldr	r2, [r7, #16]
 8001344:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001346:	4a1e      	ldr	r2, [pc, #120]	; (80013c0 <HAL_GPIO_Init+0x2b8>)
 8001348:	2384      	movs	r3, #132	; 0x84
 800134a:	58d3      	ldr	r3, [r2, r3]
 800134c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	43da      	mvns	r2, r3
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	4013      	ands	r3, r2
 8001356:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685a      	ldr	r2, [r3, #4]
 800135c:	2380      	movs	r3, #128	; 0x80
 800135e:	029b      	lsls	r3, r3, #10
 8001360:	4013      	ands	r3, r2
 8001362:	d003      	beq.n	800136c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001364:	693a      	ldr	r2, [r7, #16]
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	4313      	orrs	r3, r2
 800136a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800136c:	4914      	ldr	r1, [pc, #80]	; (80013c0 <HAL_GPIO_Init+0x2b8>)
 800136e:	2284      	movs	r2, #132	; 0x84
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001374:	4a12      	ldr	r2, [pc, #72]	; (80013c0 <HAL_GPIO_Init+0x2b8>)
 8001376:	2380      	movs	r3, #128	; 0x80
 8001378:	58d3      	ldr	r3, [r2, r3]
 800137a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	43da      	mvns	r2, r3
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	4013      	ands	r3, r2
 8001384:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	685a      	ldr	r2, [r3, #4]
 800138a:	2380      	movs	r3, #128	; 0x80
 800138c:	025b      	lsls	r3, r3, #9
 800138e:	4013      	ands	r3, r2
 8001390:	d003      	beq.n	800139a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	4313      	orrs	r3, r2
 8001398:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800139a:	4909      	ldr	r1, [pc, #36]	; (80013c0 <HAL_GPIO_Init+0x2b8>)
 800139c:	2280      	movs	r2, #128	; 0x80
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	3301      	adds	r3, #1
 80013a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	40da      	lsrs	r2, r3
 80013b0:	1e13      	subs	r3, r2, #0
 80013b2:	d000      	beq.n	80013b6 <HAL_GPIO_Init+0x2ae>
 80013b4:	e6b0      	b.n	8001118 <HAL_GPIO_Init+0x10>
  }
}
 80013b6:	46c0      	nop			; (mov r8, r8)
 80013b8:	46c0      	nop			; (mov r8, r8)
 80013ba:	46bd      	mov	sp, r7
 80013bc:	b006      	add	sp, #24
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40021800 	.word	0x40021800
 80013c4:	50000400 	.word	0x50000400
 80013c8:	50000800 	.word	0x50000800
 80013cc:	50000c00 	.word	0x50000c00

080013d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	0008      	movs	r0, r1
 80013da:	0011      	movs	r1, r2
 80013dc:	1cbb      	adds	r3, r7, #2
 80013de:	1c02      	adds	r2, r0, #0
 80013e0:	801a      	strh	r2, [r3, #0]
 80013e2:	1c7b      	adds	r3, r7, #1
 80013e4:	1c0a      	adds	r2, r1, #0
 80013e6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013e8:	1c7b      	adds	r3, r7, #1
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d004      	beq.n	80013fa <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013f0:	1cbb      	adds	r3, r7, #2
 80013f2:	881a      	ldrh	r2, [r3, #0]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013f8:	e003      	b.n	8001402 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013fa:	1cbb      	adds	r3, r7, #2
 80013fc:	881a      	ldrh	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001402:	46c0      	nop			; (mov r8, r8)
 8001404:	46bd      	mov	sp, r7
 8001406:	b002      	add	sp, #8
 8001408:	bd80      	pop	{r7, pc}
	...

0800140c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	0002      	movs	r2, r0
 8001414:	1dbb      	adds	r3, r7, #6
 8001416:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8001418:	4b10      	ldr	r3, [pc, #64]	; (800145c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	1dba      	adds	r2, r7, #6
 800141e:	8812      	ldrh	r2, [r2, #0]
 8001420:	4013      	ands	r3, r2
 8001422:	d008      	beq.n	8001436 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001424:	4b0d      	ldr	r3, [pc, #52]	; (800145c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001426:	1dba      	adds	r2, r7, #6
 8001428:	8812      	ldrh	r2, [r2, #0]
 800142a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800142c:	1dbb      	adds	r3, r7, #6
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	0018      	movs	r0, r3
 8001432:	f000 f815 	bl	8001460 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8001436:	4b09      	ldr	r3, [pc, #36]	; (800145c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001438:	691b      	ldr	r3, [r3, #16]
 800143a:	1dba      	adds	r2, r7, #6
 800143c:	8812      	ldrh	r2, [r2, #0]
 800143e:	4013      	ands	r3, r2
 8001440:	d008      	beq.n	8001454 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8001442:	4b06      	ldr	r3, [pc, #24]	; (800145c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001444:	1dba      	adds	r2, r7, #6
 8001446:	8812      	ldrh	r2, [r2, #0]
 8001448:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800144a:	1dbb      	adds	r3, r7, #6
 800144c:	881b      	ldrh	r3, [r3, #0]
 800144e:	0018      	movs	r0, r3
 8001450:	f7ff fb36 	bl	8000ac0 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8001454:	46c0      	nop			; (mov r8, r8)
 8001456:	46bd      	mov	sp, r7
 8001458:	b002      	add	sp, #8
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40021800 	.word	0x40021800

08001460 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	0002      	movs	r2, r0
 8001468:	1dbb      	adds	r3, r7, #6
 800146a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800146c:	46c0      	nop			; (mov r8, r8)
 800146e:	46bd      	mov	sp, r7
 8001470:	b002      	add	sp, #8
 8001472:	bd80      	pop	{r7, pc}

08001474 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800147c:	4b19      	ldr	r3, [pc, #100]	; (80014e4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a19      	ldr	r2, [pc, #100]	; (80014e8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001482:	4013      	ands	r3, r2
 8001484:	0019      	movs	r1, r3
 8001486:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	430a      	orrs	r2, r1
 800148c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	2380      	movs	r3, #128	; 0x80
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	429a      	cmp	r2, r3
 8001496:	d11f      	bne.n	80014d8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001498:	4b14      	ldr	r3, [pc, #80]	; (80014ec <HAL_PWREx_ControlVoltageScaling+0x78>)
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	0013      	movs	r3, r2
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	189b      	adds	r3, r3, r2
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	4912      	ldr	r1, [pc, #72]	; (80014f0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80014a6:	0018      	movs	r0, r3
 80014a8:	f7fe fe2c 	bl	8000104 <__udivsi3>
 80014ac:	0003      	movs	r3, r0
 80014ae:	3301      	adds	r3, #1
 80014b0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014b2:	e008      	b.n	80014c6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d003      	beq.n	80014c2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	3b01      	subs	r3, #1
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	e001      	b.n	80014c6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e009      	b.n	80014da <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014c6:	4b07      	ldr	r3, [pc, #28]	; (80014e4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80014c8:	695a      	ldr	r2, [r3, #20]
 80014ca:	2380      	movs	r3, #128	; 0x80
 80014cc:	00db      	lsls	r3, r3, #3
 80014ce:	401a      	ands	r2, r3
 80014d0:	2380      	movs	r3, #128	; 0x80
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d0ed      	beq.n	80014b4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80014d8:	2300      	movs	r3, #0
}
 80014da:	0018      	movs	r0, r3
 80014dc:	46bd      	mov	sp, r7
 80014de:	b004      	add	sp, #16
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	46c0      	nop			; (mov r8, r8)
 80014e4:	40007000 	.word	0x40007000
 80014e8:	fffff9ff 	.word	0xfffff9ff
 80014ec:	20000000 	.word	0x20000000
 80014f0:	000f4240 	.word	0x000f4240

080014f4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80014f8:	4b03      	ldr	r3, [pc, #12]	; (8001508 <LL_RCC_GetAPB1Prescaler+0x14>)
 80014fa:	689a      	ldr	r2, [r3, #8]
 80014fc:	23e0      	movs	r3, #224	; 0xe0
 80014fe:	01db      	lsls	r3, r3, #7
 8001500:	4013      	ands	r3, r2
}
 8001502:	0018      	movs	r0, r3
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40021000 	.word	0x40021000

0800150c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b088      	sub	sp, #32
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d101      	bne.n	800151e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e2fe      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2201      	movs	r2, #1
 8001524:	4013      	ands	r3, r2
 8001526:	d100      	bne.n	800152a <HAL_RCC_OscConfig+0x1e>
 8001528:	e07c      	b.n	8001624 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800152a:	4bc3      	ldr	r3, [pc, #780]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	2238      	movs	r2, #56	; 0x38
 8001530:	4013      	ands	r3, r2
 8001532:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001534:	4bc0      	ldr	r3, [pc, #768]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	2203      	movs	r2, #3
 800153a:	4013      	ands	r3, r2
 800153c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	2b10      	cmp	r3, #16
 8001542:	d102      	bne.n	800154a <HAL_RCC_OscConfig+0x3e>
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	2b03      	cmp	r3, #3
 8001548:	d002      	beq.n	8001550 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	2b08      	cmp	r3, #8
 800154e:	d10b      	bne.n	8001568 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001550:	4bb9      	ldr	r3, [pc, #740]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	2380      	movs	r3, #128	; 0x80
 8001556:	029b      	lsls	r3, r3, #10
 8001558:	4013      	ands	r3, r2
 800155a:	d062      	beq.n	8001622 <HAL_RCC_OscConfig+0x116>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d15e      	bne.n	8001622 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e2d9      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685a      	ldr	r2, [r3, #4]
 800156c:	2380      	movs	r3, #128	; 0x80
 800156e:	025b      	lsls	r3, r3, #9
 8001570:	429a      	cmp	r2, r3
 8001572:	d107      	bne.n	8001584 <HAL_RCC_OscConfig+0x78>
 8001574:	4bb0      	ldr	r3, [pc, #704]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	4baf      	ldr	r3, [pc, #700]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 800157a:	2180      	movs	r1, #128	; 0x80
 800157c:	0249      	lsls	r1, r1, #9
 800157e:	430a      	orrs	r2, r1
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	e020      	b.n	80015c6 <HAL_RCC_OscConfig+0xba>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	685a      	ldr	r2, [r3, #4]
 8001588:	23a0      	movs	r3, #160	; 0xa0
 800158a:	02db      	lsls	r3, r3, #11
 800158c:	429a      	cmp	r2, r3
 800158e:	d10e      	bne.n	80015ae <HAL_RCC_OscConfig+0xa2>
 8001590:	4ba9      	ldr	r3, [pc, #676]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4ba8      	ldr	r3, [pc, #672]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001596:	2180      	movs	r1, #128	; 0x80
 8001598:	02c9      	lsls	r1, r1, #11
 800159a:	430a      	orrs	r2, r1
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	4ba6      	ldr	r3, [pc, #664]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	4ba5      	ldr	r3, [pc, #660]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80015a4:	2180      	movs	r1, #128	; 0x80
 80015a6:	0249      	lsls	r1, r1, #9
 80015a8:	430a      	orrs	r2, r1
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	e00b      	b.n	80015c6 <HAL_RCC_OscConfig+0xba>
 80015ae:	4ba2      	ldr	r3, [pc, #648]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	4ba1      	ldr	r3, [pc, #644]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80015b4:	49a1      	ldr	r1, [pc, #644]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80015b6:	400a      	ands	r2, r1
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	4b9f      	ldr	r3, [pc, #636]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	4b9e      	ldr	r3, [pc, #632]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80015c0:	499f      	ldr	r1, [pc, #636]	; (8001840 <HAL_RCC_OscConfig+0x334>)
 80015c2:	400a      	ands	r2, r1
 80015c4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d014      	beq.n	80015f8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ce:	f7ff fc8f 	bl	8000ef0 <HAL_GetTick>
 80015d2:	0003      	movs	r3, r0
 80015d4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015d6:	e008      	b.n	80015ea <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015d8:	f7ff fc8a 	bl	8000ef0 <HAL_GetTick>
 80015dc:	0002      	movs	r2, r0
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b64      	cmp	r3, #100	; 0x64
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e298      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015ea:	4b93      	ldr	r3, [pc, #588]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	2380      	movs	r3, #128	; 0x80
 80015f0:	029b      	lsls	r3, r3, #10
 80015f2:	4013      	ands	r3, r2
 80015f4:	d0f0      	beq.n	80015d8 <HAL_RCC_OscConfig+0xcc>
 80015f6:	e015      	b.n	8001624 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015f8:	f7ff fc7a 	bl	8000ef0 <HAL_GetTick>
 80015fc:	0003      	movs	r3, r0
 80015fe:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001600:	e008      	b.n	8001614 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001602:	f7ff fc75 	bl	8000ef0 <HAL_GetTick>
 8001606:	0002      	movs	r2, r0
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	2b64      	cmp	r3, #100	; 0x64
 800160e:	d901      	bls.n	8001614 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e283      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001614:	4b88      	ldr	r3, [pc, #544]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	2380      	movs	r3, #128	; 0x80
 800161a:	029b      	lsls	r3, r3, #10
 800161c:	4013      	ands	r3, r2
 800161e:	d1f0      	bne.n	8001602 <HAL_RCC_OscConfig+0xf6>
 8001620:	e000      	b.n	8001624 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001622:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2202      	movs	r2, #2
 800162a:	4013      	ands	r3, r2
 800162c:	d100      	bne.n	8001630 <HAL_RCC_OscConfig+0x124>
 800162e:	e099      	b.n	8001764 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001630:	4b81      	ldr	r3, [pc, #516]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	2238      	movs	r2, #56	; 0x38
 8001636:	4013      	ands	r3, r2
 8001638:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800163a:	4b7f      	ldr	r3, [pc, #508]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	2203      	movs	r2, #3
 8001640:	4013      	ands	r3, r2
 8001642:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	2b10      	cmp	r3, #16
 8001648:	d102      	bne.n	8001650 <HAL_RCC_OscConfig+0x144>
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	2b02      	cmp	r3, #2
 800164e:	d002      	beq.n	8001656 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d135      	bne.n	80016c2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001656:	4b78      	ldr	r3, [pc, #480]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	2380      	movs	r3, #128	; 0x80
 800165c:	00db      	lsls	r3, r3, #3
 800165e:	4013      	ands	r3, r2
 8001660:	d005      	beq.n	800166e <HAL_RCC_OscConfig+0x162>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	68db      	ldr	r3, [r3, #12]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d101      	bne.n	800166e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e256      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800166e:	4b72      	ldr	r3, [pc, #456]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	4a74      	ldr	r2, [pc, #464]	; (8001844 <HAL_RCC_OscConfig+0x338>)
 8001674:	4013      	ands	r3, r2
 8001676:	0019      	movs	r1, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	695b      	ldr	r3, [r3, #20]
 800167c:	021a      	lsls	r2, r3, #8
 800167e:	4b6e      	ldr	r3, [pc, #440]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001680:	430a      	orrs	r2, r1
 8001682:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001684:	69bb      	ldr	r3, [r7, #24]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d112      	bne.n	80016b0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800168a:	4b6b      	ldr	r3, [pc, #428]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a6e      	ldr	r2, [pc, #440]	; (8001848 <HAL_RCC_OscConfig+0x33c>)
 8001690:	4013      	ands	r3, r2
 8001692:	0019      	movs	r1, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	691a      	ldr	r2, [r3, #16]
 8001698:	4b67      	ldr	r3, [pc, #412]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 800169a:	430a      	orrs	r2, r1
 800169c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800169e:	4b66      	ldr	r3, [pc, #408]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	0adb      	lsrs	r3, r3, #11
 80016a4:	2207      	movs	r2, #7
 80016a6:	4013      	ands	r3, r2
 80016a8:	4a68      	ldr	r2, [pc, #416]	; (800184c <HAL_RCC_OscConfig+0x340>)
 80016aa:	40da      	lsrs	r2, r3
 80016ac:	4b68      	ldr	r3, [pc, #416]	; (8001850 <HAL_RCC_OscConfig+0x344>)
 80016ae:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80016b0:	4b68      	ldr	r3, [pc, #416]	; (8001854 <HAL_RCC_OscConfig+0x348>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	0018      	movs	r0, r3
 80016b6:	f7ff fbbf 	bl	8000e38 <HAL_InitTick>
 80016ba:	1e03      	subs	r3, r0, #0
 80016bc:	d051      	beq.n	8001762 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e22c      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d030      	beq.n	800172c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80016ca:	4b5b      	ldr	r3, [pc, #364]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a5e      	ldr	r2, [pc, #376]	; (8001848 <HAL_RCC_OscConfig+0x33c>)
 80016d0:	4013      	ands	r3, r2
 80016d2:	0019      	movs	r1, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	691a      	ldr	r2, [r3, #16]
 80016d8:	4b57      	ldr	r3, [pc, #348]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80016da:	430a      	orrs	r2, r1
 80016dc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80016de:	4b56      	ldr	r3, [pc, #344]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	4b55      	ldr	r3, [pc, #340]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80016e4:	2180      	movs	r1, #128	; 0x80
 80016e6:	0049      	lsls	r1, r1, #1
 80016e8:	430a      	orrs	r2, r1
 80016ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ec:	f7ff fc00 	bl	8000ef0 <HAL_GetTick>
 80016f0:	0003      	movs	r3, r0
 80016f2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016f4:	e008      	b.n	8001708 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016f6:	f7ff fbfb 	bl	8000ef0 <HAL_GetTick>
 80016fa:	0002      	movs	r2, r0
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	2b02      	cmp	r3, #2
 8001702:	d901      	bls.n	8001708 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001704:	2303      	movs	r3, #3
 8001706:	e209      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001708:	4b4b      	ldr	r3, [pc, #300]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	2380      	movs	r3, #128	; 0x80
 800170e:	00db      	lsls	r3, r3, #3
 8001710:	4013      	ands	r3, r2
 8001712:	d0f0      	beq.n	80016f6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001714:	4b48      	ldr	r3, [pc, #288]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	4a4a      	ldr	r2, [pc, #296]	; (8001844 <HAL_RCC_OscConfig+0x338>)
 800171a:	4013      	ands	r3, r2
 800171c:	0019      	movs	r1, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	695b      	ldr	r3, [r3, #20]
 8001722:	021a      	lsls	r2, r3, #8
 8001724:	4b44      	ldr	r3, [pc, #272]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001726:	430a      	orrs	r2, r1
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	e01b      	b.n	8001764 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800172c:	4b42      	ldr	r3, [pc, #264]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	4b41      	ldr	r3, [pc, #260]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001732:	4949      	ldr	r1, [pc, #292]	; (8001858 <HAL_RCC_OscConfig+0x34c>)
 8001734:	400a      	ands	r2, r1
 8001736:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001738:	f7ff fbda 	bl	8000ef0 <HAL_GetTick>
 800173c:	0003      	movs	r3, r0
 800173e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001740:	e008      	b.n	8001754 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001742:	f7ff fbd5 	bl	8000ef0 <HAL_GetTick>
 8001746:	0002      	movs	r2, r0
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	1ad3      	subs	r3, r2, r3
 800174c:	2b02      	cmp	r3, #2
 800174e:	d901      	bls.n	8001754 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001750:	2303      	movs	r3, #3
 8001752:	e1e3      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001754:	4b38      	ldr	r3, [pc, #224]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	2380      	movs	r3, #128	; 0x80
 800175a:	00db      	lsls	r3, r3, #3
 800175c:	4013      	ands	r3, r2
 800175e:	d1f0      	bne.n	8001742 <HAL_RCC_OscConfig+0x236>
 8001760:	e000      	b.n	8001764 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001762:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2208      	movs	r2, #8
 800176a:	4013      	ands	r3, r2
 800176c:	d047      	beq.n	80017fe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800176e:	4b32      	ldr	r3, [pc, #200]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	2238      	movs	r2, #56	; 0x38
 8001774:	4013      	ands	r3, r2
 8001776:	2b18      	cmp	r3, #24
 8001778:	d10a      	bne.n	8001790 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800177a:	4b2f      	ldr	r3, [pc, #188]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 800177c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800177e:	2202      	movs	r2, #2
 8001780:	4013      	ands	r3, r2
 8001782:	d03c      	beq.n	80017fe <HAL_RCC_OscConfig+0x2f2>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d138      	bne.n	80017fe <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e1c5      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d019      	beq.n	80017cc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001798:	4b27      	ldr	r3, [pc, #156]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 800179a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800179c:	4b26      	ldr	r3, [pc, #152]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 800179e:	2101      	movs	r1, #1
 80017a0:	430a      	orrs	r2, r1
 80017a2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a4:	f7ff fba4 	bl	8000ef0 <HAL_GetTick>
 80017a8:	0003      	movs	r3, r0
 80017aa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017ac:	e008      	b.n	80017c0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017ae:	f7ff fb9f 	bl	8000ef0 <HAL_GetTick>
 80017b2:	0002      	movs	r2, r0
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d901      	bls.n	80017c0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80017bc:	2303      	movs	r3, #3
 80017be:	e1ad      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017c0:	4b1d      	ldr	r3, [pc, #116]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80017c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017c4:	2202      	movs	r2, #2
 80017c6:	4013      	ands	r3, r2
 80017c8:	d0f1      	beq.n	80017ae <HAL_RCC_OscConfig+0x2a2>
 80017ca:	e018      	b.n	80017fe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80017cc:	4b1a      	ldr	r3, [pc, #104]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80017ce:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80017d0:	4b19      	ldr	r3, [pc, #100]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80017d2:	2101      	movs	r1, #1
 80017d4:	438a      	bics	r2, r1
 80017d6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d8:	f7ff fb8a 	bl	8000ef0 <HAL_GetTick>
 80017dc:	0003      	movs	r3, r0
 80017de:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017e0:	e008      	b.n	80017f4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017e2:	f7ff fb85 	bl	8000ef0 <HAL_GetTick>
 80017e6:	0002      	movs	r2, r0
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	d901      	bls.n	80017f4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e193      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017f4:	4b10      	ldr	r3, [pc, #64]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 80017f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017f8:	2202      	movs	r2, #2
 80017fa:	4013      	ands	r3, r2
 80017fc:	d1f1      	bne.n	80017e2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	2204      	movs	r2, #4
 8001804:	4013      	ands	r3, r2
 8001806:	d100      	bne.n	800180a <HAL_RCC_OscConfig+0x2fe>
 8001808:	e0c6      	b.n	8001998 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800180a:	231f      	movs	r3, #31
 800180c:	18fb      	adds	r3, r7, r3
 800180e:	2200      	movs	r2, #0
 8001810:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001812:	4b09      	ldr	r3, [pc, #36]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	2238      	movs	r2, #56	; 0x38
 8001818:	4013      	ands	r3, r2
 800181a:	2b20      	cmp	r3, #32
 800181c:	d11e      	bne.n	800185c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800181e:	4b06      	ldr	r3, [pc, #24]	; (8001838 <HAL_RCC_OscConfig+0x32c>)
 8001820:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001822:	2202      	movs	r2, #2
 8001824:	4013      	ands	r3, r2
 8001826:	d100      	bne.n	800182a <HAL_RCC_OscConfig+0x31e>
 8001828:	e0b6      	b.n	8001998 <HAL_RCC_OscConfig+0x48c>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d000      	beq.n	8001834 <HAL_RCC_OscConfig+0x328>
 8001832:	e0b1      	b.n	8001998 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e171      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
 8001838:	40021000 	.word	0x40021000
 800183c:	fffeffff 	.word	0xfffeffff
 8001840:	fffbffff 	.word	0xfffbffff
 8001844:	ffff80ff 	.word	0xffff80ff
 8001848:	ffffc7ff 	.word	0xffffc7ff
 800184c:	00f42400 	.word	0x00f42400
 8001850:	20000000 	.word	0x20000000
 8001854:	20000004 	.word	0x20000004
 8001858:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800185c:	4bb1      	ldr	r3, [pc, #708]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 800185e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001860:	2380      	movs	r3, #128	; 0x80
 8001862:	055b      	lsls	r3, r3, #21
 8001864:	4013      	ands	r3, r2
 8001866:	d101      	bne.n	800186c <HAL_RCC_OscConfig+0x360>
 8001868:	2301      	movs	r3, #1
 800186a:	e000      	b.n	800186e <HAL_RCC_OscConfig+0x362>
 800186c:	2300      	movs	r3, #0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d011      	beq.n	8001896 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001872:	4bac      	ldr	r3, [pc, #688]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001874:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001876:	4bab      	ldr	r3, [pc, #684]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001878:	2180      	movs	r1, #128	; 0x80
 800187a:	0549      	lsls	r1, r1, #21
 800187c:	430a      	orrs	r2, r1
 800187e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001880:	4ba8      	ldr	r3, [pc, #672]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001882:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001884:	2380      	movs	r3, #128	; 0x80
 8001886:	055b      	lsls	r3, r3, #21
 8001888:	4013      	ands	r3, r2
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800188e:	231f      	movs	r3, #31
 8001890:	18fb      	adds	r3, r7, r3
 8001892:	2201      	movs	r2, #1
 8001894:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001896:	4ba4      	ldr	r3, [pc, #656]	; (8001b28 <HAL_RCC_OscConfig+0x61c>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	2380      	movs	r3, #128	; 0x80
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	4013      	ands	r3, r2
 80018a0:	d11a      	bne.n	80018d8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018a2:	4ba1      	ldr	r3, [pc, #644]	; (8001b28 <HAL_RCC_OscConfig+0x61c>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	4ba0      	ldr	r3, [pc, #640]	; (8001b28 <HAL_RCC_OscConfig+0x61c>)
 80018a8:	2180      	movs	r1, #128	; 0x80
 80018aa:	0049      	lsls	r1, r1, #1
 80018ac:	430a      	orrs	r2, r1
 80018ae:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80018b0:	f7ff fb1e 	bl	8000ef0 <HAL_GetTick>
 80018b4:	0003      	movs	r3, r0
 80018b6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018b8:	e008      	b.n	80018cc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018ba:	f7ff fb19 	bl	8000ef0 <HAL_GetTick>
 80018be:	0002      	movs	r2, r0
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	2b02      	cmp	r3, #2
 80018c6:	d901      	bls.n	80018cc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80018c8:	2303      	movs	r3, #3
 80018ca:	e127      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018cc:	4b96      	ldr	r3, [pc, #600]	; (8001b28 <HAL_RCC_OscConfig+0x61c>)
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	2380      	movs	r3, #128	; 0x80
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	4013      	ands	r3, r2
 80018d6:	d0f0      	beq.n	80018ba <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d106      	bne.n	80018ee <HAL_RCC_OscConfig+0x3e2>
 80018e0:	4b90      	ldr	r3, [pc, #576]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 80018e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018e4:	4b8f      	ldr	r3, [pc, #572]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 80018e6:	2101      	movs	r1, #1
 80018e8:	430a      	orrs	r2, r1
 80018ea:	65da      	str	r2, [r3, #92]	; 0x5c
 80018ec:	e01c      	b.n	8001928 <HAL_RCC_OscConfig+0x41c>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	2b05      	cmp	r3, #5
 80018f4:	d10c      	bne.n	8001910 <HAL_RCC_OscConfig+0x404>
 80018f6:	4b8b      	ldr	r3, [pc, #556]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 80018f8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018fa:	4b8a      	ldr	r3, [pc, #552]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 80018fc:	2104      	movs	r1, #4
 80018fe:	430a      	orrs	r2, r1
 8001900:	65da      	str	r2, [r3, #92]	; 0x5c
 8001902:	4b88      	ldr	r3, [pc, #544]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001904:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001906:	4b87      	ldr	r3, [pc, #540]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001908:	2101      	movs	r1, #1
 800190a:	430a      	orrs	r2, r1
 800190c:	65da      	str	r2, [r3, #92]	; 0x5c
 800190e:	e00b      	b.n	8001928 <HAL_RCC_OscConfig+0x41c>
 8001910:	4b84      	ldr	r3, [pc, #528]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001912:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001914:	4b83      	ldr	r3, [pc, #524]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001916:	2101      	movs	r1, #1
 8001918:	438a      	bics	r2, r1
 800191a:	65da      	str	r2, [r3, #92]	; 0x5c
 800191c:	4b81      	ldr	r3, [pc, #516]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 800191e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001920:	4b80      	ldr	r3, [pc, #512]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001922:	2104      	movs	r1, #4
 8001924:	438a      	bics	r2, r1
 8001926:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d014      	beq.n	800195a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001930:	f7ff fade 	bl	8000ef0 <HAL_GetTick>
 8001934:	0003      	movs	r3, r0
 8001936:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001938:	e009      	b.n	800194e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800193a:	f7ff fad9 	bl	8000ef0 <HAL_GetTick>
 800193e:	0002      	movs	r2, r0
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	4a79      	ldr	r2, [pc, #484]	; (8001b2c <HAL_RCC_OscConfig+0x620>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d901      	bls.n	800194e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e0e6      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800194e:	4b75      	ldr	r3, [pc, #468]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001952:	2202      	movs	r2, #2
 8001954:	4013      	ands	r3, r2
 8001956:	d0f0      	beq.n	800193a <HAL_RCC_OscConfig+0x42e>
 8001958:	e013      	b.n	8001982 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800195a:	f7ff fac9 	bl	8000ef0 <HAL_GetTick>
 800195e:	0003      	movs	r3, r0
 8001960:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001962:	e009      	b.n	8001978 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001964:	f7ff fac4 	bl	8000ef0 <HAL_GetTick>
 8001968:	0002      	movs	r2, r0
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	4a6f      	ldr	r2, [pc, #444]	; (8001b2c <HAL_RCC_OscConfig+0x620>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d901      	bls.n	8001978 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e0d1      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001978:	4b6a      	ldr	r3, [pc, #424]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 800197a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800197c:	2202      	movs	r2, #2
 800197e:	4013      	ands	r3, r2
 8001980:	d1f0      	bne.n	8001964 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001982:	231f      	movs	r3, #31
 8001984:	18fb      	adds	r3, r7, r3
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	2b01      	cmp	r3, #1
 800198a:	d105      	bne.n	8001998 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800198c:	4b65      	ldr	r3, [pc, #404]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 800198e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001990:	4b64      	ldr	r3, [pc, #400]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001992:	4967      	ldr	r1, [pc, #412]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001994:	400a      	ands	r2, r1
 8001996:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	69db      	ldr	r3, [r3, #28]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d100      	bne.n	80019a2 <HAL_RCC_OscConfig+0x496>
 80019a0:	e0bb      	b.n	8001b1a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019a2:	4b60      	ldr	r3, [pc, #384]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	2238      	movs	r2, #56	; 0x38
 80019a8:	4013      	ands	r3, r2
 80019aa:	2b10      	cmp	r3, #16
 80019ac:	d100      	bne.n	80019b0 <HAL_RCC_OscConfig+0x4a4>
 80019ae:	e07b      	b.n	8001aa8 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	69db      	ldr	r3, [r3, #28]
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d156      	bne.n	8001a66 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019b8:	4b5a      	ldr	r3, [pc, #360]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	4b59      	ldr	r3, [pc, #356]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 80019be:	495d      	ldr	r1, [pc, #372]	; (8001b34 <HAL_RCC_OscConfig+0x628>)
 80019c0:	400a      	ands	r2, r1
 80019c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c4:	f7ff fa94 	bl	8000ef0 <HAL_GetTick>
 80019c8:	0003      	movs	r3, r0
 80019ca:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019cc:	e008      	b.n	80019e0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019ce:	f7ff fa8f 	bl	8000ef0 <HAL_GetTick>
 80019d2:	0002      	movs	r2, r0
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d901      	bls.n	80019e0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e09d      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019e0:	4b50      	ldr	r3, [pc, #320]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	2380      	movs	r3, #128	; 0x80
 80019e6:	049b      	lsls	r3, r3, #18
 80019e8:	4013      	ands	r3, r2
 80019ea:	d1f0      	bne.n	80019ce <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019ec:	4b4d      	ldr	r3, [pc, #308]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	4a51      	ldr	r2, [pc, #324]	; (8001b38 <HAL_RCC_OscConfig+0x62c>)
 80019f2:	4013      	ands	r3, r2
 80019f4:	0019      	movs	r1, r3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6a1a      	ldr	r2, [r3, #32]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019fe:	431a      	orrs	r2, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a04:	021b      	lsls	r3, r3, #8
 8001a06:	431a      	orrs	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a0c:	431a      	orrs	r2, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	431a      	orrs	r2, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a18:	431a      	orrs	r2, r3
 8001a1a:	4b42      	ldr	r3, [pc, #264]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a20:	4b40      	ldr	r3, [pc, #256]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	4b3f      	ldr	r3, [pc, #252]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001a26:	2180      	movs	r1, #128	; 0x80
 8001a28:	0449      	lsls	r1, r1, #17
 8001a2a:	430a      	orrs	r2, r1
 8001a2c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001a2e:	4b3d      	ldr	r3, [pc, #244]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001a30:	68da      	ldr	r2, [r3, #12]
 8001a32:	4b3c      	ldr	r3, [pc, #240]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001a34:	2180      	movs	r1, #128	; 0x80
 8001a36:	0549      	lsls	r1, r1, #21
 8001a38:	430a      	orrs	r2, r1
 8001a3a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a3c:	f7ff fa58 	bl	8000ef0 <HAL_GetTick>
 8001a40:	0003      	movs	r3, r0
 8001a42:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a44:	e008      	b.n	8001a58 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a46:	f7ff fa53 	bl	8000ef0 <HAL_GetTick>
 8001a4a:	0002      	movs	r2, r0
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d901      	bls.n	8001a58 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001a54:	2303      	movs	r3, #3
 8001a56:	e061      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a58:	4b32      	ldr	r3, [pc, #200]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	2380      	movs	r3, #128	; 0x80
 8001a5e:	049b      	lsls	r3, r3, #18
 8001a60:	4013      	ands	r3, r2
 8001a62:	d0f0      	beq.n	8001a46 <HAL_RCC_OscConfig+0x53a>
 8001a64:	e059      	b.n	8001b1a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a66:	4b2f      	ldr	r3, [pc, #188]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	4b2e      	ldr	r3, [pc, #184]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001a6c:	4931      	ldr	r1, [pc, #196]	; (8001b34 <HAL_RCC_OscConfig+0x628>)
 8001a6e:	400a      	ands	r2, r1
 8001a70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a72:	f7ff fa3d 	bl	8000ef0 <HAL_GetTick>
 8001a76:	0003      	movs	r3, r0
 8001a78:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a7a:	e008      	b.n	8001a8e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a7c:	f7ff fa38 	bl	8000ef0 <HAL_GetTick>
 8001a80:	0002      	movs	r2, r0
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e046      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a8e:	4b25      	ldr	r3, [pc, #148]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	2380      	movs	r3, #128	; 0x80
 8001a94:	049b      	lsls	r3, r3, #18
 8001a96:	4013      	ands	r3, r2
 8001a98:	d1f0      	bne.n	8001a7c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001a9a:	4b22      	ldr	r3, [pc, #136]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001a9c:	68da      	ldr	r2, [r3, #12]
 8001a9e:	4b21      	ldr	r3, [pc, #132]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001aa0:	4926      	ldr	r1, [pc, #152]	; (8001b3c <HAL_RCC_OscConfig+0x630>)
 8001aa2:	400a      	ands	r2, r1
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	e038      	b.n	8001b1a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	69db      	ldr	r3, [r3, #28]
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d101      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e033      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001ab4:	4b1b      	ldr	r3, [pc, #108]	; (8001b24 <HAL_RCC_OscConfig+0x618>)
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	2203      	movs	r2, #3
 8001abe:	401a      	ands	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6a1b      	ldr	r3, [r3, #32]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d126      	bne.n	8001b16 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	2270      	movs	r2, #112	; 0x70
 8001acc:	401a      	ands	r2, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d11f      	bne.n	8001b16 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ad6:	697a      	ldr	r2, [r7, #20]
 8001ad8:	23fe      	movs	r3, #254	; 0xfe
 8001ada:	01db      	lsls	r3, r3, #7
 8001adc:	401a      	ands	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ae2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d116      	bne.n	8001b16 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001ae8:	697a      	ldr	r2, [r7, #20]
 8001aea:	23f8      	movs	r3, #248	; 0xf8
 8001aec:	039b      	lsls	r3, r3, #14
 8001aee:	401a      	ands	r2, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d10e      	bne.n	8001b16 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001af8:	697a      	ldr	r2, [r7, #20]
 8001afa:	23e0      	movs	r3, #224	; 0xe0
 8001afc:	051b      	lsls	r3, r3, #20
 8001afe:	401a      	ands	r2, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d106      	bne.n	8001b16 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	0f5b      	lsrs	r3, r3, #29
 8001b0c:	075a      	lsls	r2, r3, #29
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d001      	beq.n	8001b1a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e000      	b.n	8001b1c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001b1a:	2300      	movs	r3, #0
}
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	b008      	add	sp, #32
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40021000 	.word	0x40021000
 8001b28:	40007000 	.word	0x40007000
 8001b2c:	00001388 	.word	0x00001388
 8001b30:	efffffff 	.word	0xefffffff
 8001b34:	feffffff 	.word	0xfeffffff
 8001b38:	11c1808c 	.word	0x11c1808c
 8001b3c:	eefefffc 	.word	0xeefefffc

08001b40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d101      	bne.n	8001b54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e0e9      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b54:	4b76      	ldr	r3, [pc, #472]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2207      	movs	r2, #7
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	683a      	ldr	r2, [r7, #0]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d91e      	bls.n	8001ba0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b62:	4b73      	ldr	r3, [pc, #460]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2207      	movs	r2, #7
 8001b68:	4393      	bics	r3, r2
 8001b6a:	0019      	movs	r1, r3
 8001b6c:	4b70      	ldr	r3, [pc, #448]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001b6e:	683a      	ldr	r2, [r7, #0]
 8001b70:	430a      	orrs	r2, r1
 8001b72:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b74:	f7ff f9bc 	bl	8000ef0 <HAL_GetTick>
 8001b78:	0003      	movs	r3, r0
 8001b7a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b7c:	e009      	b.n	8001b92 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b7e:	f7ff f9b7 	bl	8000ef0 <HAL_GetTick>
 8001b82:	0002      	movs	r2, r0
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	4a6a      	ldr	r2, [pc, #424]	; (8001d34 <HAL_RCC_ClockConfig+0x1f4>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e0ca      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b92:	4b67      	ldr	r3, [pc, #412]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	2207      	movs	r2, #7
 8001b98:	4013      	ands	r3, r2
 8001b9a:	683a      	ldr	r2, [r7, #0]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d1ee      	bne.n	8001b7e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2202      	movs	r2, #2
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	d015      	beq.n	8001bd6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2204      	movs	r2, #4
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	d006      	beq.n	8001bc2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001bb4:	4b60      	ldr	r3, [pc, #384]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001bb6:	689a      	ldr	r2, [r3, #8]
 8001bb8:	4b5f      	ldr	r3, [pc, #380]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001bba:	21e0      	movs	r1, #224	; 0xe0
 8001bbc:	01c9      	lsls	r1, r1, #7
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bc2:	4b5d      	ldr	r3, [pc, #372]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	4a5d      	ldr	r2, [pc, #372]	; (8001d3c <HAL_RCC_ClockConfig+0x1fc>)
 8001bc8:	4013      	ands	r3, r2
 8001bca:	0019      	movs	r1, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689a      	ldr	r2, [r3, #8]
 8001bd0:	4b59      	ldr	r3, [pc, #356]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d057      	beq.n	8001c90 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d107      	bne.n	8001bf8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001be8:	4b53      	ldr	r3, [pc, #332]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	2380      	movs	r3, #128	; 0x80
 8001bee:	029b      	lsls	r3, r3, #10
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	d12b      	bne.n	8001c4c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e097      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d107      	bne.n	8001c10 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c00:	4b4d      	ldr	r3, [pc, #308]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	2380      	movs	r3, #128	; 0x80
 8001c06:	049b      	lsls	r3, r3, #18
 8001c08:	4013      	ands	r3, r2
 8001c0a:	d11f      	bne.n	8001c4c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e08b      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d107      	bne.n	8001c28 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c18:	4b47      	ldr	r3, [pc, #284]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	2380      	movs	r3, #128	; 0x80
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	4013      	ands	r3, r2
 8001c22:	d113      	bne.n	8001c4c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e07f      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	2b03      	cmp	r3, #3
 8001c2e:	d106      	bne.n	8001c3e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c30:	4b41      	ldr	r3, [pc, #260]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001c32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c34:	2202      	movs	r2, #2
 8001c36:	4013      	ands	r3, r2
 8001c38:	d108      	bne.n	8001c4c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e074      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c3e:	4b3e      	ldr	r3, [pc, #248]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001c40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c42:	2202      	movs	r2, #2
 8001c44:	4013      	ands	r3, r2
 8001c46:	d101      	bne.n	8001c4c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e06d      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c4c:	4b3a      	ldr	r3, [pc, #232]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	2207      	movs	r2, #7
 8001c52:	4393      	bics	r3, r2
 8001c54:	0019      	movs	r1, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685a      	ldr	r2, [r3, #4]
 8001c5a:	4b37      	ldr	r3, [pc, #220]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001c5c:	430a      	orrs	r2, r1
 8001c5e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c60:	f7ff f946 	bl	8000ef0 <HAL_GetTick>
 8001c64:	0003      	movs	r3, r0
 8001c66:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c68:	e009      	b.n	8001c7e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c6a:	f7ff f941 	bl	8000ef0 <HAL_GetTick>
 8001c6e:	0002      	movs	r2, r0
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	4a2f      	ldr	r2, [pc, #188]	; (8001d34 <HAL_RCC_ClockConfig+0x1f4>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d901      	bls.n	8001c7e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e054      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c7e:	4b2e      	ldr	r3, [pc, #184]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	2238      	movs	r2, #56	; 0x38
 8001c84:	401a      	ands	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	00db      	lsls	r3, r3, #3
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d1ec      	bne.n	8001c6a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c90:	4b27      	ldr	r3, [pc, #156]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2207      	movs	r2, #7
 8001c96:	4013      	ands	r3, r2
 8001c98:	683a      	ldr	r2, [r7, #0]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d21e      	bcs.n	8001cdc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c9e:	4b24      	ldr	r3, [pc, #144]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2207      	movs	r2, #7
 8001ca4:	4393      	bics	r3, r2
 8001ca6:	0019      	movs	r1, r3
 8001ca8:	4b21      	ldr	r3, [pc, #132]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001caa:	683a      	ldr	r2, [r7, #0]
 8001cac:	430a      	orrs	r2, r1
 8001cae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001cb0:	f7ff f91e 	bl	8000ef0 <HAL_GetTick>
 8001cb4:	0003      	movs	r3, r0
 8001cb6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001cb8:	e009      	b.n	8001cce <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cba:	f7ff f919 	bl	8000ef0 <HAL_GetTick>
 8001cbe:	0002      	movs	r2, r0
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	4a1b      	ldr	r2, [pc, #108]	; (8001d34 <HAL_RCC_ClockConfig+0x1f4>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e02c      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001cce:	4b18      	ldr	r3, [pc, #96]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2207      	movs	r2, #7
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	683a      	ldr	r2, [r7, #0]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d1ee      	bne.n	8001cba <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2204      	movs	r2, #4
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	d009      	beq.n	8001cfa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001ce6:	4b14      	ldr	r3, [pc, #80]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	4a15      	ldr	r2, [pc, #84]	; (8001d40 <HAL_RCC_ClockConfig+0x200>)
 8001cec:	4013      	ands	r3, r2
 8001cee:	0019      	movs	r1, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	68da      	ldr	r2, [r3, #12]
 8001cf4:	4b10      	ldr	r3, [pc, #64]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001cfa:	f000 f829 	bl	8001d50 <HAL_RCC_GetSysClockFreq>
 8001cfe:	0001      	movs	r1, r0
 8001d00:	4b0d      	ldr	r3, [pc, #52]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	0a1b      	lsrs	r3, r3, #8
 8001d06:	220f      	movs	r2, #15
 8001d08:	401a      	ands	r2, r3
 8001d0a:	4b0e      	ldr	r3, [pc, #56]	; (8001d44 <HAL_RCC_ClockConfig+0x204>)
 8001d0c:	0092      	lsls	r2, r2, #2
 8001d0e:	58d3      	ldr	r3, [r2, r3]
 8001d10:	221f      	movs	r2, #31
 8001d12:	4013      	ands	r3, r2
 8001d14:	000a      	movs	r2, r1
 8001d16:	40da      	lsrs	r2, r3
 8001d18:	4b0b      	ldr	r3, [pc, #44]	; (8001d48 <HAL_RCC_ClockConfig+0x208>)
 8001d1a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001d1c:	4b0b      	ldr	r3, [pc, #44]	; (8001d4c <HAL_RCC_ClockConfig+0x20c>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	0018      	movs	r0, r3
 8001d22:	f7ff f889 	bl	8000e38 <HAL_InitTick>
 8001d26:	0003      	movs	r3, r0
}
 8001d28:	0018      	movs	r0, r3
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	b004      	add	sp, #16
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40022000 	.word	0x40022000
 8001d34:	00001388 	.word	0x00001388
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	fffff0ff 	.word	0xfffff0ff
 8001d40:	ffff8fff 	.word	0xffff8fff
 8001d44:	080040a4 	.word	0x080040a4
 8001d48:	20000000 	.word	0x20000000
 8001d4c:	20000004 	.word	0x20000004

08001d50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d56:	4b3c      	ldr	r3, [pc, #240]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	2238      	movs	r2, #56	; 0x38
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	d10f      	bne.n	8001d80 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001d60:	4b39      	ldr	r3, [pc, #228]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	0adb      	lsrs	r3, r3, #11
 8001d66:	2207      	movs	r2, #7
 8001d68:	4013      	ands	r3, r2
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	409a      	lsls	r2, r3
 8001d6e:	0013      	movs	r3, r2
 8001d70:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001d72:	6839      	ldr	r1, [r7, #0]
 8001d74:	4835      	ldr	r0, [pc, #212]	; (8001e4c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001d76:	f7fe f9c5 	bl	8000104 <__udivsi3>
 8001d7a:	0003      	movs	r3, r0
 8001d7c:	613b      	str	r3, [r7, #16]
 8001d7e:	e05d      	b.n	8001e3c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d80:	4b31      	ldr	r3, [pc, #196]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	2238      	movs	r2, #56	; 0x38
 8001d86:	4013      	ands	r3, r2
 8001d88:	2b08      	cmp	r3, #8
 8001d8a:	d102      	bne.n	8001d92 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d8c:	4b30      	ldr	r3, [pc, #192]	; (8001e50 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	e054      	b.n	8001e3c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d92:	4b2d      	ldr	r3, [pc, #180]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	2238      	movs	r2, #56	; 0x38
 8001d98:	4013      	ands	r3, r2
 8001d9a:	2b10      	cmp	r3, #16
 8001d9c:	d138      	bne.n	8001e10 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001d9e:	4b2a      	ldr	r3, [pc, #168]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	2203      	movs	r2, #3
 8001da4:	4013      	ands	r3, r2
 8001da6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001da8:	4b27      	ldr	r3, [pc, #156]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	091b      	lsrs	r3, r3, #4
 8001dae:	2207      	movs	r2, #7
 8001db0:	4013      	ands	r3, r2
 8001db2:	3301      	adds	r3, #1
 8001db4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2b03      	cmp	r3, #3
 8001dba:	d10d      	bne.n	8001dd8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001dbc:	68b9      	ldr	r1, [r7, #8]
 8001dbe:	4824      	ldr	r0, [pc, #144]	; (8001e50 <HAL_RCC_GetSysClockFreq+0x100>)
 8001dc0:	f7fe f9a0 	bl	8000104 <__udivsi3>
 8001dc4:	0003      	movs	r3, r0
 8001dc6:	0019      	movs	r1, r3
 8001dc8:	4b1f      	ldr	r3, [pc, #124]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	0a1b      	lsrs	r3, r3, #8
 8001dce:	227f      	movs	r2, #127	; 0x7f
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	434b      	muls	r3, r1
 8001dd4:	617b      	str	r3, [r7, #20]
        break;
 8001dd6:	e00d      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001dd8:	68b9      	ldr	r1, [r7, #8]
 8001dda:	481c      	ldr	r0, [pc, #112]	; (8001e4c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001ddc:	f7fe f992 	bl	8000104 <__udivsi3>
 8001de0:	0003      	movs	r3, r0
 8001de2:	0019      	movs	r1, r3
 8001de4:	4b18      	ldr	r3, [pc, #96]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	0a1b      	lsrs	r3, r3, #8
 8001dea:	227f      	movs	r2, #127	; 0x7f
 8001dec:	4013      	ands	r3, r2
 8001dee:	434b      	muls	r3, r1
 8001df0:	617b      	str	r3, [r7, #20]
        break;
 8001df2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001df4:	4b14      	ldr	r3, [pc, #80]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	0f5b      	lsrs	r3, r3, #29
 8001dfa:	2207      	movs	r2, #7
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	3301      	adds	r3, #1
 8001e00:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001e02:	6879      	ldr	r1, [r7, #4]
 8001e04:	6978      	ldr	r0, [r7, #20]
 8001e06:	f7fe f97d 	bl	8000104 <__udivsi3>
 8001e0a:	0003      	movs	r3, r0
 8001e0c:	613b      	str	r3, [r7, #16]
 8001e0e:	e015      	b.n	8001e3c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001e10:	4b0d      	ldr	r3, [pc, #52]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	2238      	movs	r2, #56	; 0x38
 8001e16:	4013      	ands	r3, r2
 8001e18:	2b20      	cmp	r3, #32
 8001e1a:	d103      	bne.n	8001e24 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001e1c:	2380      	movs	r3, #128	; 0x80
 8001e1e:	021b      	lsls	r3, r3, #8
 8001e20:	613b      	str	r3, [r7, #16]
 8001e22:	e00b      	b.n	8001e3c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001e24:	4b08      	ldr	r3, [pc, #32]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	2238      	movs	r2, #56	; 0x38
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	2b18      	cmp	r3, #24
 8001e2e:	d103      	bne.n	8001e38 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001e30:	23fa      	movs	r3, #250	; 0xfa
 8001e32:	01db      	lsls	r3, r3, #7
 8001e34:	613b      	str	r3, [r7, #16]
 8001e36:	e001      	b.n	8001e3c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001e3c:	693b      	ldr	r3, [r7, #16]
}
 8001e3e:	0018      	movs	r0, r3
 8001e40:	46bd      	mov	sp, r7
 8001e42:	b006      	add	sp, #24
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	46c0      	nop			; (mov r8, r8)
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	00f42400 	.word	0x00f42400
 8001e50:	007a1200 	.word	0x007a1200

08001e54 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e58:	4b02      	ldr	r3, [pc, #8]	; (8001e64 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
}
 8001e5c:	0018      	movs	r0, r3
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	46c0      	nop			; (mov r8, r8)
 8001e64:	20000000 	.word	0x20000000

08001e68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e68:	b5b0      	push	{r4, r5, r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001e6c:	f7ff fff2 	bl	8001e54 <HAL_RCC_GetHCLKFreq>
 8001e70:	0004      	movs	r4, r0
 8001e72:	f7ff fb3f 	bl	80014f4 <LL_RCC_GetAPB1Prescaler>
 8001e76:	0003      	movs	r3, r0
 8001e78:	0b1a      	lsrs	r2, r3, #12
 8001e7a:	4b05      	ldr	r3, [pc, #20]	; (8001e90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e7c:	0092      	lsls	r2, r2, #2
 8001e7e:	58d3      	ldr	r3, [r2, r3]
 8001e80:	221f      	movs	r2, #31
 8001e82:	4013      	ands	r3, r2
 8001e84:	40dc      	lsrs	r4, r3
 8001e86:	0023      	movs	r3, r4
}
 8001e88:	0018      	movs	r0, r3
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bdb0      	pop	{r4, r5, r7, pc}
 8001e8e:	46c0      	nop			; (mov r8, r8)
 8001e90:	080040e4 	.word	0x080040e4

08001e94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001e9c:	2313      	movs	r3, #19
 8001e9e:	18fb      	adds	r3, r7, r3
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001ea4:	2312      	movs	r3, #18
 8001ea6:	18fb      	adds	r3, r7, r3
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	2380      	movs	r3, #128	; 0x80
 8001eb2:	029b      	lsls	r3, r3, #10
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	d100      	bne.n	8001eba <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001eb8:	e0a3      	b.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001eba:	2011      	movs	r0, #17
 8001ebc:	183b      	adds	r3, r7, r0
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ec2:	4ba5      	ldr	r3, [pc, #660]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ec4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ec6:	2380      	movs	r3, #128	; 0x80
 8001ec8:	055b      	lsls	r3, r3, #21
 8001eca:	4013      	ands	r3, r2
 8001ecc:	d110      	bne.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ece:	4ba2      	ldr	r3, [pc, #648]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ed0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ed2:	4ba1      	ldr	r3, [pc, #644]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ed4:	2180      	movs	r1, #128	; 0x80
 8001ed6:	0549      	lsls	r1, r1, #21
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	63da      	str	r2, [r3, #60]	; 0x3c
 8001edc:	4b9e      	ldr	r3, [pc, #632]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ede:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ee0:	2380      	movs	r3, #128	; 0x80
 8001ee2:	055b      	lsls	r3, r3, #21
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	60bb      	str	r3, [r7, #8]
 8001ee8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001eea:	183b      	adds	r3, r7, r0
 8001eec:	2201      	movs	r2, #1
 8001eee:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ef0:	4b9a      	ldr	r3, [pc, #616]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	4b99      	ldr	r3, [pc, #612]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001ef6:	2180      	movs	r1, #128	; 0x80
 8001ef8:	0049      	lsls	r1, r1, #1
 8001efa:	430a      	orrs	r2, r1
 8001efc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001efe:	f7fe fff7 	bl	8000ef0 <HAL_GetTick>
 8001f02:	0003      	movs	r3, r0
 8001f04:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f06:	e00b      	b.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f08:	f7fe fff2 	bl	8000ef0 <HAL_GetTick>
 8001f0c:	0002      	movs	r2, r0
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d904      	bls.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001f16:	2313      	movs	r3, #19
 8001f18:	18fb      	adds	r3, r7, r3
 8001f1a:	2203      	movs	r2, #3
 8001f1c:	701a      	strb	r2, [r3, #0]
        break;
 8001f1e:	e005      	b.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f20:	4b8e      	ldr	r3, [pc, #568]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	2380      	movs	r3, #128	; 0x80
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	4013      	ands	r3, r2
 8001f2a:	d0ed      	beq.n	8001f08 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001f2c:	2313      	movs	r3, #19
 8001f2e:	18fb      	adds	r3, r7, r3
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d154      	bne.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001f36:	4b88      	ldr	r3, [pc, #544]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f38:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f3a:	23c0      	movs	r3, #192	; 0xc0
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	4013      	ands	r3, r2
 8001f40:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d019      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4c:	697a      	ldr	r2, [r7, #20]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d014      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001f52:	4b81      	ldr	r3, [pc, #516]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f56:	4a82      	ldr	r2, [pc, #520]	; (8002160 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001f58:	4013      	ands	r3, r2
 8001f5a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f5c:	4b7e      	ldr	r3, [pc, #504]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f5e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f60:	4b7d      	ldr	r3, [pc, #500]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f62:	2180      	movs	r1, #128	; 0x80
 8001f64:	0249      	lsls	r1, r1, #9
 8001f66:	430a      	orrs	r2, r1
 8001f68:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001f6a:	4b7b      	ldr	r3, [pc, #492]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f6c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f6e:	4b7a      	ldr	r3, [pc, #488]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f70:	497c      	ldr	r1, [pc, #496]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8001f72:	400a      	ands	r2, r1
 8001f74:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001f76:	4b78      	ldr	r3, [pc, #480]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f78:	697a      	ldr	r2, [r7, #20]
 8001f7a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	2201      	movs	r2, #1
 8001f80:	4013      	ands	r3, r2
 8001f82:	d016      	beq.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f84:	f7fe ffb4 	bl	8000ef0 <HAL_GetTick>
 8001f88:	0003      	movs	r3, r0
 8001f8a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f8c:	e00c      	b.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f8e:	f7fe ffaf 	bl	8000ef0 <HAL_GetTick>
 8001f92:	0002      	movs	r2, r0
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	4a73      	ldr	r2, [pc, #460]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d904      	bls.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001f9e:	2313      	movs	r3, #19
 8001fa0:	18fb      	adds	r3, r7, r3
 8001fa2:	2203      	movs	r2, #3
 8001fa4:	701a      	strb	r2, [r3, #0]
            break;
 8001fa6:	e004      	b.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fa8:	4b6b      	ldr	r3, [pc, #428]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001faa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fac:	2202      	movs	r2, #2
 8001fae:	4013      	ands	r3, r2
 8001fb0:	d0ed      	beq.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001fb2:	2313      	movs	r3, #19
 8001fb4:	18fb      	adds	r3, r7, r3
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d10a      	bne.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001fbc:	4b66      	ldr	r3, [pc, #408]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fc0:	4a67      	ldr	r2, [pc, #412]	; (8002160 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	0019      	movs	r1, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001fca:	4b63      	ldr	r3, [pc, #396]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	65da      	str	r2, [r3, #92]	; 0x5c
 8001fd0:	e00c      	b.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001fd2:	2312      	movs	r3, #18
 8001fd4:	18fb      	adds	r3, r7, r3
 8001fd6:	2213      	movs	r2, #19
 8001fd8:	18ba      	adds	r2, r7, r2
 8001fda:	7812      	ldrb	r2, [r2, #0]
 8001fdc:	701a      	strb	r2, [r3, #0]
 8001fde:	e005      	b.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001fe0:	2312      	movs	r3, #18
 8001fe2:	18fb      	adds	r3, r7, r3
 8001fe4:	2213      	movs	r2, #19
 8001fe6:	18ba      	adds	r2, r7, r2
 8001fe8:	7812      	ldrb	r2, [r2, #0]
 8001fea:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001fec:	2311      	movs	r3, #17
 8001fee:	18fb      	adds	r3, r7, r3
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d105      	bne.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ff6:	4b58      	ldr	r3, [pc, #352]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ff8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ffa:	4b57      	ldr	r3, [pc, #348]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ffc:	495b      	ldr	r1, [pc, #364]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8001ffe:	400a      	ands	r2, r1
 8002000:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2201      	movs	r2, #1
 8002008:	4013      	ands	r3, r2
 800200a:	d009      	beq.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800200c:	4b52      	ldr	r3, [pc, #328]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800200e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002010:	2203      	movs	r2, #3
 8002012:	4393      	bics	r3, r2
 8002014:	0019      	movs	r1, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	685a      	ldr	r2, [r3, #4]
 800201a:	4b4f      	ldr	r3, [pc, #316]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800201c:	430a      	orrs	r2, r1
 800201e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2210      	movs	r2, #16
 8002026:	4013      	ands	r3, r2
 8002028:	d009      	beq.n	800203e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800202a:	4b4b      	ldr	r3, [pc, #300]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800202c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800202e:	4a50      	ldr	r2, [pc, #320]	; (8002170 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8002030:	4013      	ands	r3, r2
 8002032:	0019      	movs	r1, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	4b47      	ldr	r3, [pc, #284]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800203a:	430a      	orrs	r2, r1
 800203c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	2380      	movs	r3, #128	; 0x80
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	4013      	ands	r3, r2
 8002048:	d009      	beq.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800204a:	4b43      	ldr	r3, [pc, #268]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800204c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800204e:	4a49      	ldr	r2, [pc, #292]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002050:	4013      	ands	r3, r2
 8002052:	0019      	movs	r1, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	695a      	ldr	r2, [r3, #20]
 8002058:	4b3f      	ldr	r3, [pc, #252]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800205a:	430a      	orrs	r2, r1
 800205c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	2380      	movs	r3, #128	; 0x80
 8002064:	00db      	lsls	r3, r3, #3
 8002066:	4013      	ands	r3, r2
 8002068:	d009      	beq.n	800207e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800206a:	4b3b      	ldr	r3, [pc, #236]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800206c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800206e:	4a42      	ldr	r2, [pc, #264]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002070:	4013      	ands	r3, r2
 8002072:	0019      	movs	r1, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	699a      	ldr	r2, [r3, #24]
 8002078:	4b37      	ldr	r3, [pc, #220]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800207a:	430a      	orrs	r2, r1
 800207c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2220      	movs	r2, #32
 8002084:	4013      	ands	r3, r2
 8002086:	d009      	beq.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002088:	4b33      	ldr	r3, [pc, #204]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800208a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800208c:	4a3b      	ldr	r2, [pc, #236]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800208e:	4013      	ands	r3, r2
 8002090:	0019      	movs	r1, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	68da      	ldr	r2, [r3, #12]
 8002096:	4b30      	ldr	r3, [pc, #192]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002098:	430a      	orrs	r2, r1
 800209a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	2380      	movs	r3, #128	; 0x80
 80020a2:	01db      	lsls	r3, r3, #7
 80020a4:	4013      	ands	r3, r2
 80020a6:	d015      	beq.n	80020d4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80020a8:	4b2b      	ldr	r3, [pc, #172]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	0899      	lsrs	r1, r3, #2
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	69da      	ldr	r2, [r3, #28]
 80020b4:	4b28      	ldr	r3, [pc, #160]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020b6:	430a      	orrs	r2, r1
 80020b8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	69da      	ldr	r2, [r3, #28]
 80020be:	2380      	movs	r3, #128	; 0x80
 80020c0:	05db      	lsls	r3, r3, #23
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d106      	bne.n	80020d4 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80020c6:	4b24      	ldr	r3, [pc, #144]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020c8:	68da      	ldr	r2, [r3, #12]
 80020ca:	4b23      	ldr	r3, [pc, #140]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020cc:	2180      	movs	r1, #128	; 0x80
 80020ce:	0249      	lsls	r1, r1, #9
 80020d0:	430a      	orrs	r2, r1
 80020d2:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	2380      	movs	r3, #128	; 0x80
 80020da:	039b      	lsls	r3, r3, #14
 80020dc:	4013      	ands	r3, r2
 80020de:	d016      	beq.n	800210e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80020e0:	4b1d      	ldr	r3, [pc, #116]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020e4:	4a26      	ldr	r2, [pc, #152]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80020e6:	4013      	ands	r3, r2
 80020e8:	0019      	movs	r1, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a1a      	ldr	r2, [r3, #32]
 80020ee:	4b1a      	ldr	r3, [pc, #104]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020f0:	430a      	orrs	r2, r1
 80020f2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6a1a      	ldr	r2, [r3, #32]
 80020f8:	2380      	movs	r3, #128	; 0x80
 80020fa:	03db      	lsls	r3, r3, #15
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d106      	bne.n	800210e <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002100:	4b15      	ldr	r3, [pc, #84]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002102:	68da      	ldr	r2, [r3, #12]
 8002104:	4b14      	ldr	r3, [pc, #80]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002106:	2180      	movs	r1, #128	; 0x80
 8002108:	0449      	lsls	r1, r1, #17
 800210a:	430a      	orrs	r2, r1
 800210c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	2380      	movs	r3, #128	; 0x80
 8002114:	011b      	lsls	r3, r3, #4
 8002116:	4013      	ands	r3, r2
 8002118:	d016      	beq.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800211a:	4b0f      	ldr	r3, [pc, #60]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800211c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800211e:	4a19      	ldr	r2, [pc, #100]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002120:	4013      	ands	r3, r2
 8002122:	0019      	movs	r1, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	691a      	ldr	r2, [r3, #16]
 8002128:	4b0b      	ldr	r3, [pc, #44]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800212a:	430a      	orrs	r2, r1
 800212c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	691a      	ldr	r2, [r3, #16]
 8002132:	2380      	movs	r3, #128	; 0x80
 8002134:	01db      	lsls	r3, r3, #7
 8002136:	429a      	cmp	r2, r3
 8002138:	d106      	bne.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800213a:	4b07      	ldr	r3, [pc, #28]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800213c:	68da      	ldr	r2, [r3, #12]
 800213e:	4b06      	ldr	r3, [pc, #24]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002140:	2180      	movs	r1, #128	; 0x80
 8002142:	0249      	lsls	r1, r1, #9
 8002144:	430a      	orrs	r2, r1
 8002146:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002148:	2312      	movs	r3, #18
 800214a:	18fb      	adds	r3, r7, r3
 800214c:	781b      	ldrb	r3, [r3, #0]
}
 800214e:	0018      	movs	r0, r3
 8002150:	46bd      	mov	sp, r7
 8002152:	b006      	add	sp, #24
 8002154:	bd80      	pop	{r7, pc}
 8002156:	46c0      	nop			; (mov r8, r8)
 8002158:	40021000 	.word	0x40021000
 800215c:	40007000 	.word	0x40007000
 8002160:	fffffcff 	.word	0xfffffcff
 8002164:	fffeffff 	.word	0xfffeffff
 8002168:	00001388 	.word	0x00001388
 800216c:	efffffff 	.word	0xefffffff
 8002170:	fffff3ff 	.word	0xfffff3ff
 8002174:	fff3ffff 	.word	0xfff3ffff
 8002178:	ffcfffff 	.word	0xffcfffff
 800217c:	ffffcfff 	.word	0xffffcfff
 8002180:	ffbfffff 	.word	0xffbfffff
 8002184:	ffff3fff 	.word	0xffff3fff

08002188 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002188:	b5b0      	push	{r4, r5, r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002190:	230f      	movs	r3, #15
 8002192:	18fb      	adds	r3, r7, r3
 8002194:	2201      	movs	r2, #1
 8002196:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d100      	bne.n	80021a0 <HAL_RTC_Init+0x18>
 800219e:	e08c      	b.n	80022ba <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2229      	movs	r2, #41	; 0x29
 80021a4:	5c9b      	ldrb	r3, [r3, r2]
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d10b      	bne.n	80021c4 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2228      	movs	r2, #40	; 0x28
 80021b0:	2100      	movs	r1, #0
 80021b2:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2288      	movs	r2, #136	; 0x88
 80021b8:	0212      	lsls	r2, r2, #8
 80021ba:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	0018      	movs	r0, r3
 80021c0:	f7fe fcba 	bl	8000b38 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2229      	movs	r2, #41	; 0x29
 80021c8:	2102      	movs	r1, #2
 80021ca:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	2210      	movs	r2, #16
 80021d4:	4013      	ands	r3, r2
 80021d6:	2b10      	cmp	r3, #16
 80021d8:	d062      	beq.n	80022a0 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	22ca      	movs	r2, #202	; 0xca
 80021e0:	625a      	str	r2, [r3, #36]	; 0x24
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2253      	movs	r2, #83	; 0x53
 80021e8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80021ea:	250f      	movs	r5, #15
 80021ec:	197c      	adds	r4, r7, r5
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	0018      	movs	r0, r3
 80021f2:	f000 fb4a 	bl	800288a <RTC_EnterInitMode>
 80021f6:	0003      	movs	r3, r0
 80021f8:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80021fa:	0028      	movs	r0, r5
 80021fc:	183b      	adds	r3, r7, r0
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d12c      	bne.n	800225e <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	699a      	ldr	r2, [r3, #24]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	492e      	ldr	r1, [pc, #184]	; (80022c8 <HAL_RTC_Init+0x140>)
 8002210:	400a      	ands	r2, r1
 8002212:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	6999      	ldr	r1, [r3, #24]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	689a      	ldr	r2, [r3, #8]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	695b      	ldr	r3, [r3, #20]
 8002222:	431a      	orrs	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	69db      	ldr	r3, [r3, #28]
 8002228:	431a      	orrs	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	430a      	orrs	r2, r1
 8002230:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	6912      	ldr	r2, [r2, #16]
 800223a:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	6919      	ldr	r1, [r3, #16]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	68db      	ldr	r3, [r3, #12]
 8002246:	041a      	lsls	r2, r3, #16
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	430a      	orrs	r2, r1
 800224e:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8002250:	183c      	adds	r4, r7, r0
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	0018      	movs	r0, r3
 8002256:	f000 fb5b 	bl	8002910 <RTC_ExitInitMode>
 800225a:	0003      	movs	r3, r0
 800225c:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800225e:	230f      	movs	r3, #15
 8002260:	18fb      	adds	r3, r7, r3
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d116      	bne.n	8002296 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	699a      	ldr	r2, [r3, #24]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	00d2      	lsls	r2, r2, #3
 8002274:	08d2      	lsrs	r2, r2, #3
 8002276:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	6999      	ldr	r1, [r3, #24]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a1b      	ldr	r3, [r3, #32]
 8002286:	431a      	orrs	r2, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	431a      	orrs	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	430a      	orrs	r2, r1
 8002294:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	22ff      	movs	r2, #255	; 0xff
 800229c:	625a      	str	r2, [r3, #36]	; 0x24
 800229e:	e003      	b.n	80022a8 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80022a0:	230f      	movs	r3, #15
 80022a2:	18fb      	adds	r3, r7, r3
 80022a4:	2200      	movs	r2, #0
 80022a6:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 80022a8:	230f      	movs	r3, #15
 80022aa:	18fb      	adds	r3, r7, r3
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d103      	bne.n	80022ba <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2229      	movs	r2, #41	; 0x29
 80022b6:	2101      	movs	r1, #1
 80022b8:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80022ba:	230f      	movs	r3, #15
 80022bc:	18fb      	adds	r3, r7, r3
 80022be:	781b      	ldrb	r3, [r3, #0]
}
 80022c0:	0018      	movs	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	b004      	add	sp, #16
 80022c6:	bdb0      	pop	{r4, r5, r7, pc}
 80022c8:	fb8fffbf 	.word	0xfb8fffbf

080022cc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80022cc:	b5b0      	push	{r4, r5, r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2228      	movs	r2, #40	; 0x28
 80022dc:	5c9b      	ldrb	r3, [r3, r2]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d101      	bne.n	80022e6 <HAL_RTC_SetTime+0x1a>
 80022e2:	2302      	movs	r3, #2
 80022e4:	e092      	b.n	800240c <HAL_RTC_SetTime+0x140>
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2228      	movs	r2, #40	; 0x28
 80022ea:	2101      	movs	r1, #1
 80022ec:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2229      	movs	r2, #41	; 0x29
 80022f2:	2102      	movs	r1, #2
 80022f4:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	22ca      	movs	r2, #202	; 0xca
 80022fc:	625a      	str	r2, [r3, #36]	; 0x24
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2253      	movs	r2, #83	; 0x53
 8002304:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002306:	2513      	movs	r5, #19
 8002308:	197c      	adds	r4, r7, r5
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	0018      	movs	r0, r3
 800230e:	f000 fabc 	bl	800288a <RTC_EnterInitMode>
 8002312:	0003      	movs	r3, r0
 8002314:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8002316:	197b      	adds	r3, r7, r5
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d162      	bne.n	80023e4 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d125      	bne.n	8002370 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	699b      	ldr	r3, [r3, #24]
 800232a:	2240      	movs	r2, #64	; 0x40
 800232c:	4013      	ands	r3, r2
 800232e:	d102      	bne.n	8002336 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	2200      	movs	r2, #0
 8002334:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	0018      	movs	r0, r3
 800233c:	f000 fb2c 	bl	8002998 <RTC_ByteToBcd2>
 8002340:	0003      	movs	r3, r0
 8002342:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	785b      	ldrb	r3, [r3, #1]
 8002348:	0018      	movs	r0, r3
 800234a:	f000 fb25 	bl	8002998 <RTC_ByteToBcd2>
 800234e:	0003      	movs	r3, r0
 8002350:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002352:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	789b      	ldrb	r3, [r3, #2]
 8002358:	0018      	movs	r0, r3
 800235a:	f000 fb1d 	bl	8002998 <RTC_ByteToBcd2>
 800235e:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002360:	0022      	movs	r2, r4
 8002362:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	78db      	ldrb	r3, [r3, #3]
 8002368:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800236a:	4313      	orrs	r3, r2
 800236c:	617b      	str	r3, [r7, #20]
 800236e:	e017      	b.n	80023a0 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	699b      	ldr	r3, [r3, #24]
 8002376:	2240      	movs	r2, #64	; 0x40
 8002378:	4013      	ands	r3, r2
 800237a:	d102      	bne.n	8002382 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	2200      	movs	r2, #0
 8002380:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	785b      	ldrb	r3, [r3, #1]
 800238c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800238e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002390:	68ba      	ldr	r2, [r7, #8]
 8002392:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002394:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	78db      	ldrb	r3, [r3, #3]
 800239a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800239c:	4313      	orrs	r3, r2
 800239e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	697a      	ldr	r2, [r7, #20]
 80023a6:	491b      	ldr	r1, [pc, #108]	; (8002414 <HAL_RTC_SetTime+0x148>)
 80023a8:	400a      	ands	r2, r1
 80023aa:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	699a      	ldr	r2, [r3, #24]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4918      	ldr	r1, [pc, #96]	; (8002418 <HAL_RTC_SetTime+0x14c>)
 80023b8:	400a      	ands	r2, r1
 80023ba:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	6999      	ldr	r1, [r3, #24]
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	68da      	ldr	r2, [r3, #12]
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	431a      	orrs	r2, r3
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	430a      	orrs	r2, r1
 80023d2:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80023d4:	2313      	movs	r3, #19
 80023d6:	18fc      	adds	r4, r7, r3
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	0018      	movs	r0, r3
 80023dc:	f000 fa98 	bl	8002910 <RTC_ExitInitMode>
 80023e0:	0003      	movs	r3, r0
 80023e2:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	22ff      	movs	r2, #255	; 0xff
 80023ea:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 80023ec:	2313      	movs	r3, #19
 80023ee:	18fb      	adds	r3, r7, r3
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d103      	bne.n	80023fe <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2229      	movs	r2, #41	; 0x29
 80023fa:	2101      	movs	r1, #1
 80023fc:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	2228      	movs	r2, #40	; 0x28
 8002402:	2100      	movs	r1, #0
 8002404:	5499      	strb	r1, [r3, r2]

  return status;
 8002406:	2313      	movs	r3, #19
 8002408:	18fb      	adds	r3, r7, r3
 800240a:	781b      	ldrb	r3, [r3, #0]
}
 800240c:	0018      	movs	r0, r3
 800240e:	46bd      	mov	sp, r7
 8002410:	b006      	add	sp, #24
 8002412:	bdb0      	pop	{r4, r5, r7, pc}
 8002414:	007f7f7f 	.word	0x007f7f7f
 8002418:	fffbffff 	.word	0xfffbffff

0800241c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800241c:	b5b0      	push	{r4, r5, r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	60b9      	str	r1, [r7, #8]
 8002426:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2228      	movs	r2, #40	; 0x28
 800242c:	5c9b      	ldrb	r3, [r3, r2]
 800242e:	2b01      	cmp	r3, #1
 8002430:	d101      	bne.n	8002436 <HAL_RTC_SetDate+0x1a>
 8002432:	2302      	movs	r3, #2
 8002434:	e07e      	b.n	8002534 <HAL_RTC_SetDate+0x118>
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2228      	movs	r2, #40	; 0x28
 800243a:	2101      	movs	r1, #1
 800243c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2229      	movs	r2, #41	; 0x29
 8002442:	2102      	movs	r1, #2
 8002444:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d10e      	bne.n	800246a <HAL_RTC_SetDate+0x4e>
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	785b      	ldrb	r3, [r3, #1]
 8002450:	001a      	movs	r2, r3
 8002452:	2310      	movs	r3, #16
 8002454:	4013      	ands	r3, r2
 8002456:	d008      	beq.n	800246a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	785b      	ldrb	r3, [r3, #1]
 800245c:	2210      	movs	r2, #16
 800245e:	4393      	bics	r3, r2
 8002460:	b2db      	uxtb	r3, r3
 8002462:	330a      	adds	r3, #10
 8002464:	b2da      	uxtb	r2, r3
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d11c      	bne.n	80024aa <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	78db      	ldrb	r3, [r3, #3]
 8002474:	0018      	movs	r0, r3
 8002476:	f000 fa8f 	bl	8002998 <RTC_ByteToBcd2>
 800247a:	0003      	movs	r3, r0
 800247c:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	785b      	ldrb	r3, [r3, #1]
 8002482:	0018      	movs	r0, r3
 8002484:	f000 fa88 	bl	8002998 <RTC_ByteToBcd2>
 8002488:	0003      	movs	r3, r0
 800248a:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800248c:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	789b      	ldrb	r3, [r3, #2]
 8002492:	0018      	movs	r0, r3
 8002494:	f000 fa80 	bl	8002998 <RTC_ByteToBcd2>
 8002498:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800249a:	0022      	movs	r2, r4
 800249c:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80024a4:	4313      	orrs	r3, r2
 80024a6:	617b      	str	r3, [r7, #20]
 80024a8:	e00e      	b.n	80024c8 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	78db      	ldrb	r3, [r3, #3]
 80024ae:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	785b      	ldrb	r3, [r3, #1]
 80024b4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80024b6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 80024b8:	68ba      	ldr	r2, [r7, #8]
 80024ba:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80024bc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80024c4:	4313      	orrs	r3, r2
 80024c6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	22ca      	movs	r2, #202	; 0xca
 80024ce:	625a      	str	r2, [r3, #36]	; 0x24
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2253      	movs	r2, #83	; 0x53
 80024d6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80024d8:	2513      	movs	r5, #19
 80024da:	197c      	adds	r4, r7, r5
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	0018      	movs	r0, r3
 80024e0:	f000 f9d3 	bl	800288a <RTC_EnterInitMode>
 80024e4:	0003      	movs	r3, r0
 80024e6:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80024e8:	0028      	movs	r0, r5
 80024ea:	183b      	adds	r3, r7, r0
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d10c      	bne.n	800250c <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	697a      	ldr	r2, [r7, #20]
 80024f8:	4910      	ldr	r1, [pc, #64]	; (800253c <HAL_RTC_SetDate+0x120>)
 80024fa:	400a      	ands	r2, r1
 80024fc:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80024fe:	183c      	adds	r4, r7, r0
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	0018      	movs	r0, r3
 8002504:	f000 fa04 	bl	8002910 <RTC_ExitInitMode>
 8002508:	0003      	movs	r3, r0
 800250a:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	22ff      	movs	r2, #255	; 0xff
 8002512:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8002514:	2313      	movs	r3, #19
 8002516:	18fb      	adds	r3, r7, r3
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d103      	bne.n	8002526 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2229      	movs	r2, #41	; 0x29
 8002522:	2101      	movs	r1, #1
 8002524:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2228      	movs	r2, #40	; 0x28
 800252a:	2100      	movs	r1, #0
 800252c:	5499      	strb	r1, [r3, r2]

  return status;
 800252e:	2313      	movs	r3, #19
 8002530:	18fb      	adds	r3, r7, r3
 8002532:	781b      	ldrb	r3, [r3, #0]
}
 8002534:	0018      	movs	r0, r3
 8002536:	46bd      	mov	sp, r7
 8002538:	b006      	add	sp, #24
 800253a:	bdb0      	pop	{r4, r5, r7, pc}
 800253c:	00ffff3f 	.word	0x00ffff3f

08002540 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8002540:	b590      	push	{r4, r7, lr}
 8002542:	b089      	sub	sp, #36	; 0x24
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2228      	movs	r2, #40	; 0x28
 8002550:	5c9b      	ldrb	r3, [r3, r2]
 8002552:	2b01      	cmp	r3, #1
 8002554:	d101      	bne.n	800255a <HAL_RTC_SetAlarm_IT+0x1a>
 8002556:	2302      	movs	r3, #2
 8002558:	e127      	b.n	80027aa <HAL_RTC_SetAlarm_IT+0x26a>
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2228      	movs	r2, #40	; 0x28
 800255e:	2101      	movs	r1, #1
 8002560:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2229      	movs	r2, #41	; 0x29
 8002566:	2102      	movs	r1, #2
 8002568:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d136      	bne.n	80025de <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	699b      	ldr	r3, [r3, #24]
 8002576:	2240      	movs	r2, #64	; 0x40
 8002578:	4013      	ands	r3, r2
 800257a:	d102      	bne.n	8002582 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	2200      	movs	r2, #0
 8002580:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	0018      	movs	r0, r3
 8002588:	f000 fa06 	bl	8002998 <RTC_ByteToBcd2>
 800258c:	0003      	movs	r3, r0
 800258e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	785b      	ldrb	r3, [r3, #1]
 8002594:	0018      	movs	r0, r3
 8002596:	f000 f9ff 	bl	8002998 <RTC_ByteToBcd2>
 800259a:	0003      	movs	r3, r0
 800259c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800259e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	789b      	ldrb	r3, [r3, #2]
 80025a4:	0018      	movs	r0, r3
 80025a6:	f000 f9f7 	bl	8002998 <RTC_ByteToBcd2>
 80025aa:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80025ac:	0022      	movs	r2, r4
 80025ae:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	78db      	ldrb	r3, [r3, #3]
 80025b4:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80025b6:	431a      	orrs	r2, r3
 80025b8:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	2220      	movs	r2, #32
 80025be:	5c9b      	ldrb	r3, [r3, r2]
 80025c0:	0018      	movs	r0, r3
 80025c2:	f000 f9e9 	bl	8002998 <RTC_ByteToBcd2>
 80025c6:	0003      	movs	r3, r0
 80025c8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80025ca:	0022      	movs	r2, r4
 80025cc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80025d2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80025d8:	4313      	orrs	r3, r2
 80025da:	61fb      	str	r3, [r7, #28]
 80025dc:	e022      	b.n	8002624 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	2240      	movs	r2, #64	; 0x40
 80025e6:	4013      	ands	r3, r2
 80025e8:	d102      	bne.n	80025f0 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	2200      	movs	r2, #0
 80025ee:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	785b      	ldrb	r3, [r3, #1]
 80025fa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80025fc:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80025fe:	68ba      	ldr	r2, [r7, #8]
 8002600:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002602:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	78db      	ldrb	r3, [r3, #3]
 8002608:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800260a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	2120      	movs	r1, #32
 8002610:	5c5b      	ldrb	r3, [r3, r1]
 8002612:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8002614:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800261a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002620:	4313      	orrs	r3, r2
 8002622:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	685a      	ldr	r2, [r3, #4]
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	699b      	ldr	r3, [r3, #24]
 800262c:	4313      	orrs	r3, r2
 800262e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	22ca      	movs	r2, #202	; 0xca
 8002636:	625a      	str	r2, [r3, #36]	; 0x24
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2253      	movs	r2, #83	; 0x53
 800263e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002644:	2380      	movs	r3, #128	; 0x80
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	429a      	cmp	r2, r3
 800264a:	d14c      	bne.n	80026e6 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	699a      	ldr	r2, [r3, #24]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4957      	ldr	r1, [pc, #348]	; (80027b4 <HAL_RTC_SetAlarm_IT+0x274>)
 8002658:	400a      	ands	r2, r1
 800265a:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2101      	movs	r1, #1
 8002668:	430a      	orrs	r2, r1
 800266a:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 800266c:	f7fe fc40 	bl	8000ef0 <HAL_GetTick>
 8002670:	0003      	movs	r3, r0
 8002672:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002674:	e016      	b.n	80026a4 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002676:	f7fe fc3b 	bl	8000ef0 <HAL_GetTick>
 800267a:	0002      	movs	r2, r0
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	1ad2      	subs	r2, r2, r3
 8002680:	23fa      	movs	r3, #250	; 0xfa
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	429a      	cmp	r2, r3
 8002686:	d90d      	bls.n	80026a4 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	22ff      	movs	r2, #255	; 0xff
 800268e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2229      	movs	r2, #41	; 0x29
 8002694:	2103      	movs	r1, #3
 8002696:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2228      	movs	r2, #40	; 0x28
 800269c:	2100      	movs	r1, #0
 800269e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e082      	b.n	80027aa <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	2201      	movs	r2, #1
 80026ac:	4013      	ands	r3, r2
 80026ae:	d0e2      	beq.n	8002676 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	69fa      	ldr	r2, [r7, #28]
 80026b6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	69ba      	ldr	r2, [r7, #24]
 80026be:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	699a      	ldr	r2, [r3, #24]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2180      	movs	r1, #128	; 0x80
 80026cc:	0049      	lsls	r1, r1, #1
 80026ce:	430a      	orrs	r2, r1
 80026d0:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	699a      	ldr	r2, [r3, #24]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2180      	movs	r1, #128	; 0x80
 80026de:	0149      	lsls	r1, r1, #5
 80026e0:	430a      	orrs	r2, r1
 80026e2:	619a      	str	r2, [r3, #24]
 80026e4:	e04b      	b.n	800277e <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	699a      	ldr	r2, [r3, #24]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4931      	ldr	r1, [pc, #196]	; (80027b8 <HAL_RTC_SetAlarm_IT+0x278>)
 80026f2:	400a      	ands	r2, r1
 80026f4:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2102      	movs	r1, #2
 8002702:	430a      	orrs	r2, r1
 8002704:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8002706:	f7fe fbf3 	bl	8000ef0 <HAL_GetTick>
 800270a:	0003      	movs	r3, r0
 800270c:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800270e:	e016      	b.n	800273e <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002710:	f7fe fbee 	bl	8000ef0 <HAL_GetTick>
 8002714:	0002      	movs	r2, r0
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	1ad2      	subs	r2, r2, r3
 800271a:	23fa      	movs	r3, #250	; 0xfa
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	429a      	cmp	r2, r3
 8002720:	d90d      	bls.n	800273e <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	22ff      	movs	r2, #255	; 0xff
 8002728:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2229      	movs	r2, #41	; 0x29
 800272e:	2103      	movs	r1, #3
 8002730:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2228      	movs	r2, #40	; 0x28
 8002736:	2100      	movs	r1, #0
 8002738:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e035      	b.n	80027aa <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	2202      	movs	r2, #2
 8002746:	4013      	ands	r3, r2
 8002748:	d0e2      	beq.n	8002710 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	69fa      	ldr	r2, [r7, #28]
 8002750:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	699a      	ldr	r2, [r3, #24]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2180      	movs	r1, #128	; 0x80
 8002766:	0089      	lsls	r1, r1, #2
 8002768:	430a      	orrs	r2, r1
 800276a:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	699a      	ldr	r2, [r3, #24]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2180      	movs	r1, #128	; 0x80
 8002778:	0189      	lsls	r1, r1, #6
 800277a:	430a      	orrs	r2, r1
 800277c:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800277e:	4a0f      	ldr	r2, [pc, #60]	; (80027bc <HAL_RTC_SetAlarm_IT+0x27c>)
 8002780:	2380      	movs	r3, #128	; 0x80
 8002782:	58d3      	ldr	r3, [r2, r3]
 8002784:	490d      	ldr	r1, [pc, #52]	; (80027bc <HAL_RTC_SetAlarm_IT+0x27c>)
 8002786:	2280      	movs	r2, #128	; 0x80
 8002788:	0312      	lsls	r2, r2, #12
 800278a:	4313      	orrs	r3, r2
 800278c:	2280      	movs	r2, #128	; 0x80
 800278e:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	22ff      	movs	r2, #255	; 0xff
 8002796:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2229      	movs	r2, #41	; 0x29
 800279c:	2101      	movs	r1, #1
 800279e:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2228      	movs	r2, #40	; 0x28
 80027a4:	2100      	movs	r1, #0
 80027a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	0018      	movs	r0, r3
 80027ac:	46bd      	mov	sp, r7
 80027ae:	b009      	add	sp, #36	; 0x24
 80027b0:	bd90      	pop	{r4, r7, pc}
 80027b2:	46c0      	nop			; (mov r8, r8)
 80027b4:	fffffeff 	.word	0xfffffeff
 80027b8:	fffffdff 	.word	0xfffffdff
 80027bc:	40021800 	.word	0x40021800

080027c0 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	699a      	ldr	r2, [r3, #24]
 80027ce:	2380      	movs	r3, #128	; 0x80
 80027d0:	015b      	lsls	r3, r3, #5
 80027d2:	4013      	ands	r3, r2
 80027d4:	d011      	beq.n	80027fa <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027dc:	2201      	movs	r2, #1
 80027de:	4013      	ands	r3, r2
 80027e0:	d00b      	beq.n	80027fa <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2101      	movs	r1, #1
 80027ee:	430a      	orrs	r2, r1
 80027f0:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	0018      	movs	r0, r3
 80027f6:	f7fe f96d 	bl	8000ad4 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	699a      	ldr	r2, [r3, #24]
 8002800:	2380      	movs	r3, #128	; 0x80
 8002802:	019b      	lsls	r3, r3, #6
 8002804:	4013      	ands	r3, r2
 8002806:	d011      	beq.n	800282c <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800280e:	2202      	movs	r2, #2
 8002810:	4013      	ands	r3, r2
 8002812:	d00b      	beq.n	800282c <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2102      	movs	r1, #2
 8002820:	430a      	orrs	r2, r1
 8002822:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	0018      	movs	r0, r3
 8002828:	f000 f8de 	bl	80029e8 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2229      	movs	r2, #41	; 0x29
 8002830:	2101      	movs	r1, #1
 8002832:	5499      	strb	r1, [r3, r2]
}
 8002834:	46c0      	nop			; (mov r8, r8)
 8002836:	46bd      	mov	sp, r7
 8002838:	b002      	add	sp, #8
 800283a:	bd80      	pop	{r7, pc}

0800283c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68da      	ldr	r2, [r3, #12]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	21a0      	movs	r1, #160	; 0xa0
 8002850:	438a      	bics	r2, r1
 8002852:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8002854:	f7fe fb4c 	bl	8000ef0 <HAL_GetTick>
 8002858:	0003      	movs	r3, r0
 800285a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800285c:	e00a      	b.n	8002874 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800285e:	f7fe fb47 	bl	8000ef0 <HAL_GetTick>
 8002862:	0002      	movs	r2, r0
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	1ad2      	subs	r2, r2, r3
 8002868:	23fa      	movs	r3, #250	; 0xfa
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	429a      	cmp	r2, r3
 800286e:	d901      	bls.n	8002874 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e006      	b.n	8002882 <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	2220      	movs	r2, #32
 800287c:	4013      	ands	r3, r2
 800287e:	d0ee      	beq.n	800285e <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8002880:	2300      	movs	r3, #0
}
 8002882:	0018      	movs	r0, r3
 8002884:	46bd      	mov	sp, r7
 8002886:	b004      	add	sp, #16
 8002888:	bd80      	pop	{r7, pc}

0800288a <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b084      	sub	sp, #16
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8002892:	230f      	movs	r3, #15
 8002894:	18fb      	adds	r3, r7, r3
 8002896:	2200      	movs	r2, #0
 8002898:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	2240      	movs	r2, #64	; 0x40
 80028a2:	4013      	ands	r3, r2
 80028a4:	d12c      	bne.n	8002900 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	68da      	ldr	r2, [r3, #12]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2180      	movs	r1, #128	; 0x80
 80028b2:	430a      	orrs	r2, r1
 80028b4:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80028b6:	f7fe fb1b 	bl	8000ef0 <HAL_GetTick>
 80028ba:	0003      	movs	r3, r0
 80028bc:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80028be:	e014      	b.n	80028ea <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80028c0:	f7fe fb16 	bl	8000ef0 <HAL_GetTick>
 80028c4:	0002      	movs	r2, r0
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	1ad2      	subs	r2, r2, r3
 80028ca:	200f      	movs	r0, #15
 80028cc:	183b      	adds	r3, r7, r0
 80028ce:	1839      	adds	r1, r7, r0
 80028d0:	7809      	ldrb	r1, [r1, #0]
 80028d2:	7019      	strb	r1, [r3, #0]
 80028d4:	23fa      	movs	r3, #250	; 0xfa
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	429a      	cmp	r2, r3
 80028da:	d906      	bls.n	80028ea <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 80028dc:	183b      	adds	r3, r7, r0
 80028de:	2203      	movs	r2, #3
 80028e0:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2229      	movs	r2, #41	; 0x29
 80028e6:	2103      	movs	r1, #3
 80028e8:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	2240      	movs	r2, #64	; 0x40
 80028f2:	4013      	ands	r3, r2
 80028f4:	d104      	bne.n	8002900 <RTC_EnterInitMode+0x76>
 80028f6:	230f      	movs	r3, #15
 80028f8:	18fb      	adds	r3, r7, r3
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b03      	cmp	r3, #3
 80028fe:	d1df      	bne.n	80028c0 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002900:	230f      	movs	r3, #15
 8002902:	18fb      	adds	r3, r7, r3
 8002904:	781b      	ldrb	r3, [r3, #0]
}
 8002906:	0018      	movs	r0, r3
 8002908:	46bd      	mov	sp, r7
 800290a:	b004      	add	sp, #16
 800290c:	bd80      	pop	{r7, pc}
	...

08002910 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002910:	b590      	push	{r4, r7, lr}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002918:	240f      	movs	r4, #15
 800291a:	193b      	adds	r3, r7, r4
 800291c:	2200      	movs	r2, #0
 800291e:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8002920:	4b1c      	ldr	r3, [pc, #112]	; (8002994 <RTC_ExitInitMode+0x84>)
 8002922:	68da      	ldr	r2, [r3, #12]
 8002924:	4b1b      	ldr	r3, [pc, #108]	; (8002994 <RTC_ExitInitMode+0x84>)
 8002926:	2180      	movs	r1, #128	; 0x80
 8002928:	438a      	bics	r2, r1
 800292a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800292c:	4b19      	ldr	r3, [pc, #100]	; (8002994 <RTC_ExitInitMode+0x84>)
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	2220      	movs	r2, #32
 8002932:	4013      	ands	r3, r2
 8002934:	d10d      	bne.n	8002952 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	0018      	movs	r0, r3
 800293a:	f7ff ff7f 	bl	800283c <HAL_RTC_WaitForSynchro>
 800293e:	1e03      	subs	r3, r0, #0
 8002940:	d021      	beq.n	8002986 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2229      	movs	r2, #41	; 0x29
 8002946:	2103      	movs	r1, #3
 8002948:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800294a:	193b      	adds	r3, r7, r4
 800294c:	2203      	movs	r2, #3
 800294e:	701a      	strb	r2, [r3, #0]
 8002950:	e019      	b.n	8002986 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002952:	4b10      	ldr	r3, [pc, #64]	; (8002994 <RTC_ExitInitMode+0x84>)
 8002954:	699a      	ldr	r2, [r3, #24]
 8002956:	4b0f      	ldr	r3, [pc, #60]	; (8002994 <RTC_ExitInitMode+0x84>)
 8002958:	2120      	movs	r1, #32
 800295a:	438a      	bics	r2, r1
 800295c:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	0018      	movs	r0, r3
 8002962:	f7ff ff6b 	bl	800283c <HAL_RTC_WaitForSynchro>
 8002966:	1e03      	subs	r3, r0, #0
 8002968:	d007      	beq.n	800297a <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2229      	movs	r2, #41	; 0x29
 800296e:	2103      	movs	r1, #3
 8002970:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8002972:	230f      	movs	r3, #15
 8002974:	18fb      	adds	r3, r7, r3
 8002976:	2203      	movs	r2, #3
 8002978:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800297a:	4b06      	ldr	r3, [pc, #24]	; (8002994 <RTC_ExitInitMode+0x84>)
 800297c:	699a      	ldr	r2, [r3, #24]
 800297e:	4b05      	ldr	r3, [pc, #20]	; (8002994 <RTC_ExitInitMode+0x84>)
 8002980:	2120      	movs	r1, #32
 8002982:	430a      	orrs	r2, r1
 8002984:	619a      	str	r2, [r3, #24]
  }

  return status;
 8002986:	230f      	movs	r3, #15
 8002988:	18fb      	adds	r3, r7, r3
 800298a:	781b      	ldrb	r3, [r3, #0]
}
 800298c:	0018      	movs	r0, r3
 800298e:	46bd      	mov	sp, r7
 8002990:	b005      	add	sp, #20
 8002992:	bd90      	pop	{r4, r7, pc}
 8002994:	40002800 	.word	0x40002800

08002998 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	0002      	movs	r2, r0
 80029a0:	1dfb      	adds	r3, r7, #7
 80029a2:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80029a4:	2300      	movs	r3, #0
 80029a6:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80029a8:	230b      	movs	r3, #11
 80029aa:	18fb      	adds	r3, r7, r3
 80029ac:	1dfa      	adds	r2, r7, #7
 80029ae:	7812      	ldrb	r2, [r2, #0]
 80029b0:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 80029b2:	e008      	b.n	80029c6 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	3301      	adds	r3, #1
 80029b8:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 80029ba:	220b      	movs	r2, #11
 80029bc:	18bb      	adds	r3, r7, r2
 80029be:	18ba      	adds	r2, r7, r2
 80029c0:	7812      	ldrb	r2, [r2, #0]
 80029c2:	3a0a      	subs	r2, #10
 80029c4:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 80029c6:	210b      	movs	r1, #11
 80029c8:	187b      	adds	r3, r7, r1
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	2b09      	cmp	r3, #9
 80029ce:	d8f1      	bhi.n	80029b4 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	011b      	lsls	r3, r3, #4
 80029d6:	b2da      	uxtb	r2, r3
 80029d8:	187b      	adds	r3, r7, r1
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	4313      	orrs	r3, r2
 80029de:	b2db      	uxtb	r3, r3
}
 80029e0:	0018      	movs	r0, r3
 80029e2:	46bd      	mov	sp, r7
 80029e4:	b004      	add	sp, #16
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80029f0:	46c0      	nop			; (mov r8, r8)
 80029f2:	46bd      	mov	sp, r7
 80029f4:	b002      	add	sp, #8
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d101      	bne.n	8002a0a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e04a      	b.n	8002aa0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	223d      	movs	r2, #61	; 0x3d
 8002a0e:	5c9b      	ldrb	r3, [r3, r2]
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d107      	bne.n	8002a26 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	223c      	movs	r2, #60	; 0x3c
 8002a1a:	2100      	movs	r1, #0
 8002a1c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	0018      	movs	r0, r3
 8002a22:	f7fe f8cf 	bl	8000bc4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	223d      	movs	r2, #61	; 0x3d
 8002a2a:	2102      	movs	r1, #2
 8002a2c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	3304      	adds	r3, #4
 8002a36:	0019      	movs	r1, r3
 8002a38:	0010      	movs	r0, r2
 8002a3a:	f000 fa13 	bl	8002e64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2248      	movs	r2, #72	; 0x48
 8002a42:	2101      	movs	r1, #1
 8002a44:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	223e      	movs	r2, #62	; 0x3e
 8002a4a:	2101      	movs	r1, #1
 8002a4c:	5499      	strb	r1, [r3, r2]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	223f      	movs	r2, #63	; 0x3f
 8002a52:	2101      	movs	r1, #1
 8002a54:	5499      	strb	r1, [r3, r2]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2240      	movs	r2, #64	; 0x40
 8002a5a:	2101      	movs	r1, #1
 8002a5c:	5499      	strb	r1, [r3, r2]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2241      	movs	r2, #65	; 0x41
 8002a62:	2101      	movs	r1, #1
 8002a64:	5499      	strb	r1, [r3, r2]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2242      	movs	r2, #66	; 0x42
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	5499      	strb	r1, [r3, r2]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2243      	movs	r2, #67	; 0x43
 8002a72:	2101      	movs	r1, #1
 8002a74:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2244      	movs	r2, #68	; 0x44
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	5499      	strb	r1, [r3, r2]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2245      	movs	r2, #69	; 0x45
 8002a82:	2101      	movs	r1, #1
 8002a84:	5499      	strb	r1, [r3, r2]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2246      	movs	r2, #70	; 0x46
 8002a8a:	2101      	movs	r1, #1
 8002a8c:	5499      	strb	r1, [r3, r2]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2247      	movs	r2, #71	; 0x47
 8002a92:	2101      	movs	r1, #1
 8002a94:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	223d      	movs	r2, #61	; 0x3d
 8002a9a:	2101      	movs	r1, #1
 8002a9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	0018      	movs	r0, r3
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	b002      	add	sp, #8
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d108      	bne.n	8002aca <HAL_TIM_PWM_Start+0x22>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	223e      	movs	r2, #62	; 0x3e
 8002abc:	5c9b      	ldrb	r3, [r3, r2]
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	1e5a      	subs	r2, r3, #1
 8002ac4:	4193      	sbcs	r3, r2
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	e037      	b.n	8002b3a <HAL_TIM_PWM_Start+0x92>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	2b04      	cmp	r3, #4
 8002ace:	d108      	bne.n	8002ae2 <HAL_TIM_PWM_Start+0x3a>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	223f      	movs	r2, #63	; 0x3f
 8002ad4:	5c9b      	ldrb	r3, [r3, r2]
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	1e5a      	subs	r2, r3, #1
 8002adc:	4193      	sbcs	r3, r2
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	e02b      	b.n	8002b3a <HAL_TIM_PWM_Start+0x92>
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	2b08      	cmp	r3, #8
 8002ae6:	d108      	bne.n	8002afa <HAL_TIM_PWM_Start+0x52>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2240      	movs	r2, #64	; 0x40
 8002aec:	5c9b      	ldrb	r3, [r3, r2]
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	3b01      	subs	r3, #1
 8002af2:	1e5a      	subs	r2, r3, #1
 8002af4:	4193      	sbcs	r3, r2
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	e01f      	b.n	8002b3a <HAL_TIM_PWM_Start+0x92>
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	2b0c      	cmp	r3, #12
 8002afe:	d108      	bne.n	8002b12 <HAL_TIM_PWM_Start+0x6a>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2241      	movs	r2, #65	; 0x41
 8002b04:	5c9b      	ldrb	r3, [r3, r2]
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	1e5a      	subs	r2, r3, #1
 8002b0c:	4193      	sbcs	r3, r2
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	e013      	b.n	8002b3a <HAL_TIM_PWM_Start+0x92>
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	2b10      	cmp	r3, #16
 8002b16:	d108      	bne.n	8002b2a <HAL_TIM_PWM_Start+0x82>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2242      	movs	r2, #66	; 0x42
 8002b1c:	5c9b      	ldrb	r3, [r3, r2]
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	3b01      	subs	r3, #1
 8002b22:	1e5a      	subs	r2, r3, #1
 8002b24:	4193      	sbcs	r3, r2
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	e007      	b.n	8002b3a <HAL_TIM_PWM_Start+0x92>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2243      	movs	r2, #67	; 0x43
 8002b2e:	5c9b      	ldrb	r3, [r3, r2]
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	3b01      	subs	r3, #1
 8002b34:	1e5a      	subs	r2, r3, #1
 8002b36:	4193      	sbcs	r3, r2
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e081      	b.n	8002c46 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d104      	bne.n	8002b52 <HAL_TIM_PWM_Start+0xaa>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	223e      	movs	r2, #62	; 0x3e
 8002b4c:	2102      	movs	r1, #2
 8002b4e:	5499      	strb	r1, [r3, r2]
 8002b50:	e023      	b.n	8002b9a <HAL_TIM_PWM_Start+0xf2>
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	2b04      	cmp	r3, #4
 8002b56:	d104      	bne.n	8002b62 <HAL_TIM_PWM_Start+0xba>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	223f      	movs	r2, #63	; 0x3f
 8002b5c:	2102      	movs	r1, #2
 8002b5e:	5499      	strb	r1, [r3, r2]
 8002b60:	e01b      	b.n	8002b9a <HAL_TIM_PWM_Start+0xf2>
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	2b08      	cmp	r3, #8
 8002b66:	d104      	bne.n	8002b72 <HAL_TIM_PWM_Start+0xca>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2240      	movs	r2, #64	; 0x40
 8002b6c:	2102      	movs	r1, #2
 8002b6e:	5499      	strb	r1, [r3, r2]
 8002b70:	e013      	b.n	8002b9a <HAL_TIM_PWM_Start+0xf2>
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	2b0c      	cmp	r3, #12
 8002b76:	d104      	bne.n	8002b82 <HAL_TIM_PWM_Start+0xda>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2241      	movs	r2, #65	; 0x41
 8002b7c:	2102      	movs	r1, #2
 8002b7e:	5499      	strb	r1, [r3, r2]
 8002b80:	e00b      	b.n	8002b9a <HAL_TIM_PWM_Start+0xf2>
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	2b10      	cmp	r3, #16
 8002b86:	d104      	bne.n	8002b92 <HAL_TIM_PWM_Start+0xea>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2242      	movs	r2, #66	; 0x42
 8002b8c:	2102      	movs	r1, #2
 8002b8e:	5499      	strb	r1, [r3, r2]
 8002b90:	e003      	b.n	8002b9a <HAL_TIM_PWM_Start+0xf2>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2243      	movs	r2, #67	; 0x43
 8002b96:	2102      	movs	r1, #2
 8002b98:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	6839      	ldr	r1, [r7, #0]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	0018      	movs	r0, r3
 8002ba4:	f000 fc70 	bl	8003488 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a28      	ldr	r2, [pc, #160]	; (8002c50 <HAL_TIM_PWM_Start+0x1a8>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d009      	beq.n	8002bc6 <HAL_TIM_PWM_Start+0x11e>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a27      	ldr	r2, [pc, #156]	; (8002c54 <HAL_TIM_PWM_Start+0x1ac>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d004      	beq.n	8002bc6 <HAL_TIM_PWM_Start+0x11e>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a25      	ldr	r2, [pc, #148]	; (8002c58 <HAL_TIM_PWM_Start+0x1b0>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d101      	bne.n	8002bca <HAL_TIM_PWM_Start+0x122>
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e000      	b.n	8002bcc <HAL_TIM_PWM_Start+0x124>
 8002bca:	2300      	movs	r3, #0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d008      	beq.n	8002be2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2180      	movs	r1, #128	; 0x80
 8002bdc:	0209      	lsls	r1, r1, #8
 8002bde:	430a      	orrs	r2, r1
 8002be0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a1a      	ldr	r2, [pc, #104]	; (8002c50 <HAL_TIM_PWM_Start+0x1a8>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d00a      	beq.n	8002c02 <HAL_TIM_PWM_Start+0x15a>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	2380      	movs	r3, #128	; 0x80
 8002bf2:	05db      	lsls	r3, r3, #23
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d004      	beq.n	8002c02 <HAL_TIM_PWM_Start+0x15a>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a17      	ldr	r2, [pc, #92]	; (8002c5c <HAL_TIM_PWM_Start+0x1b4>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d116      	bne.n	8002c30 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	4a15      	ldr	r2, [pc, #84]	; (8002c60 <HAL_TIM_PWM_Start+0x1b8>)
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2b06      	cmp	r3, #6
 8002c12:	d016      	beq.n	8002c42 <HAL_TIM_PWM_Start+0x19a>
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	2380      	movs	r3, #128	; 0x80
 8002c18:	025b      	lsls	r3, r3, #9
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d011      	beq.n	8002c42 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2101      	movs	r1, #1
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c2e:	e008      	b.n	8002c42 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	601a      	str	r2, [r3, #0]
 8002c40:	e000      	b.n	8002c44 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c42:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	0018      	movs	r0, r3
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	b004      	add	sp, #16
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	46c0      	nop			; (mov r8, r8)
 8002c50:	40012c00 	.word	0x40012c00
 8002c54:	40014400 	.word	0x40014400
 8002c58:	40014800 	.word	0x40014800
 8002c5c:	40000400 	.word	0x40000400
 8002c60:	00010007 	.word	0x00010007

08002c64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b086      	sub	sp, #24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c70:	2317      	movs	r3, #23
 8002c72:	18fb      	adds	r3, r7, r3
 8002c74:	2200      	movs	r2, #0
 8002c76:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	223c      	movs	r2, #60	; 0x3c
 8002c7c:	5c9b      	ldrb	r3, [r3, r2]
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d101      	bne.n	8002c86 <HAL_TIM_PWM_ConfigChannel+0x22>
 8002c82:	2302      	movs	r3, #2
 8002c84:	e0e5      	b.n	8002e52 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	223c      	movs	r2, #60	; 0x3c
 8002c8a:	2101      	movs	r1, #1
 8002c8c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2b14      	cmp	r3, #20
 8002c92:	d900      	bls.n	8002c96 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002c94:	e0d1      	b.n	8002e3a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	009a      	lsls	r2, r3, #2
 8002c9a:	4b70      	ldr	r3, [pc, #448]	; (8002e5c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8002c9c:	18d3      	adds	r3, r2, r3
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	68ba      	ldr	r2, [r7, #8]
 8002ca8:	0011      	movs	r1, r2
 8002caa:	0018      	movs	r0, r3
 8002cac:	f000 f950 	bl	8002f50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	699a      	ldr	r2, [r3, #24]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	2108      	movs	r1, #8
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	699a      	ldr	r2, [r3, #24]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2104      	movs	r1, #4
 8002ccc:	438a      	bics	r2, r1
 8002cce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	6999      	ldr	r1, [r3, #24]
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	691a      	ldr	r2, [r3, #16]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	619a      	str	r2, [r3, #24]
      break;
 8002ce2:	e0af      	b.n	8002e44 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68ba      	ldr	r2, [r7, #8]
 8002cea:	0011      	movs	r1, r2
 8002cec:	0018      	movs	r0, r3
 8002cee:	f000 f9af 	bl	8003050 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	699a      	ldr	r2, [r3, #24]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	2180      	movs	r1, #128	; 0x80
 8002cfe:	0109      	lsls	r1, r1, #4
 8002d00:	430a      	orrs	r2, r1
 8002d02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	699a      	ldr	r2, [r3, #24]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4954      	ldr	r1, [pc, #336]	; (8002e60 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002d10:	400a      	ands	r2, r1
 8002d12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6999      	ldr	r1, [r3, #24]
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	691b      	ldr	r3, [r3, #16]
 8002d1e:	021a      	lsls	r2, r3, #8
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	430a      	orrs	r2, r1
 8002d26:	619a      	str	r2, [r3, #24]
      break;
 8002d28:	e08c      	b.n	8002e44 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68ba      	ldr	r2, [r7, #8]
 8002d30:	0011      	movs	r1, r2
 8002d32:	0018      	movs	r0, r3
 8002d34:	f000 fa0a 	bl	800314c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	69da      	ldr	r2, [r3, #28]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2108      	movs	r1, #8
 8002d44:	430a      	orrs	r2, r1
 8002d46:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	69da      	ldr	r2, [r3, #28]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	2104      	movs	r1, #4
 8002d54:	438a      	bics	r2, r1
 8002d56:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	69d9      	ldr	r1, [r3, #28]
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	691a      	ldr	r2, [r3, #16]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	430a      	orrs	r2, r1
 8002d68:	61da      	str	r2, [r3, #28]
      break;
 8002d6a:	e06b      	b.n	8002e44 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	68ba      	ldr	r2, [r7, #8]
 8002d72:	0011      	movs	r1, r2
 8002d74:	0018      	movs	r0, r3
 8002d76:	f000 fa6b 	bl	8003250 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	69da      	ldr	r2, [r3, #28]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2180      	movs	r1, #128	; 0x80
 8002d86:	0109      	lsls	r1, r1, #4
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	69da      	ldr	r2, [r3, #28]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4932      	ldr	r1, [pc, #200]	; (8002e60 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002d98:	400a      	ands	r2, r1
 8002d9a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	69d9      	ldr	r1, [r3, #28]
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	691b      	ldr	r3, [r3, #16]
 8002da6:	021a      	lsls	r2, r3, #8
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	430a      	orrs	r2, r1
 8002dae:	61da      	str	r2, [r3, #28]
      break;
 8002db0:	e048      	b.n	8002e44 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	0011      	movs	r1, r2
 8002dba:	0018      	movs	r0, r3
 8002dbc:	f000 faac 	bl	8003318 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2108      	movs	r1, #8
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2104      	movs	r1, #4
 8002ddc:	438a      	bics	r2, r1
 8002dde:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	691a      	ldr	r2, [r3, #16]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002df2:	e027      	b.n	8002e44 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68ba      	ldr	r2, [r7, #8]
 8002dfa:	0011      	movs	r1, r2
 8002dfc:	0018      	movs	r0, r3
 8002dfe:	f000 fae5 	bl	80033cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2180      	movs	r1, #128	; 0x80
 8002e0e:	0109      	lsls	r1, r1, #4
 8002e10:	430a      	orrs	r2, r1
 8002e12:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4910      	ldr	r1, [pc, #64]	; (8002e60 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002e20:	400a      	ands	r2, r1
 8002e22:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	691b      	ldr	r3, [r3, #16]
 8002e2e:	021a      	lsls	r2, r3, #8
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	430a      	orrs	r2, r1
 8002e36:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002e38:	e004      	b.n	8002e44 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8002e3a:	2317      	movs	r3, #23
 8002e3c:	18fb      	adds	r3, r7, r3
 8002e3e:	2201      	movs	r2, #1
 8002e40:	701a      	strb	r2, [r3, #0]
      break;
 8002e42:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	223c      	movs	r2, #60	; 0x3c
 8002e48:	2100      	movs	r1, #0
 8002e4a:	5499      	strb	r1, [r3, r2]

  return status;
 8002e4c:	2317      	movs	r3, #23
 8002e4e:	18fb      	adds	r3, r7, r3
 8002e50:	781b      	ldrb	r3, [r3, #0]
}
 8002e52:	0018      	movs	r0, r3
 8002e54:	46bd      	mov	sp, r7
 8002e56:	b006      	add	sp, #24
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	46c0      	nop			; (mov r8, r8)
 8002e5c:	08004104 	.word	0x08004104
 8002e60:	fffffbff 	.word	0xfffffbff

08002e64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4a30      	ldr	r2, [pc, #192]	; (8002f38 <TIM_Base_SetConfig+0xd4>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d008      	beq.n	8002e8e <TIM_Base_SetConfig+0x2a>
 8002e7c:	687a      	ldr	r2, [r7, #4]
 8002e7e:	2380      	movs	r3, #128	; 0x80
 8002e80:	05db      	lsls	r3, r3, #23
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d003      	beq.n	8002e8e <TIM_Base_SetConfig+0x2a>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a2c      	ldr	r2, [pc, #176]	; (8002f3c <TIM_Base_SetConfig+0xd8>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d108      	bne.n	8002ea0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2270      	movs	r2, #112	; 0x70
 8002e92:	4393      	bics	r3, r2
 8002e94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	68fa      	ldr	r2, [r7, #12]
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	4a25      	ldr	r2, [pc, #148]	; (8002f38 <TIM_Base_SetConfig+0xd4>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d014      	beq.n	8002ed2 <TIM_Base_SetConfig+0x6e>
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	2380      	movs	r3, #128	; 0x80
 8002eac:	05db      	lsls	r3, r3, #23
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d00f      	beq.n	8002ed2 <TIM_Base_SetConfig+0x6e>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4a21      	ldr	r2, [pc, #132]	; (8002f3c <TIM_Base_SetConfig+0xd8>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d00b      	beq.n	8002ed2 <TIM_Base_SetConfig+0x6e>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a20      	ldr	r2, [pc, #128]	; (8002f40 <TIM_Base_SetConfig+0xdc>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d007      	beq.n	8002ed2 <TIM_Base_SetConfig+0x6e>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a1f      	ldr	r2, [pc, #124]	; (8002f44 <TIM_Base_SetConfig+0xe0>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d003      	beq.n	8002ed2 <TIM_Base_SetConfig+0x6e>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4a1e      	ldr	r2, [pc, #120]	; (8002f48 <TIM_Base_SetConfig+0xe4>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d108      	bne.n	8002ee4 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	4a1d      	ldr	r2, [pc, #116]	; (8002f4c <TIM_Base_SetConfig+0xe8>)
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2280      	movs	r2, #128	; 0x80
 8002ee8:	4393      	bics	r3, r2
 8002eea:	001a      	movs	r2, r3
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	695b      	ldr	r3, [r3, #20]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	68fa      	ldr	r2, [r7, #12]
 8002ef8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	689a      	ldr	r2, [r3, #8]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a0a      	ldr	r2, [pc, #40]	; (8002f38 <TIM_Base_SetConfig+0xd4>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d007      	beq.n	8002f22 <TIM_Base_SetConfig+0xbe>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a0b      	ldr	r2, [pc, #44]	; (8002f44 <TIM_Base_SetConfig+0xe0>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d003      	beq.n	8002f22 <TIM_Base_SetConfig+0xbe>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a0a      	ldr	r2, [pc, #40]	; (8002f48 <TIM_Base_SetConfig+0xe4>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d103      	bne.n	8002f2a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	691a      	ldr	r2, [r3, #16]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	615a      	str	r2, [r3, #20]
}
 8002f30:	46c0      	nop			; (mov r8, r8)
 8002f32:	46bd      	mov	sp, r7
 8002f34:	b004      	add	sp, #16
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	40012c00 	.word	0x40012c00
 8002f3c:	40000400 	.word	0x40000400
 8002f40:	40002000 	.word	0x40002000
 8002f44:	40014400 	.word	0x40014400
 8002f48:	40014800 	.word	0x40014800
 8002f4c:	fffffcff 	.word	0xfffffcff

08002f50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b086      	sub	sp, #24
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a1b      	ldr	r3, [r3, #32]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	4393      	bics	r3, r2
 8002f62:	001a      	movs	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a1b      	ldr	r3, [r3, #32]
 8002f6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	4a2e      	ldr	r2, [pc, #184]	; (8003038 <TIM_OC1_SetConfig+0xe8>)
 8002f7e:	4013      	ands	r3, r2
 8002f80:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2203      	movs	r2, #3
 8002f86:	4393      	bics	r3, r2
 8002f88:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68fa      	ldr	r2, [r7, #12]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	2202      	movs	r2, #2
 8002f98:	4393      	bics	r3, r2
 8002f9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	697a      	ldr	r2, [r7, #20]
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a24      	ldr	r2, [pc, #144]	; (800303c <TIM_OC1_SetConfig+0xec>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d007      	beq.n	8002fbe <TIM_OC1_SetConfig+0x6e>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a23      	ldr	r2, [pc, #140]	; (8003040 <TIM_OC1_SetConfig+0xf0>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d003      	beq.n	8002fbe <TIM_OC1_SetConfig+0x6e>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a22      	ldr	r2, [pc, #136]	; (8003044 <TIM_OC1_SetConfig+0xf4>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d10c      	bne.n	8002fd8 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	2208      	movs	r2, #8
 8002fc2:	4393      	bics	r3, r2
 8002fc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	2204      	movs	r2, #4
 8002fd4:	4393      	bics	r3, r2
 8002fd6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	4a18      	ldr	r2, [pc, #96]	; (800303c <TIM_OC1_SetConfig+0xec>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d007      	beq.n	8002ff0 <TIM_OC1_SetConfig+0xa0>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	4a17      	ldr	r2, [pc, #92]	; (8003040 <TIM_OC1_SetConfig+0xf0>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d003      	beq.n	8002ff0 <TIM_OC1_SetConfig+0xa0>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	4a16      	ldr	r2, [pc, #88]	; (8003044 <TIM_OC1_SetConfig+0xf4>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d111      	bne.n	8003014 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	4a15      	ldr	r2, [pc, #84]	; (8003048 <TIM_OC1_SetConfig+0xf8>)
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	4a14      	ldr	r2, [pc, #80]	; (800304c <TIM_OC1_SetConfig+0xfc>)
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	693a      	ldr	r2, [r7, #16]
 8003006:	4313      	orrs	r3, r2
 8003008:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	699b      	ldr	r3, [r3, #24]
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	4313      	orrs	r3, r2
 8003012:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	693a      	ldr	r2, [r7, #16]
 8003018:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	68fa      	ldr	r2, [r7, #12]
 800301e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	685a      	ldr	r2, [r3, #4]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	697a      	ldr	r2, [r7, #20]
 800302c:	621a      	str	r2, [r3, #32]
}
 800302e:	46c0      	nop			; (mov r8, r8)
 8003030:	46bd      	mov	sp, r7
 8003032:	b006      	add	sp, #24
 8003034:	bd80      	pop	{r7, pc}
 8003036:	46c0      	nop			; (mov r8, r8)
 8003038:	fffeff8f 	.word	0xfffeff8f
 800303c:	40012c00 	.word	0x40012c00
 8003040:	40014400 	.word	0x40014400
 8003044:	40014800 	.word	0x40014800
 8003048:	fffffeff 	.word	0xfffffeff
 800304c:	fffffdff 	.word	0xfffffdff

08003050 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b086      	sub	sp, #24
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a1b      	ldr	r3, [r3, #32]
 800305e:	2210      	movs	r2, #16
 8003060:	4393      	bics	r3, r2
 8003062:	001a      	movs	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a1b      	ldr	r3, [r3, #32]
 800306c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	699b      	ldr	r3, [r3, #24]
 8003078:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	4a2c      	ldr	r2, [pc, #176]	; (8003130 <TIM_OC2_SetConfig+0xe0>)
 800307e:	4013      	ands	r3, r2
 8003080:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	4a2b      	ldr	r2, [pc, #172]	; (8003134 <TIM_OC2_SetConfig+0xe4>)
 8003086:	4013      	ands	r3, r2
 8003088:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	021b      	lsls	r3, r3, #8
 8003090:	68fa      	ldr	r2, [r7, #12]
 8003092:	4313      	orrs	r3, r2
 8003094:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	2220      	movs	r2, #32
 800309a:	4393      	bics	r3, r2
 800309c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	011b      	lsls	r3, r3, #4
 80030a4:	697a      	ldr	r2, [r7, #20]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a22      	ldr	r2, [pc, #136]	; (8003138 <TIM_OC2_SetConfig+0xe8>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d10d      	bne.n	80030ce <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	2280      	movs	r2, #128	; 0x80
 80030b6:	4393      	bics	r3, r2
 80030b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	011b      	lsls	r3, r3, #4
 80030c0:	697a      	ldr	r2, [r7, #20]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	2240      	movs	r2, #64	; 0x40
 80030ca:	4393      	bics	r3, r2
 80030cc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a19      	ldr	r2, [pc, #100]	; (8003138 <TIM_OC2_SetConfig+0xe8>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d007      	beq.n	80030e6 <TIM_OC2_SetConfig+0x96>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a18      	ldr	r2, [pc, #96]	; (800313c <TIM_OC2_SetConfig+0xec>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d003      	beq.n	80030e6 <TIM_OC2_SetConfig+0x96>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a17      	ldr	r2, [pc, #92]	; (8003140 <TIM_OC2_SetConfig+0xf0>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d113      	bne.n	800310e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	4a16      	ldr	r2, [pc, #88]	; (8003144 <TIM_OC2_SetConfig+0xf4>)
 80030ea:	4013      	ands	r3, r2
 80030ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	4a15      	ldr	r2, [pc, #84]	; (8003148 <TIM_OC2_SetConfig+0xf8>)
 80030f2:	4013      	ands	r3, r2
 80030f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	695b      	ldr	r3, [r3, #20]
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	693a      	ldr	r2, [r7, #16]
 80030fe:	4313      	orrs	r3, r2
 8003100:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	693a      	ldr	r2, [r7, #16]
 800310a:	4313      	orrs	r3, r2
 800310c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	693a      	ldr	r2, [r7, #16]
 8003112:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	685a      	ldr	r2, [r3, #4]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	697a      	ldr	r2, [r7, #20]
 8003126:	621a      	str	r2, [r3, #32]
}
 8003128:	46c0      	nop			; (mov r8, r8)
 800312a:	46bd      	mov	sp, r7
 800312c:	b006      	add	sp, #24
 800312e:	bd80      	pop	{r7, pc}
 8003130:	feff8fff 	.word	0xfeff8fff
 8003134:	fffffcff 	.word	0xfffffcff
 8003138:	40012c00 	.word	0x40012c00
 800313c:	40014400 	.word	0x40014400
 8003140:	40014800 	.word	0x40014800
 8003144:	fffffbff 	.word	0xfffffbff
 8003148:	fffff7ff 	.word	0xfffff7ff

0800314c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6a1b      	ldr	r3, [r3, #32]
 800315a:	4a33      	ldr	r2, [pc, #204]	; (8003228 <TIM_OC3_SetConfig+0xdc>)
 800315c:	401a      	ands	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a1b      	ldr	r3, [r3, #32]
 8003166:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	69db      	ldr	r3, [r3, #28]
 8003172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	4a2d      	ldr	r2, [pc, #180]	; (800322c <TIM_OC3_SetConfig+0xe0>)
 8003178:	4013      	ands	r3, r2
 800317a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2203      	movs	r2, #3
 8003180:	4393      	bics	r3, r2
 8003182:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	68fa      	ldr	r2, [r7, #12]
 800318a:	4313      	orrs	r3, r2
 800318c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	4a27      	ldr	r2, [pc, #156]	; (8003230 <TIM_OC3_SetConfig+0xe4>)
 8003192:	4013      	ands	r3, r2
 8003194:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	021b      	lsls	r3, r3, #8
 800319c:	697a      	ldr	r2, [r7, #20]
 800319e:	4313      	orrs	r3, r2
 80031a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a23      	ldr	r2, [pc, #140]	; (8003234 <TIM_OC3_SetConfig+0xe8>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d10d      	bne.n	80031c6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	4a22      	ldr	r2, [pc, #136]	; (8003238 <TIM_OC3_SetConfig+0xec>)
 80031ae:	4013      	ands	r3, r2
 80031b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	021b      	lsls	r3, r3, #8
 80031b8:	697a      	ldr	r2, [r7, #20]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	4a1e      	ldr	r2, [pc, #120]	; (800323c <TIM_OC3_SetConfig+0xf0>)
 80031c2:	4013      	ands	r3, r2
 80031c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a1a      	ldr	r2, [pc, #104]	; (8003234 <TIM_OC3_SetConfig+0xe8>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d007      	beq.n	80031de <TIM_OC3_SetConfig+0x92>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a1b      	ldr	r2, [pc, #108]	; (8003240 <TIM_OC3_SetConfig+0xf4>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d003      	beq.n	80031de <TIM_OC3_SetConfig+0x92>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a1a      	ldr	r2, [pc, #104]	; (8003244 <TIM_OC3_SetConfig+0xf8>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d113      	bne.n	8003206 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	4a19      	ldr	r2, [pc, #100]	; (8003248 <TIM_OC3_SetConfig+0xfc>)
 80031e2:	4013      	ands	r3, r2
 80031e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	4a18      	ldr	r2, [pc, #96]	; (800324c <TIM_OC3_SetConfig+0x100>)
 80031ea:	4013      	ands	r3, r2
 80031ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	011b      	lsls	r3, r3, #4
 80031f4:	693a      	ldr	r2, [r7, #16]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	011b      	lsls	r3, r3, #4
 8003200:	693a      	ldr	r2, [r7, #16]
 8003202:	4313      	orrs	r3, r2
 8003204:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	693a      	ldr	r2, [r7, #16]
 800320a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685a      	ldr	r2, [r3, #4]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	697a      	ldr	r2, [r7, #20]
 800321e:	621a      	str	r2, [r3, #32]
}
 8003220:	46c0      	nop			; (mov r8, r8)
 8003222:	46bd      	mov	sp, r7
 8003224:	b006      	add	sp, #24
 8003226:	bd80      	pop	{r7, pc}
 8003228:	fffffeff 	.word	0xfffffeff
 800322c:	fffeff8f 	.word	0xfffeff8f
 8003230:	fffffdff 	.word	0xfffffdff
 8003234:	40012c00 	.word	0x40012c00
 8003238:	fffff7ff 	.word	0xfffff7ff
 800323c:	fffffbff 	.word	0xfffffbff
 8003240:	40014400 	.word	0x40014400
 8003244:	40014800 	.word	0x40014800
 8003248:	ffffefff 	.word	0xffffefff
 800324c:	ffffdfff 	.word	0xffffdfff

08003250 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	4a26      	ldr	r2, [pc, #152]	; (80032f8 <TIM_OC4_SetConfig+0xa8>)
 8003260:	401a      	ands	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	69db      	ldr	r3, [r3, #28]
 8003276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	4a20      	ldr	r2, [pc, #128]	; (80032fc <TIM_OC4_SetConfig+0xac>)
 800327c:	4013      	ands	r3, r2
 800327e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	4a1f      	ldr	r2, [pc, #124]	; (8003300 <TIM_OC4_SetConfig+0xb0>)
 8003284:	4013      	ands	r3, r2
 8003286:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	021b      	lsls	r3, r3, #8
 800328e:	68fa      	ldr	r2, [r7, #12]
 8003290:	4313      	orrs	r3, r2
 8003292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	4a1b      	ldr	r2, [pc, #108]	; (8003304 <TIM_OC4_SetConfig+0xb4>)
 8003298:	4013      	ands	r3, r2
 800329a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	031b      	lsls	r3, r3, #12
 80032a2:	693a      	ldr	r2, [r7, #16]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a17      	ldr	r2, [pc, #92]	; (8003308 <TIM_OC4_SetConfig+0xb8>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d007      	beq.n	80032c0 <TIM_OC4_SetConfig+0x70>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4a16      	ldr	r2, [pc, #88]	; (800330c <TIM_OC4_SetConfig+0xbc>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d003      	beq.n	80032c0 <TIM_OC4_SetConfig+0x70>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	4a15      	ldr	r2, [pc, #84]	; (8003310 <TIM_OC4_SetConfig+0xc0>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d109      	bne.n	80032d4 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	4a14      	ldr	r2, [pc, #80]	; (8003314 <TIM_OC4_SetConfig+0xc4>)
 80032c4:	4013      	ands	r3, r2
 80032c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	695b      	ldr	r3, [r3, #20]
 80032cc:	019b      	lsls	r3, r3, #6
 80032ce:	697a      	ldr	r2, [r7, #20]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	697a      	ldr	r2, [r7, #20]
 80032d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	68fa      	ldr	r2, [r7, #12]
 80032de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685a      	ldr	r2, [r3, #4]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	693a      	ldr	r2, [r7, #16]
 80032ec:	621a      	str	r2, [r3, #32]
}
 80032ee:	46c0      	nop			; (mov r8, r8)
 80032f0:	46bd      	mov	sp, r7
 80032f2:	b006      	add	sp, #24
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	46c0      	nop			; (mov r8, r8)
 80032f8:	ffffefff 	.word	0xffffefff
 80032fc:	feff8fff 	.word	0xfeff8fff
 8003300:	fffffcff 	.word	0xfffffcff
 8003304:	ffffdfff 	.word	0xffffdfff
 8003308:	40012c00 	.word	0x40012c00
 800330c:	40014400 	.word	0x40014400
 8003310:	40014800 	.word	0x40014800
 8003314:	ffffbfff 	.word	0xffffbfff

08003318 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a1b      	ldr	r3, [r3, #32]
 8003326:	4a23      	ldr	r2, [pc, #140]	; (80033b4 <TIM_OC5_SetConfig+0x9c>)
 8003328:	401a      	ands	r2, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a1b      	ldr	r3, [r3, #32]
 8003332:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	4a1d      	ldr	r2, [pc, #116]	; (80033b8 <TIM_OC5_SetConfig+0xa0>)
 8003344:	4013      	ands	r3, r2
 8003346:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68fa      	ldr	r2, [r7, #12]
 800334e:	4313      	orrs	r3, r2
 8003350:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	4a19      	ldr	r2, [pc, #100]	; (80033bc <TIM_OC5_SetConfig+0xa4>)
 8003356:	4013      	ands	r3, r2
 8003358:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	041b      	lsls	r3, r3, #16
 8003360:	693a      	ldr	r2, [r7, #16]
 8003362:	4313      	orrs	r3, r2
 8003364:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a15      	ldr	r2, [pc, #84]	; (80033c0 <TIM_OC5_SetConfig+0xa8>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d007      	beq.n	800337e <TIM_OC5_SetConfig+0x66>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a14      	ldr	r2, [pc, #80]	; (80033c4 <TIM_OC5_SetConfig+0xac>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d003      	beq.n	800337e <TIM_OC5_SetConfig+0x66>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a13      	ldr	r2, [pc, #76]	; (80033c8 <TIM_OC5_SetConfig+0xb0>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d109      	bne.n	8003392 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	4a0c      	ldr	r2, [pc, #48]	; (80033b4 <TIM_OC5_SetConfig+0x9c>)
 8003382:	4013      	ands	r3, r2
 8003384:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	021b      	lsls	r3, r3, #8
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	4313      	orrs	r3, r2
 8003390:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	697a      	ldr	r2, [r7, #20]
 8003396:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	693a      	ldr	r2, [r7, #16]
 80033aa:	621a      	str	r2, [r3, #32]
}
 80033ac:	46c0      	nop			; (mov r8, r8)
 80033ae:	46bd      	mov	sp, r7
 80033b0:	b006      	add	sp, #24
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	fffeffff 	.word	0xfffeffff
 80033b8:	fffeff8f 	.word	0xfffeff8f
 80033bc:	fffdffff 	.word	0xfffdffff
 80033c0:	40012c00 	.word	0x40012c00
 80033c4:	40014400 	.word	0x40014400
 80033c8:	40014800 	.word	0x40014800

080033cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a1b      	ldr	r3, [r3, #32]
 80033da:	4a24      	ldr	r2, [pc, #144]	; (800346c <TIM_OC6_SetConfig+0xa0>)
 80033dc:	401a      	ands	r2, r3
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	4a1e      	ldr	r2, [pc, #120]	; (8003470 <TIM_OC6_SetConfig+0xa4>)
 80033f8:	4013      	ands	r3, r2
 80033fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	021b      	lsls	r3, r3, #8
 8003402:	68fa      	ldr	r2, [r7, #12]
 8003404:	4313      	orrs	r3, r2
 8003406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	4a1a      	ldr	r2, [pc, #104]	; (8003474 <TIM_OC6_SetConfig+0xa8>)
 800340c:	4013      	ands	r3, r2
 800340e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	051b      	lsls	r3, r3, #20
 8003416:	693a      	ldr	r2, [r7, #16]
 8003418:	4313      	orrs	r3, r2
 800341a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a16      	ldr	r2, [pc, #88]	; (8003478 <TIM_OC6_SetConfig+0xac>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d007      	beq.n	8003434 <TIM_OC6_SetConfig+0x68>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a15      	ldr	r2, [pc, #84]	; (800347c <TIM_OC6_SetConfig+0xb0>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d003      	beq.n	8003434 <TIM_OC6_SetConfig+0x68>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a14      	ldr	r2, [pc, #80]	; (8003480 <TIM_OC6_SetConfig+0xb4>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d109      	bne.n	8003448 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	4a13      	ldr	r2, [pc, #76]	; (8003484 <TIM_OC6_SetConfig+0xb8>)
 8003438:	4013      	ands	r3, r2
 800343a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	695b      	ldr	r3, [r3, #20]
 8003440:	029b      	lsls	r3, r3, #10
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	4313      	orrs	r3, r2
 8003446:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	697a      	ldr	r2, [r7, #20]
 800344c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	68fa      	ldr	r2, [r7, #12]
 8003452:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685a      	ldr	r2, [r3, #4]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	693a      	ldr	r2, [r7, #16]
 8003460:	621a      	str	r2, [r3, #32]
}
 8003462:	46c0      	nop			; (mov r8, r8)
 8003464:	46bd      	mov	sp, r7
 8003466:	b006      	add	sp, #24
 8003468:	bd80      	pop	{r7, pc}
 800346a:	46c0      	nop			; (mov r8, r8)
 800346c:	ffefffff 	.word	0xffefffff
 8003470:	feff8fff 	.word	0xfeff8fff
 8003474:	ffdfffff 	.word	0xffdfffff
 8003478:	40012c00 	.word	0x40012c00
 800347c:	40014400 	.word	0x40014400
 8003480:	40014800 	.word	0x40014800
 8003484:	fffbffff 	.word	0xfffbffff

08003488 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	60b9      	str	r1, [r7, #8]
 8003492:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	221f      	movs	r2, #31
 8003498:	4013      	ands	r3, r2
 800349a:	2201      	movs	r2, #1
 800349c:	409a      	lsls	r2, r3
 800349e:	0013      	movs	r3, r2
 80034a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	43d2      	mvns	r2, r2
 80034aa:	401a      	ands	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6a1a      	ldr	r2, [r3, #32]
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	211f      	movs	r1, #31
 80034b8:	400b      	ands	r3, r1
 80034ba:	6879      	ldr	r1, [r7, #4]
 80034bc:	4099      	lsls	r1, r3
 80034be:	000b      	movs	r3, r1
 80034c0:	431a      	orrs	r2, r3
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	621a      	str	r2, [r3, #32]
}
 80034c6:	46c0      	nop			; (mov r8, r8)
 80034c8:	46bd      	mov	sp, r7
 80034ca:	b006      	add	sp, #24
 80034cc:	bd80      	pop	{r7, pc}
	...

080034d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	223c      	movs	r2, #60	; 0x3c
 80034de:	5c9b      	ldrb	r3, [r3, r2]
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d101      	bne.n	80034e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034e4:	2302      	movs	r3, #2
 80034e6:	e050      	b.n	800358a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	223c      	movs	r2, #60	; 0x3c
 80034ec:	2101      	movs	r1, #1
 80034ee:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	223d      	movs	r2, #61	; 0x3d
 80034f4:	2102      	movs	r1, #2
 80034f6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a21      	ldr	r2, [pc, #132]	; (8003594 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d108      	bne.n	8003524 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	4a20      	ldr	r2, [pc, #128]	; (8003598 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003516:	4013      	ands	r3, r2
 8003518:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	68fa      	ldr	r2, [r7, #12]
 8003520:	4313      	orrs	r3, r2
 8003522:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2270      	movs	r2, #112	; 0x70
 8003528:	4393      	bics	r3, r2
 800352a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	68fa      	ldr	r2, [r7, #12]
 8003532:	4313      	orrs	r3, r2
 8003534:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a14      	ldr	r2, [pc, #80]	; (8003594 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d00a      	beq.n	800355e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	2380      	movs	r3, #128	; 0x80
 800354e:	05db      	lsls	r3, r3, #23
 8003550:	429a      	cmp	r2, r3
 8003552:	d004      	beq.n	800355e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a10      	ldr	r2, [pc, #64]	; (800359c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d10c      	bne.n	8003578 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	2280      	movs	r2, #128	; 0x80
 8003562:	4393      	bics	r3, r2
 8003564:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	68ba      	ldr	r2, [r7, #8]
 800356c:	4313      	orrs	r3, r2
 800356e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	68ba      	ldr	r2, [r7, #8]
 8003576:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	223d      	movs	r2, #61	; 0x3d
 800357c:	2101      	movs	r1, #1
 800357e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	223c      	movs	r2, #60	; 0x3c
 8003584:	2100      	movs	r1, #0
 8003586:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003588:	2300      	movs	r3, #0
}
 800358a:	0018      	movs	r0, r3
 800358c:	46bd      	mov	sp, r7
 800358e:	b004      	add	sp, #16
 8003590:	bd80      	pop	{r7, pc}
 8003592:	46c0      	nop			; (mov r8, r8)
 8003594:	40012c00 	.word	0x40012c00
 8003598:	ff0fffff 	.word	0xff0fffff
 800359c:	40000400 	.word	0x40000400

080035a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80035aa:	2300      	movs	r3, #0
 80035ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	223c      	movs	r2, #60	; 0x3c
 80035b2:	5c9b      	ldrb	r3, [r3, r2]
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d101      	bne.n	80035bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80035b8:	2302      	movs	r3, #2
 80035ba:	e079      	b.n	80036b0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	223c      	movs	r2, #60	; 0x3c
 80035c0:	2101      	movs	r1, #1
 80035c2:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	22ff      	movs	r2, #255	; 0xff
 80035c8:	4393      	bics	r3, r2
 80035ca:	001a      	movs	r2, r3
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	4a38      	ldr	r2, [pc, #224]	; (80036b8 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 80035d8:	401a      	ands	r2, r3
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	4313      	orrs	r3, r2
 80035e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	4a35      	ldr	r2, [pc, #212]	; (80036bc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80035e6:	401a      	ands	r2, r3
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4a33      	ldr	r2, [pc, #204]	; (80036c0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80035f4:	401a      	ands	r2, r3
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	4a30      	ldr	r2, [pc, #192]	; (80036c4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8003602:	401a      	ands	r2, r3
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	691b      	ldr	r3, [r3, #16]
 8003608:	4313      	orrs	r3, r2
 800360a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	4a2e      	ldr	r2, [pc, #184]	; (80036c8 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8003610:	401a      	ands	r2, r3
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	4313      	orrs	r3, r2
 8003618:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	4a2b      	ldr	r2, [pc, #172]	; (80036cc <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800361e:	401a      	ands	r2, r3
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003624:	4313      	orrs	r3, r2
 8003626:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	4a29      	ldr	r2, [pc, #164]	; (80036d0 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800362c:	401a      	ands	r2, r3
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	699b      	ldr	r3, [r3, #24]
 8003632:	041b      	lsls	r3, r3, #16
 8003634:	4313      	orrs	r3, r2
 8003636:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a25      	ldr	r2, [pc, #148]	; (80036d4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d106      	bne.n	8003650 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	4a24      	ldr	r2, [pc, #144]	; (80036d8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8003646:	401a      	ands	r2, r3
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	69db      	ldr	r3, [r3, #28]
 800364c:	4313      	orrs	r3, r2
 800364e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a1f      	ldr	r2, [pc, #124]	; (80036d4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d121      	bne.n	800369e <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	4a1f      	ldr	r2, [pc, #124]	; (80036dc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800365e:	401a      	ands	r2, r3
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003664:	051b      	lsls	r3, r3, #20
 8003666:	4313      	orrs	r3, r2
 8003668:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	4a1c      	ldr	r2, [pc, #112]	; (80036e0 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 800366e:	401a      	ands	r2, r3
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	6a1b      	ldr	r3, [r3, #32]
 8003674:	4313      	orrs	r3, r2
 8003676:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	4a1a      	ldr	r2, [pc, #104]	; (80036e4 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 800367c:	401a      	ands	r2, r3
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003682:	4313      	orrs	r3, r2
 8003684:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a12      	ldr	r2, [pc, #72]	; (80036d4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d106      	bne.n	800369e <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4a15      	ldr	r2, [pc, #84]	; (80036e8 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 8003694:	401a      	ands	r2, r3
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800369a:	4313      	orrs	r3, r2
 800369c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	68fa      	ldr	r2, [r7, #12]
 80036a4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	223c      	movs	r2, #60	; 0x3c
 80036aa:	2100      	movs	r1, #0
 80036ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	0018      	movs	r0, r3
 80036b2:	46bd      	mov	sp, r7
 80036b4:	b004      	add	sp, #16
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	fffffcff 	.word	0xfffffcff
 80036bc:	fffffbff 	.word	0xfffffbff
 80036c0:	fffff7ff 	.word	0xfffff7ff
 80036c4:	ffffefff 	.word	0xffffefff
 80036c8:	ffffdfff 	.word	0xffffdfff
 80036cc:	ffffbfff 	.word	0xffffbfff
 80036d0:	fff0ffff 	.word	0xfff0ffff
 80036d4:	40012c00 	.word	0x40012c00
 80036d8:	efffffff 	.word	0xefffffff
 80036dc:	ff0fffff 	.word	0xff0fffff
 80036e0:	feffffff 	.word	0xfeffffff
 80036e4:	fdffffff 	.word	0xfdffffff
 80036e8:	dfffffff 	.word	0xdfffffff

080036ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d101      	bne.n	80036fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e046      	b.n	800378c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2288      	movs	r2, #136	; 0x88
 8003702:	589b      	ldr	r3, [r3, r2]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d107      	bne.n	8003718 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2284      	movs	r2, #132	; 0x84
 800370c:	2100      	movs	r1, #0
 800370e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	0018      	movs	r0, r3
 8003714:	f7fd faca 	bl	8000cac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2288      	movs	r2, #136	; 0x88
 800371c:	2124      	movs	r1, #36	; 0x24
 800371e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2101      	movs	r1, #1
 800372c:	438a      	bics	r2, r1
 800372e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	0018      	movs	r0, r3
 8003734:	f000 f830 	bl	8003798 <UART_SetConfig>
 8003738:	0003      	movs	r3, r0
 800373a:	2b01      	cmp	r3, #1
 800373c:	d101      	bne.n	8003742 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e024      	b.n	800378c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003746:	2b00      	cmp	r3, #0
 8003748:	d003      	beq.n	8003752 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	0018      	movs	r0, r3
 800374e:	f000 fa9b 	bl	8003c88 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	685a      	ldr	r2, [r3, #4]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	490d      	ldr	r1, [pc, #52]	; (8003794 <HAL_UART_Init+0xa8>)
 800375e:	400a      	ands	r2, r1
 8003760:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	689a      	ldr	r2, [r3, #8]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	212a      	movs	r1, #42	; 0x2a
 800376e:	438a      	bics	r2, r1
 8003770:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2101      	movs	r1, #1
 800377e:	430a      	orrs	r2, r1
 8003780:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	0018      	movs	r0, r3
 8003786:	f000 fb33 	bl	8003df0 <UART_CheckIdleState>
 800378a:	0003      	movs	r3, r0
}
 800378c:	0018      	movs	r0, r3
 800378e:	46bd      	mov	sp, r7
 8003790:	b002      	add	sp, #8
 8003792:	bd80      	pop	{r7, pc}
 8003794:	ffffb7ff 	.word	0xffffb7ff

08003798 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003798:	b5b0      	push	{r4, r5, r7, lr}
 800379a:	b090      	sub	sp, #64	; 0x40
 800379c:	af00      	add	r7, sp, #0
 800379e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80037a0:	231a      	movs	r3, #26
 80037a2:	2220      	movs	r2, #32
 80037a4:	189b      	adds	r3, r3, r2
 80037a6:	19db      	adds	r3, r3, r7
 80037a8:	2200      	movs	r2, #0
 80037aa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ae:	689a      	ldr	r2, [r3, #8]
 80037b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b2:	691b      	ldr	r3, [r3, #16]
 80037b4:	431a      	orrs	r2, r3
 80037b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	431a      	orrs	r2, r3
 80037bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037be:	69db      	ldr	r3, [r3, #28]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4ac4      	ldr	r2, [pc, #784]	; (8003adc <UART_SetConfig+0x344>)
 80037cc:	4013      	ands	r3, r2
 80037ce:	0019      	movs	r1, r3
 80037d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037d6:	430b      	orrs	r3, r1
 80037d8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	4abf      	ldr	r2, [pc, #764]	; (8003ae0 <UART_SetConfig+0x348>)
 80037e2:	4013      	ands	r3, r2
 80037e4:	0018      	movs	r0, r3
 80037e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e8:	68d9      	ldr	r1, [r3, #12]
 80037ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	0003      	movs	r3, r0
 80037f0:	430b      	orrs	r3, r1
 80037f2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80037f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f6:	699b      	ldr	r3, [r3, #24]
 80037f8:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80037fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4ab9      	ldr	r2, [pc, #740]	; (8003ae4 <UART_SetConfig+0x34c>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d004      	beq.n	800380e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003806:	6a1b      	ldr	r3, [r3, #32]
 8003808:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800380a:	4313      	orrs	r3, r2
 800380c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800380e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	4ab4      	ldr	r2, [pc, #720]	; (8003ae8 <UART_SetConfig+0x350>)
 8003816:	4013      	ands	r3, r2
 8003818:	0019      	movs	r1, r3
 800381a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003820:	430b      	orrs	r3, r1
 8003822:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800382a:	220f      	movs	r2, #15
 800382c:	4393      	bics	r3, r2
 800382e:	0018      	movs	r0, r3
 8003830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003832:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	0003      	movs	r3, r0
 800383a:	430b      	orrs	r3, r1
 800383c:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800383e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4aaa      	ldr	r2, [pc, #680]	; (8003aec <UART_SetConfig+0x354>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d131      	bne.n	80038ac <UART_SetConfig+0x114>
 8003848:	4ba9      	ldr	r3, [pc, #676]	; (8003af0 <UART_SetConfig+0x358>)
 800384a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800384c:	2203      	movs	r2, #3
 800384e:	4013      	ands	r3, r2
 8003850:	2b03      	cmp	r3, #3
 8003852:	d01d      	beq.n	8003890 <UART_SetConfig+0xf8>
 8003854:	d823      	bhi.n	800389e <UART_SetConfig+0x106>
 8003856:	2b02      	cmp	r3, #2
 8003858:	d00c      	beq.n	8003874 <UART_SetConfig+0xdc>
 800385a:	d820      	bhi.n	800389e <UART_SetConfig+0x106>
 800385c:	2b00      	cmp	r3, #0
 800385e:	d002      	beq.n	8003866 <UART_SetConfig+0xce>
 8003860:	2b01      	cmp	r3, #1
 8003862:	d00e      	beq.n	8003882 <UART_SetConfig+0xea>
 8003864:	e01b      	b.n	800389e <UART_SetConfig+0x106>
 8003866:	231b      	movs	r3, #27
 8003868:	2220      	movs	r2, #32
 800386a:	189b      	adds	r3, r3, r2
 800386c:	19db      	adds	r3, r3, r7
 800386e:	2200      	movs	r2, #0
 8003870:	701a      	strb	r2, [r3, #0]
 8003872:	e071      	b.n	8003958 <UART_SetConfig+0x1c0>
 8003874:	231b      	movs	r3, #27
 8003876:	2220      	movs	r2, #32
 8003878:	189b      	adds	r3, r3, r2
 800387a:	19db      	adds	r3, r3, r7
 800387c:	2202      	movs	r2, #2
 800387e:	701a      	strb	r2, [r3, #0]
 8003880:	e06a      	b.n	8003958 <UART_SetConfig+0x1c0>
 8003882:	231b      	movs	r3, #27
 8003884:	2220      	movs	r2, #32
 8003886:	189b      	adds	r3, r3, r2
 8003888:	19db      	adds	r3, r3, r7
 800388a:	2204      	movs	r2, #4
 800388c:	701a      	strb	r2, [r3, #0]
 800388e:	e063      	b.n	8003958 <UART_SetConfig+0x1c0>
 8003890:	231b      	movs	r3, #27
 8003892:	2220      	movs	r2, #32
 8003894:	189b      	adds	r3, r3, r2
 8003896:	19db      	adds	r3, r3, r7
 8003898:	2208      	movs	r2, #8
 800389a:	701a      	strb	r2, [r3, #0]
 800389c:	e05c      	b.n	8003958 <UART_SetConfig+0x1c0>
 800389e:	231b      	movs	r3, #27
 80038a0:	2220      	movs	r2, #32
 80038a2:	189b      	adds	r3, r3, r2
 80038a4:	19db      	adds	r3, r3, r7
 80038a6:	2210      	movs	r2, #16
 80038a8:	701a      	strb	r2, [r3, #0]
 80038aa:	e055      	b.n	8003958 <UART_SetConfig+0x1c0>
 80038ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a90      	ldr	r2, [pc, #576]	; (8003af4 <UART_SetConfig+0x35c>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d106      	bne.n	80038c4 <UART_SetConfig+0x12c>
 80038b6:	231b      	movs	r3, #27
 80038b8:	2220      	movs	r2, #32
 80038ba:	189b      	adds	r3, r3, r2
 80038bc:	19db      	adds	r3, r3, r7
 80038be:	2200      	movs	r2, #0
 80038c0:	701a      	strb	r2, [r3, #0]
 80038c2:	e049      	b.n	8003958 <UART_SetConfig+0x1c0>
 80038c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a86      	ldr	r2, [pc, #536]	; (8003ae4 <UART_SetConfig+0x34c>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d13e      	bne.n	800394c <UART_SetConfig+0x1b4>
 80038ce:	4b88      	ldr	r3, [pc, #544]	; (8003af0 <UART_SetConfig+0x358>)
 80038d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80038d2:	23c0      	movs	r3, #192	; 0xc0
 80038d4:	011b      	lsls	r3, r3, #4
 80038d6:	4013      	ands	r3, r2
 80038d8:	22c0      	movs	r2, #192	; 0xc0
 80038da:	0112      	lsls	r2, r2, #4
 80038dc:	4293      	cmp	r3, r2
 80038de:	d027      	beq.n	8003930 <UART_SetConfig+0x198>
 80038e0:	22c0      	movs	r2, #192	; 0xc0
 80038e2:	0112      	lsls	r2, r2, #4
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d82a      	bhi.n	800393e <UART_SetConfig+0x1a6>
 80038e8:	2280      	movs	r2, #128	; 0x80
 80038ea:	0112      	lsls	r2, r2, #4
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d011      	beq.n	8003914 <UART_SetConfig+0x17c>
 80038f0:	2280      	movs	r2, #128	; 0x80
 80038f2:	0112      	lsls	r2, r2, #4
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d822      	bhi.n	800393e <UART_SetConfig+0x1a6>
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d004      	beq.n	8003906 <UART_SetConfig+0x16e>
 80038fc:	2280      	movs	r2, #128	; 0x80
 80038fe:	00d2      	lsls	r2, r2, #3
 8003900:	4293      	cmp	r3, r2
 8003902:	d00e      	beq.n	8003922 <UART_SetConfig+0x18a>
 8003904:	e01b      	b.n	800393e <UART_SetConfig+0x1a6>
 8003906:	231b      	movs	r3, #27
 8003908:	2220      	movs	r2, #32
 800390a:	189b      	adds	r3, r3, r2
 800390c:	19db      	adds	r3, r3, r7
 800390e:	2200      	movs	r2, #0
 8003910:	701a      	strb	r2, [r3, #0]
 8003912:	e021      	b.n	8003958 <UART_SetConfig+0x1c0>
 8003914:	231b      	movs	r3, #27
 8003916:	2220      	movs	r2, #32
 8003918:	189b      	adds	r3, r3, r2
 800391a:	19db      	adds	r3, r3, r7
 800391c:	2202      	movs	r2, #2
 800391e:	701a      	strb	r2, [r3, #0]
 8003920:	e01a      	b.n	8003958 <UART_SetConfig+0x1c0>
 8003922:	231b      	movs	r3, #27
 8003924:	2220      	movs	r2, #32
 8003926:	189b      	adds	r3, r3, r2
 8003928:	19db      	adds	r3, r3, r7
 800392a:	2204      	movs	r2, #4
 800392c:	701a      	strb	r2, [r3, #0]
 800392e:	e013      	b.n	8003958 <UART_SetConfig+0x1c0>
 8003930:	231b      	movs	r3, #27
 8003932:	2220      	movs	r2, #32
 8003934:	189b      	adds	r3, r3, r2
 8003936:	19db      	adds	r3, r3, r7
 8003938:	2208      	movs	r2, #8
 800393a:	701a      	strb	r2, [r3, #0]
 800393c:	e00c      	b.n	8003958 <UART_SetConfig+0x1c0>
 800393e:	231b      	movs	r3, #27
 8003940:	2220      	movs	r2, #32
 8003942:	189b      	adds	r3, r3, r2
 8003944:	19db      	adds	r3, r3, r7
 8003946:	2210      	movs	r2, #16
 8003948:	701a      	strb	r2, [r3, #0]
 800394a:	e005      	b.n	8003958 <UART_SetConfig+0x1c0>
 800394c:	231b      	movs	r3, #27
 800394e:	2220      	movs	r2, #32
 8003950:	189b      	adds	r3, r3, r2
 8003952:	19db      	adds	r3, r3, r7
 8003954:	2210      	movs	r2, #16
 8003956:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a61      	ldr	r2, [pc, #388]	; (8003ae4 <UART_SetConfig+0x34c>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d000      	beq.n	8003964 <UART_SetConfig+0x1cc>
 8003962:	e092      	b.n	8003a8a <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003964:	231b      	movs	r3, #27
 8003966:	2220      	movs	r2, #32
 8003968:	189b      	adds	r3, r3, r2
 800396a:	19db      	adds	r3, r3, r7
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	2b08      	cmp	r3, #8
 8003970:	d015      	beq.n	800399e <UART_SetConfig+0x206>
 8003972:	dc18      	bgt.n	80039a6 <UART_SetConfig+0x20e>
 8003974:	2b04      	cmp	r3, #4
 8003976:	d00d      	beq.n	8003994 <UART_SetConfig+0x1fc>
 8003978:	dc15      	bgt.n	80039a6 <UART_SetConfig+0x20e>
 800397a:	2b00      	cmp	r3, #0
 800397c:	d002      	beq.n	8003984 <UART_SetConfig+0x1ec>
 800397e:	2b02      	cmp	r3, #2
 8003980:	d005      	beq.n	800398e <UART_SetConfig+0x1f6>
 8003982:	e010      	b.n	80039a6 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003984:	f7fe fa70 	bl	8001e68 <HAL_RCC_GetPCLK1Freq>
 8003988:	0003      	movs	r3, r0
 800398a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800398c:	e014      	b.n	80039b8 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800398e:	4b5a      	ldr	r3, [pc, #360]	; (8003af8 <UART_SetConfig+0x360>)
 8003990:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003992:	e011      	b.n	80039b8 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003994:	f7fe f9dc 	bl	8001d50 <HAL_RCC_GetSysClockFreq>
 8003998:	0003      	movs	r3, r0
 800399a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800399c:	e00c      	b.n	80039b8 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800399e:	2380      	movs	r3, #128	; 0x80
 80039a0:	021b      	lsls	r3, r3, #8
 80039a2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80039a4:	e008      	b.n	80039b8 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 80039a6:	2300      	movs	r3, #0
 80039a8:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80039aa:	231a      	movs	r3, #26
 80039ac:	2220      	movs	r2, #32
 80039ae:	189b      	adds	r3, r3, r2
 80039b0:	19db      	adds	r3, r3, r7
 80039b2:	2201      	movs	r2, #1
 80039b4:	701a      	strb	r2, [r3, #0]
        break;
 80039b6:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80039b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d100      	bne.n	80039c0 <UART_SetConfig+0x228>
 80039be:	e147      	b.n	8003c50 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80039c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039c4:	4b4d      	ldr	r3, [pc, #308]	; (8003afc <UART_SetConfig+0x364>)
 80039c6:	0052      	lsls	r2, r2, #1
 80039c8:	5ad3      	ldrh	r3, [r2, r3]
 80039ca:	0019      	movs	r1, r3
 80039cc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80039ce:	f7fc fb99 	bl	8000104 <__udivsi3>
 80039d2:	0003      	movs	r3, r0
 80039d4:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d8:	685a      	ldr	r2, [r3, #4]
 80039da:	0013      	movs	r3, r2
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	189b      	adds	r3, r3, r2
 80039e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d305      	bcc.n	80039f2 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80039e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d906      	bls.n	8003a00 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 80039f2:	231a      	movs	r3, #26
 80039f4:	2220      	movs	r2, #32
 80039f6:	189b      	adds	r3, r3, r2
 80039f8:	19db      	adds	r3, r3, r7
 80039fa:	2201      	movs	r2, #1
 80039fc:	701a      	strb	r2, [r3, #0]
 80039fe:	e127      	b.n	8003c50 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a02:	61bb      	str	r3, [r7, #24]
 8003a04:	2300      	movs	r3, #0
 8003a06:	61fb      	str	r3, [r7, #28]
 8003a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a0c:	4b3b      	ldr	r3, [pc, #236]	; (8003afc <UART_SetConfig+0x364>)
 8003a0e:	0052      	lsls	r2, r2, #1
 8003a10:	5ad3      	ldrh	r3, [r2, r3]
 8003a12:	613b      	str	r3, [r7, #16]
 8003a14:	2300      	movs	r3, #0
 8003a16:	617b      	str	r3, [r7, #20]
 8003a18:	693a      	ldr	r2, [r7, #16]
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	69b8      	ldr	r0, [r7, #24]
 8003a1e:	69f9      	ldr	r1, [r7, #28]
 8003a20:	f7fc fbfc 	bl	800021c <__aeabi_uldivmod>
 8003a24:	0002      	movs	r2, r0
 8003a26:	000b      	movs	r3, r1
 8003a28:	0e11      	lsrs	r1, r2, #24
 8003a2a:	021d      	lsls	r5, r3, #8
 8003a2c:	430d      	orrs	r5, r1
 8003a2e:	0214      	lsls	r4, r2, #8
 8003a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	085b      	lsrs	r3, r3, #1
 8003a36:	60bb      	str	r3, [r7, #8]
 8003a38:	2300      	movs	r3, #0
 8003a3a:	60fb      	str	r3, [r7, #12]
 8003a3c:	68b8      	ldr	r0, [r7, #8]
 8003a3e:	68f9      	ldr	r1, [r7, #12]
 8003a40:	1900      	adds	r0, r0, r4
 8003a42:	4169      	adcs	r1, r5
 8003a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	603b      	str	r3, [r7, #0]
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	607b      	str	r3, [r7, #4]
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f7fc fbe3 	bl	800021c <__aeabi_uldivmod>
 8003a56:	0002      	movs	r2, r0
 8003a58:	000b      	movs	r3, r1
 8003a5a:	0013      	movs	r3, r2
 8003a5c:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003a5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a60:	23c0      	movs	r3, #192	; 0xc0
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d309      	bcc.n	8003a7c <UART_SetConfig+0x2e4>
 8003a68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a6a:	2380      	movs	r3, #128	; 0x80
 8003a6c:	035b      	lsls	r3, r3, #13
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d204      	bcs.n	8003a7c <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8003a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a78:	60da      	str	r2, [r3, #12]
 8003a7a:	e0e9      	b.n	8003c50 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8003a7c:	231a      	movs	r3, #26
 8003a7e:	2220      	movs	r2, #32
 8003a80:	189b      	adds	r3, r3, r2
 8003a82:	19db      	adds	r3, r3, r7
 8003a84:	2201      	movs	r2, #1
 8003a86:	701a      	strb	r2, [r3, #0]
 8003a88:	e0e2      	b.n	8003c50 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8c:	69da      	ldr	r2, [r3, #28]
 8003a8e:	2380      	movs	r3, #128	; 0x80
 8003a90:	021b      	lsls	r3, r3, #8
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d000      	beq.n	8003a98 <UART_SetConfig+0x300>
 8003a96:	e083      	b.n	8003ba0 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8003a98:	231b      	movs	r3, #27
 8003a9a:	2220      	movs	r2, #32
 8003a9c:	189b      	adds	r3, r3, r2
 8003a9e:	19db      	adds	r3, r3, r7
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	2b08      	cmp	r3, #8
 8003aa4:	d015      	beq.n	8003ad2 <UART_SetConfig+0x33a>
 8003aa6:	dc2b      	bgt.n	8003b00 <UART_SetConfig+0x368>
 8003aa8:	2b04      	cmp	r3, #4
 8003aaa:	d00d      	beq.n	8003ac8 <UART_SetConfig+0x330>
 8003aac:	dc28      	bgt.n	8003b00 <UART_SetConfig+0x368>
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d002      	beq.n	8003ab8 <UART_SetConfig+0x320>
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d005      	beq.n	8003ac2 <UART_SetConfig+0x32a>
 8003ab6:	e023      	b.n	8003b00 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ab8:	f7fe f9d6 	bl	8001e68 <HAL_RCC_GetPCLK1Freq>
 8003abc:	0003      	movs	r3, r0
 8003abe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ac0:	e027      	b.n	8003b12 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ac2:	4b0d      	ldr	r3, [pc, #52]	; (8003af8 <UART_SetConfig+0x360>)
 8003ac4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ac6:	e024      	b.n	8003b12 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ac8:	f7fe f942 	bl	8001d50 <HAL_RCC_GetSysClockFreq>
 8003acc:	0003      	movs	r3, r0
 8003ace:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ad0:	e01f      	b.n	8003b12 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ad2:	2380      	movs	r3, #128	; 0x80
 8003ad4:	021b      	lsls	r3, r3, #8
 8003ad6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ad8:	e01b      	b.n	8003b12 <UART_SetConfig+0x37a>
 8003ada:	46c0      	nop			; (mov r8, r8)
 8003adc:	cfff69f3 	.word	0xcfff69f3
 8003ae0:	ffffcfff 	.word	0xffffcfff
 8003ae4:	40008000 	.word	0x40008000
 8003ae8:	11fff4ff 	.word	0x11fff4ff
 8003aec:	40013800 	.word	0x40013800
 8003af0:	40021000 	.word	0x40021000
 8003af4:	40004400 	.word	0x40004400
 8003af8:	00f42400 	.word	0x00f42400
 8003afc:	08004158 	.word	0x08004158
      default:
        pclk = 0U;
 8003b00:	2300      	movs	r3, #0
 8003b02:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003b04:	231a      	movs	r3, #26
 8003b06:	2220      	movs	r2, #32
 8003b08:	189b      	adds	r3, r3, r2
 8003b0a:	19db      	adds	r3, r3, r7
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	701a      	strb	r2, [r3, #0]
        break;
 8003b10:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003b12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d100      	bne.n	8003b1a <UART_SetConfig+0x382>
 8003b18:	e09a      	b.n	8003c50 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b1e:	4b58      	ldr	r3, [pc, #352]	; (8003c80 <UART_SetConfig+0x4e8>)
 8003b20:	0052      	lsls	r2, r2, #1
 8003b22:	5ad3      	ldrh	r3, [r2, r3]
 8003b24:	0019      	movs	r1, r3
 8003b26:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003b28:	f7fc faec 	bl	8000104 <__udivsi3>
 8003b2c:	0003      	movs	r3, r0
 8003b2e:	005a      	lsls	r2, r3, #1
 8003b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	085b      	lsrs	r3, r3, #1
 8003b36:	18d2      	adds	r2, r2, r3
 8003b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	0019      	movs	r1, r3
 8003b3e:	0010      	movs	r0, r2
 8003b40:	f7fc fae0 	bl	8000104 <__udivsi3>
 8003b44:	0003      	movs	r3, r0
 8003b46:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b4a:	2b0f      	cmp	r3, #15
 8003b4c:	d921      	bls.n	8003b92 <UART_SetConfig+0x3fa>
 8003b4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b50:	2380      	movs	r3, #128	; 0x80
 8003b52:	025b      	lsls	r3, r3, #9
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d21c      	bcs.n	8003b92 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	200e      	movs	r0, #14
 8003b5e:	2420      	movs	r4, #32
 8003b60:	1903      	adds	r3, r0, r4
 8003b62:	19db      	adds	r3, r3, r7
 8003b64:	210f      	movs	r1, #15
 8003b66:	438a      	bics	r2, r1
 8003b68:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b6c:	085b      	lsrs	r3, r3, #1
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	2207      	movs	r2, #7
 8003b72:	4013      	ands	r3, r2
 8003b74:	b299      	uxth	r1, r3
 8003b76:	1903      	adds	r3, r0, r4
 8003b78:	19db      	adds	r3, r3, r7
 8003b7a:	1902      	adds	r2, r0, r4
 8003b7c:	19d2      	adds	r2, r2, r7
 8003b7e:	8812      	ldrh	r2, [r2, #0]
 8003b80:	430a      	orrs	r2, r1
 8003b82:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	1902      	adds	r2, r0, r4
 8003b8a:	19d2      	adds	r2, r2, r7
 8003b8c:	8812      	ldrh	r2, [r2, #0]
 8003b8e:	60da      	str	r2, [r3, #12]
 8003b90:	e05e      	b.n	8003c50 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8003b92:	231a      	movs	r3, #26
 8003b94:	2220      	movs	r2, #32
 8003b96:	189b      	adds	r3, r3, r2
 8003b98:	19db      	adds	r3, r3, r7
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	701a      	strb	r2, [r3, #0]
 8003b9e:	e057      	b.n	8003c50 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003ba0:	231b      	movs	r3, #27
 8003ba2:	2220      	movs	r2, #32
 8003ba4:	189b      	adds	r3, r3, r2
 8003ba6:	19db      	adds	r3, r3, r7
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	2b08      	cmp	r3, #8
 8003bac:	d015      	beq.n	8003bda <UART_SetConfig+0x442>
 8003bae:	dc18      	bgt.n	8003be2 <UART_SetConfig+0x44a>
 8003bb0:	2b04      	cmp	r3, #4
 8003bb2:	d00d      	beq.n	8003bd0 <UART_SetConfig+0x438>
 8003bb4:	dc15      	bgt.n	8003be2 <UART_SetConfig+0x44a>
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d002      	beq.n	8003bc0 <UART_SetConfig+0x428>
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d005      	beq.n	8003bca <UART_SetConfig+0x432>
 8003bbe:	e010      	b.n	8003be2 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bc0:	f7fe f952 	bl	8001e68 <HAL_RCC_GetPCLK1Freq>
 8003bc4:	0003      	movs	r3, r0
 8003bc6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003bc8:	e014      	b.n	8003bf4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003bca:	4b2e      	ldr	r3, [pc, #184]	; (8003c84 <UART_SetConfig+0x4ec>)
 8003bcc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003bce:	e011      	b.n	8003bf4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bd0:	f7fe f8be 	bl	8001d50 <HAL_RCC_GetSysClockFreq>
 8003bd4:	0003      	movs	r3, r0
 8003bd6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003bd8:	e00c      	b.n	8003bf4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bda:	2380      	movs	r3, #128	; 0x80
 8003bdc:	021b      	lsls	r3, r3, #8
 8003bde:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003be0:	e008      	b.n	8003bf4 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8003be2:	2300      	movs	r3, #0
 8003be4:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003be6:	231a      	movs	r3, #26
 8003be8:	2220      	movs	r2, #32
 8003bea:	189b      	adds	r3, r3, r2
 8003bec:	19db      	adds	r3, r3, r7
 8003bee:	2201      	movs	r2, #1
 8003bf0:	701a      	strb	r2, [r3, #0]
        break;
 8003bf2:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003bf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d02a      	beq.n	8003c50 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003bfe:	4b20      	ldr	r3, [pc, #128]	; (8003c80 <UART_SetConfig+0x4e8>)
 8003c00:	0052      	lsls	r2, r2, #1
 8003c02:	5ad3      	ldrh	r3, [r2, r3]
 8003c04:	0019      	movs	r1, r3
 8003c06:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003c08:	f7fc fa7c 	bl	8000104 <__udivsi3>
 8003c0c:	0003      	movs	r3, r0
 8003c0e:	001a      	movs	r2, r3
 8003c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	085b      	lsrs	r3, r3, #1
 8003c16:	18d2      	adds	r2, r2, r3
 8003c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	0019      	movs	r1, r3
 8003c1e:	0010      	movs	r0, r2
 8003c20:	f7fc fa70 	bl	8000104 <__udivsi3>
 8003c24:	0003      	movs	r3, r0
 8003c26:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c2a:	2b0f      	cmp	r3, #15
 8003c2c:	d90a      	bls.n	8003c44 <UART_SetConfig+0x4ac>
 8003c2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c30:	2380      	movs	r3, #128	; 0x80
 8003c32:	025b      	lsls	r3, r3, #9
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d205      	bcs.n	8003c44 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c3a:	b29a      	uxth	r2, r3
 8003c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	60da      	str	r2, [r3, #12]
 8003c42:	e005      	b.n	8003c50 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8003c44:	231a      	movs	r3, #26
 8003c46:	2220      	movs	r2, #32
 8003c48:	189b      	adds	r3, r3, r2
 8003c4a:	19db      	adds	r3, r3, r7
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c52:	226a      	movs	r2, #106	; 0x6a
 8003c54:	2101      	movs	r1, #1
 8003c56:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5a:	2268      	movs	r2, #104	; 0x68
 8003c5c:	2101      	movs	r1, #1
 8003c5e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c62:	2200      	movs	r2, #0
 8003c64:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c68:	2200      	movs	r2, #0
 8003c6a:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003c6c:	231a      	movs	r3, #26
 8003c6e:	2220      	movs	r2, #32
 8003c70:	189b      	adds	r3, r3, r2
 8003c72:	19db      	adds	r3, r3, r7
 8003c74:	781b      	ldrb	r3, [r3, #0]
}
 8003c76:	0018      	movs	r0, r3
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	b010      	add	sp, #64	; 0x40
 8003c7c:	bdb0      	pop	{r4, r5, r7, pc}
 8003c7e:	46c0      	nop			; (mov r8, r8)
 8003c80:	08004158 	.word	0x08004158
 8003c84:	00f42400 	.word	0x00f42400

08003c88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c94:	2201      	movs	r2, #1
 8003c96:	4013      	ands	r3, r2
 8003c98:	d00b      	beq.n	8003cb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	4a4a      	ldr	r2, [pc, #296]	; (8003dcc <UART_AdvFeatureConfig+0x144>)
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	0019      	movs	r1, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	430a      	orrs	r2, r1
 8003cb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	4013      	ands	r3, r2
 8003cba:	d00b      	beq.n	8003cd4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	4a43      	ldr	r2, [pc, #268]	; (8003dd0 <UART_AdvFeatureConfig+0x148>)
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	0019      	movs	r1, r3
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cd8:	2204      	movs	r2, #4
 8003cda:	4013      	ands	r3, r2
 8003cdc:	d00b      	beq.n	8003cf6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	4a3b      	ldr	r2, [pc, #236]	; (8003dd4 <UART_AdvFeatureConfig+0x14c>)
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	0019      	movs	r1, r3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cfa:	2208      	movs	r2, #8
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	d00b      	beq.n	8003d18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	4a34      	ldr	r2, [pc, #208]	; (8003dd8 <UART_AdvFeatureConfig+0x150>)
 8003d08:	4013      	ands	r3, r2
 8003d0a:	0019      	movs	r1, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	430a      	orrs	r2, r1
 8003d16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d1c:	2210      	movs	r2, #16
 8003d1e:	4013      	ands	r3, r2
 8003d20:	d00b      	beq.n	8003d3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	4a2c      	ldr	r2, [pc, #176]	; (8003ddc <UART_AdvFeatureConfig+0x154>)
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	0019      	movs	r1, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	430a      	orrs	r2, r1
 8003d38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d3e:	2220      	movs	r2, #32
 8003d40:	4013      	ands	r3, r2
 8003d42:	d00b      	beq.n	8003d5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	4a25      	ldr	r2, [pc, #148]	; (8003de0 <UART_AdvFeatureConfig+0x158>)
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	0019      	movs	r1, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d60:	2240      	movs	r2, #64	; 0x40
 8003d62:	4013      	ands	r3, r2
 8003d64:	d01d      	beq.n	8003da2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	4a1d      	ldr	r2, [pc, #116]	; (8003de4 <UART_AdvFeatureConfig+0x15c>)
 8003d6e:	4013      	ands	r3, r2
 8003d70:	0019      	movs	r1, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d82:	2380      	movs	r3, #128	; 0x80
 8003d84:	035b      	lsls	r3, r3, #13
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d10b      	bne.n	8003da2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	4a15      	ldr	r2, [pc, #84]	; (8003de8 <UART_AdvFeatureConfig+0x160>)
 8003d92:	4013      	ands	r3, r2
 8003d94:	0019      	movs	r1, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003da6:	2280      	movs	r2, #128	; 0x80
 8003da8:	4013      	ands	r3, r2
 8003daa:	d00b      	beq.n	8003dc4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	4a0e      	ldr	r2, [pc, #56]	; (8003dec <UART_AdvFeatureConfig+0x164>)
 8003db4:	4013      	ands	r3, r2
 8003db6:	0019      	movs	r1, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	605a      	str	r2, [r3, #4]
  }
}
 8003dc4:	46c0      	nop			; (mov r8, r8)
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	b002      	add	sp, #8
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	fffdffff 	.word	0xfffdffff
 8003dd0:	fffeffff 	.word	0xfffeffff
 8003dd4:	fffbffff 	.word	0xfffbffff
 8003dd8:	ffff7fff 	.word	0xffff7fff
 8003ddc:	ffffefff 	.word	0xffffefff
 8003de0:	ffffdfff 	.word	0xffffdfff
 8003de4:	ffefffff 	.word	0xffefffff
 8003de8:	ff9fffff 	.word	0xff9fffff
 8003dec:	fff7ffff 	.word	0xfff7ffff

08003df0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b086      	sub	sp, #24
 8003df4:	af02      	add	r7, sp, #8
 8003df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2290      	movs	r2, #144	; 0x90
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e00:	f7fd f876 	bl	8000ef0 <HAL_GetTick>
 8003e04:	0003      	movs	r3, r0
 8003e06:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2208      	movs	r2, #8
 8003e10:	4013      	ands	r3, r2
 8003e12:	2b08      	cmp	r3, #8
 8003e14:	d10c      	bne.n	8003e30 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2280      	movs	r2, #128	; 0x80
 8003e1a:	0391      	lsls	r1, r2, #14
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	4a1a      	ldr	r2, [pc, #104]	; (8003e88 <UART_CheckIdleState+0x98>)
 8003e20:	9200      	str	r2, [sp, #0]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f000 f832 	bl	8003e8c <UART_WaitOnFlagUntilTimeout>
 8003e28:	1e03      	subs	r3, r0, #0
 8003e2a:	d001      	beq.n	8003e30 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e026      	b.n	8003e7e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2204      	movs	r2, #4
 8003e38:	4013      	ands	r3, r2
 8003e3a:	2b04      	cmp	r3, #4
 8003e3c:	d10c      	bne.n	8003e58 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2280      	movs	r2, #128	; 0x80
 8003e42:	03d1      	lsls	r1, r2, #15
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	4a10      	ldr	r2, [pc, #64]	; (8003e88 <UART_CheckIdleState+0x98>)
 8003e48:	9200      	str	r2, [sp, #0]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f000 f81e 	bl	8003e8c <UART_WaitOnFlagUntilTimeout>
 8003e50:	1e03      	subs	r3, r0, #0
 8003e52:	d001      	beq.n	8003e58 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	e012      	b.n	8003e7e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2288      	movs	r2, #136	; 0x88
 8003e5c:	2120      	movs	r1, #32
 8003e5e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	228c      	movs	r2, #140	; 0x8c
 8003e64:	2120      	movs	r1, #32
 8003e66:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2284      	movs	r2, #132	; 0x84
 8003e78:	2100      	movs	r1, #0
 8003e7a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
}
 8003e7e:	0018      	movs	r0, r3
 8003e80:	46bd      	mov	sp, r7
 8003e82:	b004      	add	sp, #16
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	46c0      	nop			; (mov r8, r8)
 8003e88:	01ffffff 	.word	0x01ffffff

08003e8c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b094      	sub	sp, #80	; 0x50
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	60f8      	str	r0, [r7, #12]
 8003e94:	60b9      	str	r1, [r7, #8]
 8003e96:	603b      	str	r3, [r7, #0]
 8003e98:	1dfb      	adds	r3, r7, #7
 8003e9a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e9c:	e0a7      	b.n	8003fee <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e9e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ea0:	3301      	adds	r3, #1
 8003ea2:	d100      	bne.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003ea4:	e0a3      	b.n	8003fee <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ea6:	f7fd f823 	bl	8000ef0 <HAL_GetTick>
 8003eaa:	0002      	movs	r2, r0
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d302      	bcc.n	8003ebc <UART_WaitOnFlagUntilTimeout+0x30>
 8003eb6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d13f      	bne.n	8003f3c <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ebc:	f3ef 8310 	mrs	r3, PRIMASK
 8003ec0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003ec4:	647b      	str	r3, [r7, #68]	; 0x44
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ecc:	f383 8810 	msr	PRIMASK, r3
}
 8003ed0:	46c0      	nop			; (mov r8, r8)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	494e      	ldr	r1, [pc, #312]	; (8004018 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003ede:	400a      	ands	r2, r1
 8003ee0:	601a      	str	r2, [r3, #0]
 8003ee2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ee4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ee8:	f383 8810 	msr	PRIMASK, r3
}
 8003eec:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eee:	f3ef 8310 	mrs	r3, PRIMASK
 8003ef2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003ef4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ef6:	643b      	str	r3, [r7, #64]	; 0x40
 8003ef8:	2301      	movs	r3, #1
 8003efa:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003efe:	f383 8810 	msr	PRIMASK, r3
}
 8003f02:	46c0      	nop			; (mov r8, r8)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	689a      	ldr	r2, [r3, #8]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	2101      	movs	r1, #1
 8003f10:	438a      	bics	r2, r1
 8003f12:	609a      	str	r2, [r3, #8]
 8003f14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f16:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f1a:	f383 8810 	msr	PRIMASK, r3
}
 8003f1e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2288      	movs	r2, #136	; 0x88
 8003f24:	2120      	movs	r1, #32
 8003f26:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	228c      	movs	r2, #140	; 0x8c
 8003f2c:	2120      	movs	r1, #32
 8003f2e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2284      	movs	r2, #132	; 0x84
 8003f34:	2100      	movs	r1, #0
 8003f36:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	e069      	b.n	8004010 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2204      	movs	r2, #4
 8003f44:	4013      	ands	r3, r2
 8003f46:	d052      	beq.n	8003fee <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	69da      	ldr	r2, [r3, #28]
 8003f4e:	2380      	movs	r3, #128	; 0x80
 8003f50:	011b      	lsls	r3, r3, #4
 8003f52:	401a      	ands	r2, r3
 8003f54:	2380      	movs	r3, #128	; 0x80
 8003f56:	011b      	lsls	r3, r3, #4
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d148      	bne.n	8003fee <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2280      	movs	r2, #128	; 0x80
 8003f62:	0112      	lsls	r2, r2, #4
 8003f64:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f66:	f3ef 8310 	mrs	r3, PRIMASK
 8003f6a:	613b      	str	r3, [r7, #16]
  return(result);
 8003f6c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003f6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f70:	2301      	movs	r3, #1
 8003f72:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	f383 8810 	msr	PRIMASK, r3
}
 8003f7a:	46c0      	nop			; (mov r8, r8)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4924      	ldr	r1, [pc, #144]	; (8004018 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003f88:	400a      	ands	r2, r1
 8003f8a:	601a      	str	r2, [r3, #0]
 8003f8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f8e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f90:	69bb      	ldr	r3, [r7, #24]
 8003f92:	f383 8810 	msr	PRIMASK, r3
}
 8003f96:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f98:	f3ef 8310 	mrs	r3, PRIMASK
 8003f9c:	61fb      	str	r3, [r7, #28]
  return(result);
 8003f9e:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fa0:	64bb      	str	r3, [r7, #72]	; 0x48
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fa6:	6a3b      	ldr	r3, [r7, #32]
 8003fa8:	f383 8810 	msr	PRIMASK, r3
}
 8003fac:	46c0      	nop			; (mov r8, r8)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	689a      	ldr	r2, [r3, #8]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2101      	movs	r1, #1
 8003fba:	438a      	bics	r2, r1
 8003fbc:	609a      	str	r2, [r3, #8]
 8003fbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fc0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc4:	f383 8810 	msr	PRIMASK, r3
}
 8003fc8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2288      	movs	r2, #136	; 0x88
 8003fce:	2120      	movs	r1, #32
 8003fd0:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	228c      	movs	r2, #140	; 0x8c
 8003fd6:	2120      	movs	r1, #32
 8003fd8:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2290      	movs	r2, #144	; 0x90
 8003fde:	2120      	movs	r1, #32
 8003fe0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2284      	movs	r2, #132	; 0x84
 8003fe6:	2100      	movs	r1, #0
 8003fe8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e010      	b.n	8004010 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	69db      	ldr	r3, [r3, #28]
 8003ff4:	68ba      	ldr	r2, [r7, #8]
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	68ba      	ldr	r2, [r7, #8]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	425a      	negs	r2, r3
 8003ffe:	4153      	adcs	r3, r2
 8004000:	b2db      	uxtb	r3, r3
 8004002:	001a      	movs	r2, r3
 8004004:	1dfb      	adds	r3, r7, #7
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	429a      	cmp	r2, r3
 800400a:	d100      	bne.n	800400e <UART_WaitOnFlagUntilTimeout+0x182>
 800400c:	e747      	b.n	8003e9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800400e:	2300      	movs	r3, #0
}
 8004010:	0018      	movs	r0, r3
 8004012:	46bd      	mov	sp, r7
 8004014:	b014      	add	sp, #80	; 0x50
 8004016:	bd80      	pop	{r7, pc}
 8004018:	fffffe5f 	.word	0xfffffe5f

0800401c <__libc_init_array>:
 800401c:	b570      	push	{r4, r5, r6, lr}
 800401e:	2600      	movs	r6, #0
 8004020:	4d0c      	ldr	r5, [pc, #48]	; (8004054 <__libc_init_array+0x38>)
 8004022:	4c0d      	ldr	r4, [pc, #52]	; (8004058 <__libc_init_array+0x3c>)
 8004024:	1b64      	subs	r4, r4, r5
 8004026:	10a4      	asrs	r4, r4, #2
 8004028:	42a6      	cmp	r6, r4
 800402a:	d109      	bne.n	8004040 <__libc_init_array+0x24>
 800402c:	2600      	movs	r6, #0
 800402e:	f000 f821 	bl	8004074 <_init>
 8004032:	4d0a      	ldr	r5, [pc, #40]	; (800405c <__libc_init_array+0x40>)
 8004034:	4c0a      	ldr	r4, [pc, #40]	; (8004060 <__libc_init_array+0x44>)
 8004036:	1b64      	subs	r4, r4, r5
 8004038:	10a4      	asrs	r4, r4, #2
 800403a:	42a6      	cmp	r6, r4
 800403c:	d105      	bne.n	800404a <__libc_init_array+0x2e>
 800403e:	bd70      	pop	{r4, r5, r6, pc}
 8004040:	00b3      	lsls	r3, r6, #2
 8004042:	58eb      	ldr	r3, [r5, r3]
 8004044:	4798      	blx	r3
 8004046:	3601      	adds	r6, #1
 8004048:	e7ee      	b.n	8004028 <__libc_init_array+0xc>
 800404a:	00b3      	lsls	r3, r6, #2
 800404c:	58eb      	ldr	r3, [r5, r3]
 800404e:	4798      	blx	r3
 8004050:	3601      	adds	r6, #1
 8004052:	e7f2      	b.n	800403a <__libc_init_array+0x1e>
 8004054:	08004178 	.word	0x08004178
 8004058:	08004178 	.word	0x08004178
 800405c:	08004178 	.word	0x08004178
 8004060:	0800417c 	.word	0x0800417c

08004064 <memset>:
 8004064:	0003      	movs	r3, r0
 8004066:	1882      	adds	r2, r0, r2
 8004068:	4293      	cmp	r3, r2
 800406a:	d100      	bne.n	800406e <memset+0xa>
 800406c:	4770      	bx	lr
 800406e:	7019      	strb	r1, [r3, #0]
 8004070:	3301      	adds	r3, #1
 8004072:	e7f9      	b.n	8004068 <memset+0x4>

08004074 <_init>:
 8004074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004076:	46c0      	nop			; (mov r8, r8)
 8004078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800407a:	bc08      	pop	{r3}
 800407c:	469e      	mov	lr, r3
 800407e:	4770      	bx	lr

08004080 <_fini>:
 8004080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004082:	46c0      	nop			; (mov r8, r8)
 8004084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004086:	bc08      	pop	{r3}
 8004088:	469e      	mov	lr, r3
 800408a:	4770      	bx	lr
