{
  "name": "<isize as intrinsics::fallback::DisjointBitOr>::disjoint_bitor",
  "safe": false,
  "callees": {},
  "adts": {},
  "path": {
    "type": "Local",
    "path": "core::<isize as intrinsics::fallback::DisjointBitOr>::disjoint_bitor"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/intrinsics/fallback.rs:133:13: 140:14",
  "src": "unsafe fn disjoint_bitor(self, other: Self) -> Self {\n                // Note that the assume here is required for UB detection in Miri!\n\n                // SAFETY: our precondition is that there are no bits in common,\n                // so this is just telling that to the backend.\n                unsafe { super::assume((self & other) == zero!($t)) };\n                self | other\n            }",
  "mir": "fn <isize as intrinsics::fallback::DisjointBitOr>::disjoint_bitor(_1: isize, _2: isize) -> isize {\n    let mut _0: isize;\n    let mut _3: bool;\n    let mut _4: isize;\n    debug self => _1;\n    debug other => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = BitAnd(_1, _2);\n        _3 = Eq(move _4, 0_isize);\n        StorageDead(_4);\n        Intrinsic(Assume(Move(_3)));\n        StorageDead(_3);\n        _0 = BitOr(_1, _2);\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}