// Seed: 1371112154
module module_0 #(
    parameter id_5 = 32'd15
) (
    output tri1 id_0
    , id_4,
    output tri0 id_1,
    output tri  id_2
);
  assign id_2 = -1'b0 >= id_4[-1'd0 : (-1'd0)<1];
  logic _id_5, id_6;
  wire id_7;
  logic [1 'b0 ^  id_5 : id_5] id_8;
  ;
  assign id_0 = {-1'd0{id_7 == id_4}};
  wire id_9;
  assign id_4 = id_8;
  assign id_4 = id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd19,
    parameter id_3 = 32'd43
) (
    input wor id_0,
    input wire _id_1,
    input wand id_2,
    output tri0 _id_3,
    input wire id_4,
    output tri0 id_5,
    output supply0 id_6,
    input tri id_7
);
  logic [1  <  !  id_3  -  1 : id_1] id_9;
  ;
  parameter id_10 = 1 < 1;
  always @(posedge id_4) #1;
  assign id_6 = id_1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign id_9 = ((~1'b0)) == id_7 ? id_9 : -1;
  wire id_11;
endmodule
