Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jan 11 15:52:45 2021
| Host         : dyna-comet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (84)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/get_spillInfo/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (84)
-------------------------------
 There are 84 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.969    -1128.579                   1835                31565        0.044        0.000                      0                31548        1.100        0.000                       0                 10232  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK_200M                                                                                    {0.000 2.500}        5.000           200.000         
  CLK_125M                                                                                  {0.000 4.000}        8.000           125.000         
  PLL_CLKFB                                                                                 {0.000 2.500}        5.000           200.000         
GMII_RX_CLK                                                                                 {0.000 4.000}        8.000           125.000         
GMII_TX_CLK                                                                                 {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN                                                                             {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M                                                                                         -1.737     -986.276                   1752                28526        0.058        0.000                      0                28526        1.100        0.000                       0                  9118  
  CLK_125M                                                                                        4.426        0.000                      0                  415        0.078        0.000                      0                  415        3.358        0.000                       0                   284  
  PLL_CLKFB                                                                                                                                                                                                                                   3.929        0.000                       0                     2  
GMII_RX_CLK                                                                                       0.645        0.000                      0                  634        0.068        0.000                      0                  634        3.600        0.000                       0                   343  
GMII_TX_CLK                                                                                      36.455        0.000                      0                  415        0.078        0.000                      0                  415       19.358        0.000                       0                   283  
SYSCLK_200MP_IN                                                                                                                                                                                                                               3.592        0.000                       0                     1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.437        0.000                      0                  928        0.062        0.000                      0                  928       15.732        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock                                                                            CLK_200M                                                                                          3.331        0.000                      0                    2        0.447        0.000                      0                    2  
CLK_125M                                                                                    CLK_200M                                                                                         -2.805       -8.306                      3                    3        1.063        0.000                      0                    3  
GMII_RX_CLK                                                                                 CLK_200M                                                                                         -2.969      -37.690                     13                   13        1.428        0.000                      0                   13  
GMII_TX_CLK                                                                                 CLK_200M                                                                                          1.387        0.000                      0                    3        1.311        0.000                      0                    3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  CLK_200M                                                                                         32.310        0.000                      0                    8                                                                        
CLK_200M                                                                                    CLK_125M                                                                                         -2.077      -41.754                     25                   25        0.101        0.000                      0                   25  
GMII_RX_CLK                                                                                 CLK_125M                                                                                          5.457        0.000                      0                   19        0.097        0.000                      0                   19  
CLK_200M                                                                                    GMII_RX_CLK                                                                                      -1.801      -50.569                     35                   35        0.044        0.000                      0                   35  
CLK_200M                                                                                    GMII_TX_CLK                                                                                       2.016        0.000                      0                   25        0.202        0.000                      0                   25  
GMII_RX_CLK                                                                                 GMII_TX_CLK                                                                                       5.549        0.000                      0                   19        0.131        0.000                      0                   19  
CLK_200M                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.333        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLK_200M                                                                                    CLK_200M                                                                                          1.016        0.000                      0                  884        0.243        0.000                      0                  884  
**async_default**                                                                           CLK_200M                                                                                    GMII_RX_CLK                                                                                      -0.688       -3.983                      7                    7        0.158        0.000                      0                    7  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.738        0.000                      0                  100        0.256        0.000                      0                  100  
**default**                                                                                 CLK_125M                                                                                                                                                                                      0.115        0.000                      0                   10                                                                        
**default**                                                                                 GMII_TX_CLK                                                                                                                                                                                  22.444        0.000                      0                    9        3.576        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :         1752  Failing Endpoints,  Worst Slack       -1.737ns,  Total Violation     -986.276ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.737ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.259ns (4.112%)  route 6.040ns (95.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.358ns = ( 6.358 - 5.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.217     1.217    top_tdc/DATA_BUF/CLK_200M
    SLICE_X66Y162        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y162        FDRE (Prop_fdre_C_Q)         0.259     1.476 r  top_tdc/DATA_BUF/DIN_reg[41]/Q
                         net (fo=32, routed)          6.040     7.516    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/din[5]
    RAMB36_X2Y66         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.358     6.358    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y66         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     6.358    
                         clock uncertainty           -0.035     6.322    
    RAMB36_X2Y66         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.543     5.779    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.779    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 -1.737    

Slack (VIOLATED) :        -1.647ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 0.259ns (4.171%)  route 5.951ns (95.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.358ns = ( 6.358 - 5.000 ) 
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.216     1.216    top_tdc/DATA_BUF/CLK_200M
    SLICE_X70Y162        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y162        FDRE (Prop_fdre_C_Q)         0.259     1.475 r  top_tdc/DATA_BUF/DIN_reg[40]/Q
                         net (fo=32, routed)          5.951     7.426    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/din[4]
    RAMB36_X2Y66         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.358     6.358    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y66         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     6.358    
                         clock uncertainty           -0.035     6.322    
    RAMB36_X2Y66         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.543     5.779    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.779    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                 -1.647    

Slack (VIOLATED) :        -1.581ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 0.259ns (4.217%)  route 5.883ns (95.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 6.356 - 5.000 ) 
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.216     1.216    top_tdc/DATA_BUF/CLK_200M
    SLICE_X62Y163        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y163        FDRE (Prop_fdre_C_Q)         0.259     1.475 r  top_tdc/DATA_BUF/DIN_reg[53]/Q
                         net (fo=32, routed)          5.883     7.358    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/din[8]
    RAMB36_X2Y63         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.356     6.356    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y63         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     6.356    
                         clock uncertainty           -0.035     6.320    
    RAMB36_X2Y63         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543     5.777    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.777    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                 -1.581    

Slack (VIOLATED) :        -1.548ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 0.259ns (4.278%)  route 5.795ns (95.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 6.302 - 5.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.217     1.217    top_tdc/DATA_BUF/CLK_200M
    SLICE_X66Y161        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y161        FDRE (Prop_fdre_C_Q)         0.259     1.476 r  top_tdc/DATA_BUF/DIN_reg[32]/Q
                         net (fo=32, routed)          5.795     7.271    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y53         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.302     6.302    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y53         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     6.302    
                         clock uncertainty           -0.035     6.266    
    RAMB36_X0Y53         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.543     5.723    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                 -1.548    

Slack (VIOLATED) :        -1.504ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 0.259ns (4.223%)  route 5.874ns (95.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 6.425 - 5.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.217     1.217    top_tdc/DATA_BUF/CLK_200M
    SLICE_X66Y161        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y161        FDRE (Prop_fdre_C_Q)         0.259     1.476 r  top_tdc/DATA_BUF/DIN_reg[32]/Q
                         net (fo=32, routed)          5.874     7.350    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/din[5]
    RAMB36_X1Y64         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.425     6.425    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y64         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     6.425    
                         clock uncertainty           -0.035     6.389    
    RAMB36_X1Y64         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.543     5.846    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.846    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 -1.504    

Slack (VIOLATED) :        -1.495ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 0.259ns (4.319%)  route 5.737ns (95.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 6.297 - 5.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.217     1.217    top_tdc/DATA_BUF/CLK_200M
    SLICE_X66Y161        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y161        FDRE (Prop_fdre_C_Q)         0.259     1.476 r  top_tdc/DATA_BUF/DIN_reg[32]/Q
                         net (fo=32, routed)          5.737     7.213    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y54         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.297     6.297    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y54         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     6.297    
                         clock uncertainty           -0.035     6.261    
    RAMB36_X0Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.543     5.718    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.718    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                 -1.495    

Slack (VIOLATED) :        -1.494ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 0.259ns (4.223%)  route 5.874ns (95.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 6.435 - 5.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.217     1.217    top_tdc/DATA_BUF/CLK_200M
    SLICE_X66Y162        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y162        FDRE (Prop_fdre_C_Q)         0.259     1.476 r  top_tdc/DATA_BUF/DIN_reg[41]/Q
                         net (fo=32, routed)          5.874     7.350    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_noinit.ram/din[5]
    RAMB36_X1Y62         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.435     6.435    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y62         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     6.435    
                         clock uncertainty           -0.035     6.399    
    RAMB36_X1Y62         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.543     5.856    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.856    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 -1.494    

Slack (VIOLATED) :        -1.488ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 0.259ns (4.226%)  route 5.869ns (95.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 6.435 - 5.000 ) 
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.216     1.216    top_tdc/DATA_BUF/CLK_200M
    SLICE_X70Y162        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y162        FDRE (Prop_fdre_C_Q)         0.259     1.475 r  top_tdc/DATA_BUF/DIN_reg[40]/Q
                         net (fo=32, routed)          5.869     7.344    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_noinit.ram/din[4]
    RAMB36_X1Y62         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.435     6.435    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y62         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     6.435    
                         clock uncertainty           -0.035     6.399    
    RAMB36_X1Y62         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.543     5.856    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.856    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                 -1.488    

Slack (VIOLATED) :        -1.484ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[13]_replica_3/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 0.259ns (3.902%)  route 6.379ns (96.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 6.677 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.220     1.220    top_tdc/DATA_BUF/CLK_200M
    SLICE_X66Y156        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y156        FDRE (Prop_fdre_C_Q)         0.259     1.479 r  top_tdc/DATA_BUF/FD_RESET_A_replica/Q
                         net (fo=312, routed)         6.379     7.858    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/reg_sysrstA_repN_alias
    SLICE_X8Y44          FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[13]_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.677     6.677    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y44          FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[13]_replica_3/C
                         clock pessimism              0.013     6.690    
                         clock uncertainty           -0.035     6.655    
    SLICE_X8Y44          FDRE (Setup_fdre_C_R)       -0.281     6.374    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[13]_replica_3
  -------------------------------------------------------------------
                         required time                          6.374    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                 -1.484    

Slack (VIOLATED) :        -1.475ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 0.259ns (4.280%)  route 5.793ns (95.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.373ns = ( 6.373 - 5.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.217     1.217    top_tdc/DATA_BUF/CLK_200M
    SLICE_X66Y162        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y162        FDRE (Prop_fdre_C_Q)         0.259     1.476 r  top_tdc/DATA_BUF/DIN_reg[36]/Q
                         net (fo=32, routed)          5.793     7.269    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/din[0]
    RAMB36_X3Y65         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.373     6.373    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y65         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     6.373    
                         clock uncertainty           -0.035     6.337    
    RAMB36_X3Y65         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543     5.794    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.794    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                 -1.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/eepOpReq/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irWrData_3/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.273%)  route 0.161ns (61.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.532     0.532    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X76Y168        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/eepOpReq/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y168        FDRE (Prop_fdre_C_Q)         0.100     0.632 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/eepOpReq/Q
                         net (fo=18, routed)          0.161     0.793    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/eepOpReq
    SLICE_X80Y168        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irWrData_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.733     0.733    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X80Y168        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irWrData_3/C
                         clock pessimism             -0.008     0.725    
    SLICE_X80Y168        FDRE (Hold_fdre_C_CE)        0.010     0.735    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irWrData_3
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txStart_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_txStart_3/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.919%)  route 0.103ns (53.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.533     0.533    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X53Y177        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txStart_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y177        FDRE (Prop_fdre_C_Q)         0.091     0.624 r  nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txStart_1/Q
                         net (fo=2, routed)           0.103     0.727    nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txStart[1]
    SLICE_X52Y178        SRL16E                                       r  nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_txStart_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.731     0.731    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X52Y178        SRL16E                                       r  nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_txStart_3/CLK
                         clock pessimism             -0.185     0.546    
    SLICE_X52Y178        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.664    nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_txStart_3
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegL_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP/ECIF_RX/YOUR_MAC_13/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.157ns (48.316%)  route 0.168ns (51.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.536     0.536    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X79Y188        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegL_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y188        FDRE (Prop_fdre_C_Q)         0.091     0.627 r  nolabel_line168/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegL_5/Q
                         net (fo=3, routed)           0.168     0.795    nolabel_line168/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegL[5]
    SLICE_X84Y189        LUT3 (Prop_lut3_I2_O)        0.066     0.861 r  nolabel_line168/SiTCP/SiTCP/SiTCP/ECIF_RX/mux4111/O
                         net (fo=1, routed)           0.000     0.861    nolabel_line168/SiTCP/SiTCP/SiTCP/ECIF_RX/SRVR_MAC_MNL[47]_YOUR_MAC[47]_mux_215_OUT[13]
    SLICE_X84Y189        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP/ECIF_RX/YOUR_MAC_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.742     0.742    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X84Y189        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP/ECIF_RX/YOUR_MAC_13/C
                         clock pessimism             -0.008     0.734    
    SLICE_X84Y189        FDCE (Hold_fdce_C_D)         0.060     0.794    nolabel_line168/SiTCP/SiTCP/SiTCP/ECIF_RX/YOUR_MAC_13
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.590     0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X63Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y134        FDRE (Prop_fdre_C_Q)         0.100     0.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.096     0.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X62Y134        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.807     0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y134        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.206     0.601    
    SLICE_X62Y134        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.744%)  route 0.104ns (53.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.590     0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X61Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y133        FDRE (Prop_fdre_C_Q)         0.091     0.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/Q
                         net (fo=1, routed)           0.104     0.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X62Y134        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.807     0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y134        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.188     0.619    
    SLICE_X62Y134        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.100ns (18.063%)  route 0.454ns (81.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.634     0.634    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X123Y114       FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y114       FDRE (Prop_fdre_C_Q)         0.100     0.734 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[2]_rep/Q
                         net (fo=16, routed)          0.454     1.188    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ADDRARDADDR[2]
    RAMB36_X4Y19         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.961     0.961    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y19         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.028     0.933    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.116    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/shifted_data_in_reg[8][63]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.559%)  route 0.144ns (57.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.639     0.639    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y136        FDRE                                         r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDRE (Prop_fdre_C_Q)         0.107     0.746 r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][63]/Q
                         net (fo=1, routed)           0.144     0.890    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[9]
    RAMB36_X0Y27         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.892     0.892    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y27         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.188     0.704    
    RAMB36_X0Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.111     0.815    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[4]_rep__17/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[308].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.394%)  route 0.199ns (66.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.594     0.594    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y110        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[4]_rep__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.100     0.694 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[4]_rep__17/Q
                         net (fo=16, routed)          0.199     0.893    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[308].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[4]
    RAMB36_X2Y22         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[308].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.840     0.840    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[308].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y22         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[308].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.205     0.635    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.818    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[308].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/bank1MemWen/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.417%)  route 0.115ns (53.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.578     0.578    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X9Y206         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/bank1MemWen/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y206         FDRE (Prop_fdre_C_Q)         0.100     0.678 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/bank1MemWen/Q
                         net (fo=1, routed)           0.115     0.793    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/bank1MemWen
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.812     0.812    nolabel_line168/SiTCP/SiTCP/CLK
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.191     0.621    
    RAMB18_X0Y83         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.717    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[277].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.043%)  route 0.203ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.648     0.648    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X105Y76        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDRE (Prop_fdre_C_Q)         0.100     0.748 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__15/Q
                         net (fo=16, routed)          0.203     0.951    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[277].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[0]
    RAMB36_X3Y15         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[277].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.915     0.915    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[277].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y15         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[277].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.226     0.689    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.872    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[277].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line168/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y56    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y56    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y27    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y27    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y27    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y27    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X2Y66    nolabel_line168/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y60    nolabel_line168/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         5.000       2.975      RAMB36_X1Y15    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[358].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         5.000       2.975      RAMB36_X1Y15    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[358].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  nolabel_line168/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line168/PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line168/PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y135   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y135   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y135   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y135   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line168/PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line168/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        4.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.311ns (9.356%)  route 3.013ns (90.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 12.153 - 8.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.297    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X58Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.259     4.556 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.303     5.859    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X9Y195         LUT3 (Prop_lut3_I1_O)        0.052     5.911 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           1.710     7.621    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.359    12.153    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.294    12.447    
                         clock uncertainty           -0.064    12.383    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.336    12.047    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         12.047    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.345ns (10.701%)  route 2.879ns (89.299%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 12.153 - 8.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.283     4.358    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y215         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y215         FDRE (Prop_fdre_C_Q)         0.259     4.617 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/Q
                         net (fo=5, routed)           0.549     5.166    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[10]
    SLICE_X8Y212         LUT2 (Prop_lut2_I1_O)        0.043     5.209 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut<5>/O
                         net (fo=2, routed)           0.336     5.545    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut[5]
    SLICE_X10Y212        LUT3 (Prop_lut3_I1_O)        0.043     5.588 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_765/O
                         net (fo=1, routed)           1.993     7.582    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_378
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.359    12.153    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.281    12.434    
                         clock uncertainty           -0.064    12.370    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    12.042    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.259ns (9.344%)  route 2.513ns (90.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 12.153 - 8.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.283     4.358    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y215         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y215         FDRE (Prop_fdre_C_Q)         0.259     4.617 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/Q
                         net (fo=5, routed)           2.513     7.130    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[9]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.359    12.153    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.281    12.434    
                         clock uncertainty           -0.064    12.370    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    11.954    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.259ns (9.656%)  route 2.423ns (90.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 12.153 - 8.000 ) 
    Source Clock Delay      (SCD):    4.359ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.284     4.359    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y214         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y214         FDRE (Prop_fdre_C_Q)         0.259     4.618 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_6/Q
                         net (fo=5, routed)           2.423     7.041    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[6]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.359    12.153    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.281    12.434    
                         clock uncertainty           -0.064    12.370    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416    11.954    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.223ns (8.447%)  route 2.417ns (91.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 12.159 - 8.000 ) 
    Source Clock Delay      (SCD):    4.361ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.286     4.361    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y213         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y213         FDCE (Prop_fdce_C_Q)         0.223     4.584 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_7/Q
                         net (fo=3, routed)           2.417     7.001    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[7]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.365    12.159    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism              0.281    12.440    
                         clock uncertainty           -0.064    12.375    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416    11.959    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.223ns (8.472%)  route 2.409ns (91.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 12.159 - 8.000 ) 
    Source Clock Delay      (SCD):    4.361ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.286     4.361    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y213         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y213         FDCE (Prop_fdce_C_Q)         0.223     4.584 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_6/Q
                         net (fo=3, routed)           2.409     6.993    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[6]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.365    12.159    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism              0.281    12.440    
                         clock uncertainty           -0.064    12.375    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416    11.959    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  4.966    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.223ns (8.636%)  route 2.359ns (91.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 12.159 - 8.000 ) 
    Source Clock Delay      (SCD):    4.361ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.286     4.361    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y213         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y213         FDCE (Prop_fdce_C_Q)         0.223     4.584 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/Q
                         net (fo=3, routed)           2.359     6.943    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[5]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.365    12.159    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism              0.281    12.440    
                         clock uncertainty           -0.064    12.375    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    11.959    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.259ns (10.350%)  route 2.243ns (89.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 12.153 - 8.000 ) 
    Source Clock Delay      (SCD):    4.361ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.286     4.361    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y213         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDRE (Prop_fdre_C_Q)         0.259     4.620 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/Q
                         net (fo=5, routed)           2.243     6.863    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[1]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.359    12.153    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.281    12.434    
                         clock uncertainty           -0.064    12.370    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.416    11.954    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.223ns (8.918%)  route 2.278ns (91.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 12.159 - 8.000 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.287     4.362    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y212         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDCE (Prop_fdce_C_Q)         0.223     4.585 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_1/Q
                         net (fo=3, routed)           2.278     6.863    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[1]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.365    12.159    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism              0.281    12.440    
                         clock uncertainty           -0.064    12.375    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416    11.959    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.223ns (8.932%)  route 2.274ns (91.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 12.159 - 8.000 ) 
    Source Clock Delay      (SCD):    4.359ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.284     4.359    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y214         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y214         FDCE (Prop_fdce_C_Q)         0.223     4.582 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/Q
                         net (fo=3, routed)           2.274     6.856    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[9]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.365    12.159    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism              0.281    12.440    
                         clock uncertainty           -0.064    12.375    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    11.959    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  5.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.637%)  route 0.206ns (67.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.610     0.610    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.576     1.854    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y210         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y210         FDCE (Prop_fdce_C_Q)         0.100     1.954 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/Q
                         net (fo=5, routed)           0.206     2.160    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[5]
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.374    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.474     1.900    
    RAMB18_X0Y82         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.083    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.637%)  route 0.206ns (67.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.610     0.610    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.576     1.854    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y210         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y210         FDCE (Prop_fdce_C_Q)         0.100     1.954 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/Q
                         net (fo=5, routed)           0.206     2.160    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[5]
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.374    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.474     1.900    
    RAMB18_X0Y83         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.083    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.923%)  route 0.213ns (68.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.610     0.610    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.577     1.855    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y209         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y209         FDCE (Prop_fdce_C_Q)         0.100     1.955 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/Q
                         net (fo=5, routed)           0.213     2.168    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[1]
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.374    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.474     1.900    
    RAMB18_X0Y82         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.083    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.923%)  route 0.213ns (68.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.610     0.610    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.577     1.855    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y209         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y209         FDCE (Prop_fdce_C_Q)         0.100     1.955 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/Q
                         net (fo=5, routed)           0.213     2.168    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[1]
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.374    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.474     1.900    
    RAMB18_X0Y83         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.083    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.583%)  route 0.217ns (68.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.610     0.610    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.577     1.855    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y209         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y209         FDCE (Prop_fdce_C_Q)         0.100     1.955 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/Q
                         net (fo=5, routed)           0.217     2.172    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[3]
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.374    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.474     1.900    
    RAMB18_X0Y82         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.083    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.583%)  route 0.217ns (68.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.610     0.610    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.577     1.855    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y209         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y209         FDCE (Prop_fdce_C_Q)         0.100     1.955 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/Q
                         net (fo=5, routed)           0.217     2.172    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[3]
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.374    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.474     1.900    
    RAMB18_X0Y83         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.083    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.553%)  route 0.217ns (68.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.610     0.610    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.577     1.855    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y209         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y209         FDCE (Prop_fdce_C_Q)         0.100     1.955 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/Q
                         net (fo=5, routed)           0.217     2.172    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[2]
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.374    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.474     1.900    
    RAMB18_X0Y82         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.083    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.553%)  route 0.217ns (68.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.610     0.610    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.577     1.855    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y209         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y209         FDCE (Prop_fdce_C_Q)         0.100     1.955 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/Q
                         net (fo=5, routed)           0.217     2.172    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[2]
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.374    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.474     1.900    
    RAMB18_X0Y83         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.083    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/sfdDec/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.812%)  route 0.079ns (38.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.610     0.610    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.577     1.855    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y209         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y209         FDCE (Prop_fdce_C_Q)         0.100     1.955 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/Q
                         net (fo=5, routed)           0.079     2.034    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[2]
    SLICE_X8Y209         LUT3 (Prop_lut3_I0_O)        0.028     2.062 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[2]_PWR_4_o_equal_78_o<2>1/O
                         net (fo=1, routed)           0.000     2.062    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[2]_PWR_4_o_equal_78_o
    SLICE_X8Y209         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/sfdDec/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.782     2.343    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y209         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/sfdDec/C
                         clock pessimism             -0.477     1.866    
    SLICE_X8Y209         FDRE (Hold_fdre_C_D)         0.087     1.953    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/sfdDec
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.253ns (66.019%)  route 0.130ns (33.981%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.610     0.610    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.592     1.870    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y199         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y199         FDCE (Prop_fdce_C_Q)         0.100     1.970 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/Q
                         net (fo=1, routed)           0.130     2.100    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt[7]
    SLICE_X9Y199         LUT2 (Prop_lut2_I1_O)        0.028     2.128 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<7>/O
                         net (fo=1, routed)           0.000     2.128    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[7]
    SLICE_X9Y199         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.212 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.212    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[7]
    SLICE_X9Y200         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.253 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_xor<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.253    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt8
    SLICE_X9Y200         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.784     2.345    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y200         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/C
                         clock pessimism             -0.283     2.062    
    SLICE_X9Y200         FDCE (Hold_fdce_C_D)         0.071     2.133    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line168/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y57    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y82    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y83    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y57    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line168/GMIIMUX/I1
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y3  nolabel_line168/PLLE2_BASE/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181   nolabel_line168/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y3  nolabel_line168/PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y212   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y212   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X15Y199   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X15Y199   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X11Y213   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         4.000       3.600      SLICE_X9Y184    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X10Y207   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_8/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X15Y200   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X12Y215   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X14Y201   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y212   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y212   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X10Y207   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X10Y207   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X12Y207   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X12Y207   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X11Y208   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X11Y208   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X10Y207   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X10Y207   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB
  To Clock:  PLL_CLKFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line168/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  nolabel_line168/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  nolabel_line168/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  nolabel_line168/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  nolabel_line168/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 1.254ns (20.782%)  route 4.781ns (79.218%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         1.254     6.754 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           4.781    11.535    nolabel_line168/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X38Y161        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.150    12.225    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X38Y161        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    12.225    
                         clock uncertainty           -0.035    12.190    
    SLICE_X38Y161        FDRE (Setup_fdre_C_D)       -0.010    12.180    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         12.180    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 1.240ns (20.056%)  route 4.941ns (79.944%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           4.941    11.681    nolabel_line168/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X14Y140        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.334    12.409    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y140        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.035    12.374    
    SLICE_X14Y140        FDRE (Setup_fdre_C_D)       -0.002    12.372    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 1.203ns (20.310%)  route 4.721ns (79.690%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.219ns = ( 12.219 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         1.203     6.703 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           4.721    11.424    nolabel_line168/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X36Y171        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.144    12.219    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X36Y171        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    12.219    
                         clock uncertainty           -0.035    12.184    
    SLICE_X36Y171        FDRE (Setup_fdre_C_D)       -0.022    12.162    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 1.255ns (21.112%)  route 4.688ns (78.888%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 12.224 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           4.688    11.442    nolabel_line168/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X38Y164        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.149    12.224    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X38Y164        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.224    
                         clock uncertainty           -0.035    12.189    
    SLICE_X38Y164        FDRE (Setup_fdre_C_D)       -0.002    12.187    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 1.239ns (20.908%)  route 4.688ns (79.092%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.239     6.739 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           4.688    11.427    nolabel_line168/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X38Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.150    12.225    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X38Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    12.225    
                         clock uncertainty           -0.035    12.190    
    SLICE_X38Y163        FDRE (Setup_fdre_C_D)       -0.010    12.180    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         12.180    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 1.237ns (20.922%)  route 4.676ns (79.078%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.237     6.737 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           4.676    11.413    nolabel_line168/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X38Y161        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.150    12.225    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X38Y161        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    12.225    
                         clock uncertainty           -0.035    12.190    
    SLICE_X38Y161        FDRE (Setup_fdre_C_D)       -0.002    12.188    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.262ns (21.462%)  route 4.617ns (78.538%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 12.215 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         1.262     6.762 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           4.617    11.379    nolabel_line168/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X38Y173        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.140    12.215    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X38Y173        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    12.215    
                         clock uncertainty           -0.035    12.180    
    SLICE_X38Y173        FDRE (Setup_fdre_C_D)       -0.002    12.178    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         12.178    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 1.266ns (21.782%)  route 4.546ns (78.218%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 12.227 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         1.266     6.766 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           4.546    11.312    nolabel_line168/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X38Y159        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.152    12.227    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X38Y159        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    12.227    
                         clock uncertainty           -0.035    12.192    
    SLICE_X38Y159        FDRE (Setup_fdre_C_D)       -0.010    12.182    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 1.251ns (22.043%)  route 4.424ns (77.957%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 12.227 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         1.251     6.751 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           4.424    11.174    nolabel_line168/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X38Y159        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.152    12.227    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X38Y159        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    12.227    
                         clock uncertainty           -0.035    12.192    
    SLICE_X38Y159        FDRE (Setup_fdre_C_D)       -0.002    12.190    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.830ns (23.149%)  route 2.754ns (76.851%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 10.146 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     6.330 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           2.754     9.083    nolabel_line168/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X38Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.575    10.146    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X38Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    10.146    
                         clock uncertainty           -0.035    10.111    
    SLICE_X38Y163        FDRE (Setup_fdre_C_D)       -0.009    10.102    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         10.102    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  1.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.256ns (77.881%)  route 0.073ns (22.119%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y199        FDRE (Prop_fdre_C_Q)         0.100     2.215 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/Q
                         net (fo=26, routed)          0.072     2.287    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[1]
    SLICE_X61Y199        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.115     2.402 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.403    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X61Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.444 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.444    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[4]
    SLICE_X61Y200        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.734     2.544    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y200        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_4/C
                         clock pessimism             -0.239     2.305    
    SLICE_X61Y200        FDRE (Hold_fdre_C_D)         0.071     2.376    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_4
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.267ns (78.598%)  route 0.073ns (21.402%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y199        FDRE (Prop_fdre_C_Q)         0.100     2.215 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/Q
                         net (fo=26, routed)          0.072     2.287    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[1]
    SLICE_X61Y199        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.115     2.402 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.403    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X61Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.455 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.455    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[6]
    SLICE_X61Y200        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.734     2.544    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y200        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_6/C
                         clock pessimism             -0.239     2.305    
    SLICE_X61Y200        FDRE (Hold_fdre_C_D)         0.071     2.376    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_6
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_8/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_16/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (36.004%)  route 0.228ns (63.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.529     2.100    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X65Y200        FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y200        FDSE (Prop_fdse_C_Q)         0.100     2.200 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_8/Q
                         net (fo=2, routed)           0.228     2.428    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[8]
    SLICE_X65Y199        LUT6 (Prop_lut6_I0_O)        0.028     2.456 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd16b[7]_fcsCal[8]_XOR_106_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.456    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd16b[7]_fcsCal[8]_XOR_106_o
    SLICE_X65Y199        FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X65Y199        FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_16/C
                         clock pessimism             -0.239     2.313    
    SLICE_X65Y199        FDSE (Hold_fdse_C_D)         0.060     2.373    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_16
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.275ns (79.090%)  route 0.073ns (20.910%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y199        FDRE (Prop_fdre_C_Q)         0.100     2.215 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/Q
                         net (fo=26, routed)          0.072     2.287    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[1]
    SLICE_X61Y199        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.115     2.402 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.403    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X61Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.463 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.463    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[5]
    SLICE_X61Y200        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.734     2.544    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y200        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/C
                         clock pessimism             -0.239     2.305    
    SLICE_X61Y200        FDRE (Hold_fdre_C_D)         0.071     2.376    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.091ns (32.911%)  route 0.186ns (67.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X57Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDRE (Prop_fdre_C_Q)         0.091     2.206 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_7/Q
                         net (fo=1, routed)           0.186     2.392    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orData[7]
    SLICE_X56Y203        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.733     2.543    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X56Y203        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7/C
                         clock pessimism             -0.239     2.304    
    SLICE_X56Y203        FDRE (Hold_fdre_C_D)        -0.001     2.303    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.280ns (79.386%)  route 0.073ns (20.614%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y199        FDRE (Prop_fdre_C_Q)         0.100     2.215 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/Q
                         net (fo=26, routed)          0.072     2.287    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[1]
    SLICE_X61Y199        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.115     2.402 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.403    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X61Y200        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.468 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.468    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[7]
    SLICE_X61Y200        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.734     2.544    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y200        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_7/C
                         clock pessimism             -0.239     2.305    
    SLICE_X61Y200        FDRE (Hold_fdre_C_D)         0.071     2.376    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_7
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.281ns (79.445%)  route 0.073ns (20.555%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y199        FDRE (Prop_fdre_C_Q)         0.100     2.215 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/Q
                         net (fo=26, routed)          0.072     2.287    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[1]
    SLICE_X61Y199        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.115     2.402 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.403    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X61Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.428 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.428    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[7]
    SLICE_X61Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.469 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.469    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[8]
    SLICE_X61Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.734     2.544    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8/C
                         clock pessimism             -0.239     2.305    
    SLICE_X61Y201        FDRE (Hold_fdre_C_D)         0.071     2.376    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_30/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_13/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.146ns (41.993%)  route 0.202ns (58.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.542     2.113    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X66Y198        FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y198        FDSE (Prop_fdse_C_Q)         0.118     2.231 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_30/Q
                         net (fo=9, routed)           0.202     2.433    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[30]
    SLICE_X68Y200        LUT6 (Prop_lut6_I3_O)        0.028     2.461 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd13b[7]_fcsCal[5]_XOR_109_o_xo<0>/O
                         net (fo=1, routed)           0.000     2.461    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd13b[7]_fcsCal[5]_XOR_109_o
    SLICE_X68Y200        FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.733     2.543    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X68Y200        FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_13/C
                         clock pessimism             -0.239     2.304    
    SLICE_X68Y200        FDSE (Hold_fdse_C_D)         0.060     2.364    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_13
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.861%)  route 0.224ns (69.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.545     2.116    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X53Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y199        FDRE (Prop_fdre_C_Q)         0.100     2.216 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_2/Q
                         net (fo=1, routed)           0.224     2.440    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orData[2]
    SLICE_X50Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.734     2.544    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X50Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_2/C
                         clock pessimism             -0.239     2.305    
    SLICE_X50Y204        FDRE (Hold_fdre_C_D)         0.037     2.342    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_2
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.387%)  route 0.244ns (65.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.530     2.101    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y200        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y200        FDRE (Prop_fdre_C_Q)         0.100     2.201 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_7/Q
                         net (fo=5, routed)           0.244     2.445    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[7]
    SLICE_X60Y199        LUT6 (Prop_lut6_I5_O)        0.028     2.473 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[12]_GND_11_o_equal_104_o<12>1/O
                         net (fo=1, routed)           0.000     2.473    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[12]_GND_11_o_equal_104_o
    SLICE_X60Y199        FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X60Y199        FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero/C
                         clock pessimism             -0.239     2.314    
    SLICE_X60Y199        FDSE (Hold_fdse_C_D)         0.060     2.374    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y41   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y3  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X81Y196  nolabel_line168/RX_CNT_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X81Y196  nolabel_line168/RX_CNT_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X41Y201  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X41Y201  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X36Y204  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X41Y201  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X41Y201  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X39Y201  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X60Y198  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X62Y198  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X60Y198  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X62Y198  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X62Y197  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X62Y198  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X64Y197  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlTim/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X63Y196  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxU4Rcvd/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X57Y199  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X54Y198  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X82Y196  nolabel_line168/RX_CNT_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X82Y196  nolabel_line168/RX_CNT_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line168/RX_CNT_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line168/RX_CNT_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line168/RX_CNT_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line168/RX_CNT_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line168/RX_CNT_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line168/RX_CNT_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line168/RX_CNT_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line168/RX_CNT_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       36.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.455ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.311ns (9.356%)  route 3.013ns (90.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 44.127 - 40.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.224    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X58Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.259     4.483 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.303     5.786    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X9Y195         LUT3 (Prop_lut3_I1_O)        0.052     5.838 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           1.710     7.548    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.359    44.127    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.247    44.374    
                         clock uncertainty           -0.035    44.339    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.336    44.003    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         44.003    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                 36.455    

Slack (MET) :             36.489ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.345ns (10.701%)  route 2.879ns (89.299%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 44.127 - 40.000 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.283     4.285    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y215         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y215         FDRE (Prop_fdre_C_Q)         0.259     4.544 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/Q
                         net (fo=5, routed)           0.549     5.093    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[10]
    SLICE_X8Y212         LUT2 (Prop_lut2_I1_O)        0.043     5.136 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut<5>/O
                         net (fo=2, routed)           0.336     5.472    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut[5]
    SLICE_X10Y212        LUT3 (Prop_lut3_I1_O)        0.043     5.515 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_765/O
                         net (fo=1, routed)           1.993     7.509    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_378
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.359    44.127    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.234    44.361    
                         clock uncertainty           -0.035    44.326    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.998    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.998    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 36.489    

Slack (MET) :             36.853ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.259ns (9.344%)  route 2.513ns (90.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 44.127 - 40.000 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.283     4.285    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y215         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y215         FDRE (Prop_fdre_C_Q)         0.259     4.544 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/Q
                         net (fo=5, routed)           2.513     7.057    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[9]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.359    44.127    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.234    44.361    
                         clock uncertainty           -0.035    44.326    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    43.910    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.910    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                 36.853    

Slack (MET) :             36.942ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.259ns (9.656%)  route 2.423ns (90.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 44.127 - 40.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.284     4.286    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y214         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y214         FDRE (Prop_fdre_C_Q)         0.259     4.545 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_6/Q
                         net (fo=5, routed)           2.423     6.968    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[6]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.359    44.127    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.234    44.361    
                         clock uncertainty           -0.035    44.326    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416    43.910    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.910    
                         arrival time                          -6.968    
  -------------------------------------------------------------------
                         slack                                 36.942    

Slack (MET) :             36.987ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.223ns (8.447%)  route 2.417ns (91.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.132ns = ( 44.132 - 40.000 ) 
    Source Clock Delay      (SCD):    4.288ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.286     4.288    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y213         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y213         FDCE (Prop_fdce_C_Q)         0.223     4.511 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_7/Q
                         net (fo=3, routed)           2.417     6.928    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[7]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.365    44.132    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism              0.234    44.367    
                         clock uncertainty           -0.035    44.331    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416    43.915    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.915    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                 36.987    

Slack (MET) :             36.995ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.223ns (8.472%)  route 2.409ns (91.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.132ns = ( 44.132 - 40.000 ) 
    Source Clock Delay      (SCD):    4.288ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.286     4.288    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y213         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y213         FDCE (Prop_fdce_C_Q)         0.223     4.511 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_6/Q
                         net (fo=3, routed)           2.409     6.920    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[6]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.365    44.132    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism              0.234    44.367    
                         clock uncertainty           -0.035    44.331    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416    43.915    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.915    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 36.995    

Slack (MET) :             37.045ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.223ns (8.636%)  route 2.359ns (91.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.132ns = ( 44.132 - 40.000 ) 
    Source Clock Delay      (SCD):    4.288ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.286     4.288    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y213         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y213         FDCE (Prop_fdce_C_Q)         0.223     4.511 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/Q
                         net (fo=3, routed)           2.359     6.870    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[5]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.365    44.132    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism              0.234    44.367    
                         clock uncertainty           -0.035    44.331    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    43.915    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.915    
                         arrival time                          -6.870    
  -------------------------------------------------------------------
                         slack                                 37.045    

Slack (MET) :             37.120ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.259ns (10.350%)  route 2.243ns (89.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 44.127 - 40.000 ) 
    Source Clock Delay      (SCD):    4.288ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.286     4.288    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y213         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDRE (Prop_fdre_C_Q)         0.259     4.547 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/Q
                         net (fo=5, routed)           2.243     6.790    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[1]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.359    44.127    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.234    44.361    
                         clock uncertainty           -0.035    44.326    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.416    43.910    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.910    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                 37.120    

Slack (MET) :             37.126ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.223ns (8.918%)  route 2.278ns (91.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.132ns = ( 44.132 - 40.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.287     4.289    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y212         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDCE (Prop_fdce_C_Q)         0.223     4.512 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_1/Q
                         net (fo=3, routed)           2.278     6.790    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[1]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.365    44.132    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism              0.234    44.367    
                         clock uncertainty           -0.035    44.331    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416    43.915    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.915    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                 37.126    

Slack (MET) :             37.133ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.223ns (8.932%)  route 2.274ns (91.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.132ns = ( 44.132 - 40.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.284     4.286    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y214         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y214         FDCE (Prop_fdce_C_Q)         0.223     4.509 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/Q
                         net (fo=3, routed)           2.274     6.783    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[9]
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.365    44.132    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y57         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism              0.234    44.367    
                         clock uncertainty           -0.035    44.331    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    43.915    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.915    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                 37.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.637%)  route 0.206ns (67.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.576     1.984    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y210         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y210         FDCE (Prop_fdce_C_Q)         0.100     2.084 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/Q
                         net (fo=5, routed)           0.206     2.290    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[5]
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.428     2.029    
    RAMB18_X0Y82         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.212    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.637%)  route 0.206ns (67.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.576     1.984    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y210         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y210         FDCE (Prop_fdce_C_Q)         0.100     2.084 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/Q
                         net (fo=5, routed)           0.206     2.290    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[5]
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.428     2.029    
    RAMB18_X0Y83         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.212    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.923%)  route 0.213ns (68.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.577     1.985    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y209         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y209         FDCE (Prop_fdce_C_Q)         0.100     2.085 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/Q
                         net (fo=5, routed)           0.213     2.298    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[1]
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.428     2.029    
    RAMB18_X0Y82         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.212    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.923%)  route 0.213ns (68.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.577     1.985    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y209         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y209         FDCE (Prop_fdce_C_Q)         0.100     2.085 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/Q
                         net (fo=5, routed)           0.213     2.298    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[1]
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.428     2.029    
    RAMB18_X0Y83         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.212    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.583%)  route 0.217ns (68.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.577     1.985    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y209         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y209         FDCE (Prop_fdce_C_Q)         0.100     2.085 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/Q
                         net (fo=5, routed)           0.217     2.301    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[3]
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.428     2.029    
    RAMB18_X0Y82         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.212    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.583%)  route 0.217ns (68.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.577     1.985    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y209         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y209         FDCE (Prop_fdce_C_Q)         0.100     2.085 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/Q
                         net (fo=5, routed)           0.217     2.301    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[3]
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.428     2.029    
    RAMB18_X0Y83         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.212    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.553%)  route 0.217ns (68.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.577     1.985    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y209         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y209         FDCE (Prop_fdce_C_Q)         0.100     2.085 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/Q
                         net (fo=5, routed)           0.217     2.302    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[2]
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y82         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.428     2.029    
    RAMB18_X0Y82         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.212    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.553%)  route 0.217ns (68.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.577     1.985    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y209         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y209         FDCE (Prop_fdce_C_Q)         0.100     2.085 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/Q
                         net (fo=5, routed)           0.217     2.302    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[2]
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y83         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.428     2.029    
    RAMB18_X0Y83         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.212    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/sfdDec/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.812%)  route 0.079ns (38.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.577     1.985    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y209         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y209         FDCE (Prop_fdce_C_Q)         0.100     2.085 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/Q
                         net (fo=5, routed)           0.079     2.164    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[2]
    SLICE_X8Y209         LUT3 (Prop_lut3_I0_O)        0.028     2.192 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[2]_PWR_4_o_equal_78_o<2>1/O
                         net (fo=1, routed)           0.000     2.192    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[2]_PWR_4_o_equal_78_o
    SLICE_X8Y209         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/sfdDec/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.782     2.427    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y209         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/sfdDec/C
                         clock pessimism             -0.431     1.996    
    SLICE_X8Y209         FDRE (Hold_fdre_C_D)         0.087     2.083    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/sfdDec
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.253ns (66.019%)  route 0.130ns (33.981%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.592     2.000    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y199         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y199         FDCE (Prop_fdce_C_Q)         0.100     2.100 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/Q
                         net (fo=1, routed)           0.130     2.229    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt[7]
    SLICE_X9Y199         LUT2 (Prop_lut2_I1_O)        0.028     2.257 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<7>/O
                         net (fo=1, routed)           0.000     2.257    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[7]
    SLICE_X9Y199         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.341 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.342    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[7]
    SLICE_X9Y200         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.383 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_xor<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.383    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt8
    SLICE_X9Y200         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.784     2.429    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y200         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/C
                         clock pessimism             -0.237     2.192    
    SLICE_X9Y200         FDCE (Hold_fdce_C_D)         0.071     2.263    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_TX_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GMII_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         40.000      37.905     RAMB18_X0Y57   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y82   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y83   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y57   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1  nolabel_line168/GMIIMUX/I0
Min Period        n/a     ODDR/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y181  nolabel_line168/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y168  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y164  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y170  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y171  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y212  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y212  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X12Y215  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X13Y215  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X15Y199  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X15Y199  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X53Y195  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X53Y196  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X11Y213  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         20.000      19.600     SLICE_X9Y184   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y212  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y212  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.350         20.000      19.650     SLICE_X12Y207  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X11Y208  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X12Y207  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X12Y207  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X12Y207  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X11Y208  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X15Y200  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X15Y198  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line168/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.822ns (23.244%)  route 2.714ns (76.756%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 36.743 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDRE (Prop_fdre_C_Q)         0.204     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.912     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y138        LUT4 (Prop_lut4_I3_O)        0.133     5.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.646     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X91Y139        LUT6 (Prop_lut6_I1_O)        0.132     6.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X91Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.688     7.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X87Y137        LUT5 (Prop_lut5_I1_O)        0.043     7.344 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.468     7.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y136        LUT3 (Prop_lut3_I1_O)        0.043     7.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.856    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X84Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.551    37.294    
                         clock uncertainty           -0.035    37.259    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)        0.034    37.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.293    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                 29.437    

Slack (MET) :             29.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.822ns (23.278%)  route 2.709ns (76.722%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 36.743 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDRE (Prop_fdre_C_Q)         0.204     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.912     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y138        LUT4 (Prop_lut4_I3_O)        0.133     5.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.646     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X91Y139        LUT6 (Prop_lut6_I1_O)        0.132     6.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X91Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.688     7.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X87Y137        LUT5 (Prop_lut5_I1_O)        0.043     7.344 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.463     7.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y136        LUT3 (Prop_lut3_I1_O)        0.043     7.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X84Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.551    37.294    
                         clock uncertainty           -0.035    37.259    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)        0.033    37.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.292    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                 29.441    

Slack (MET) :             29.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.822ns (23.232%)  route 2.716ns (76.768%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 36.743 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDRE (Prop_fdre_C_Q)         0.204     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.912     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y138        LUT4 (Prop_lut4_I3_O)        0.133     5.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.646     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X91Y139        LUT6 (Prop_lut6_I1_O)        0.132     6.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X91Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.688     7.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X87Y137        LUT5 (Prop_lut5_I1_O)        0.043     7.344 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.470     7.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I2_O)        0.043     7.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X86Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.555    37.298    
                         clock uncertainty           -0.035    37.263    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)        0.065    37.328    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.328    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                 29.470    

Slack (MET) :             29.576ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.822ns (24.192%)  route 2.576ns (75.808%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 36.743 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDRE (Prop_fdre_C_Q)         0.204     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.912     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y138        LUT4 (Prop_lut4_I3_O)        0.133     5.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.646     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X91Y139        LUT6 (Prop_lut6_I1_O)        0.132     6.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X91Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.688     7.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X87Y137        LUT5 (Prop_lut5_I1_O)        0.043     7.344 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.330     7.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X85Y137        LUT3 (Prop_lut3_I1_O)        0.043     7.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X85Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.551    37.294    
                         clock uncertainty           -0.035    37.259    
    SLICE_X85Y137        FDRE (Setup_fdre_C_D)        0.034    37.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.293    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                 29.576    

Slack (MET) :             29.638ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.822ns (24.645%)  route 2.513ns (75.355%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 36.743 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDRE (Prop_fdre_C_Q)         0.204     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.912     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y138        LUT4 (Prop_lut4_I3_O)        0.133     5.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.646     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X91Y139        LUT6 (Prop_lut6_I1_O)        0.132     6.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X91Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.688     7.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X87Y137        LUT5 (Prop_lut5_I1_O)        0.043     7.344 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.267     7.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y136        LUT3 (Prop_lut3_I1_O)        0.043     7.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X84Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.551    37.294    
                         clock uncertainty           -0.035    37.259    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)        0.034    37.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.293    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                 29.638    

Slack (MET) :             29.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.822ns (25.170%)  route 2.444ns (74.830%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 36.743 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDRE (Prop_fdre_C_Q)         0.204     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.912     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y138        LUT4 (Prop_lut4_I3_O)        0.133     5.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.646     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X91Y139        LUT6 (Prop_lut6_I1_O)        0.132     6.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X91Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.688     7.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X87Y137        LUT5 (Prop_lut5_I1_O)        0.043     7.344 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.198     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X85Y137        LUT3 (Prop_lut3_I1_O)        0.043     7.585 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X85Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.551    37.294    
                         clock uncertainty           -0.035    37.259    
    SLICE_X85Y137        FDRE (Setup_fdre_C_D)        0.034    37.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.293    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                 29.708    

Slack (MET) :             29.709ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.822ns (25.185%)  route 2.442ns (74.815%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 36.743 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDRE (Prop_fdre_C_Q)         0.204     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.912     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y138        LUT4 (Prop_lut4_I3_O)        0.133     5.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.646     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X91Y139        LUT6 (Prop_lut6_I1_O)        0.132     6.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X91Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.688     7.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X87Y137        LUT5 (Prop_lut5_I1_O)        0.043     7.344 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.196     7.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X85Y137        LUT3 (Prop_lut3_I1_O)        0.043     7.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X85Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.551    37.294    
                         clock uncertainty           -0.035    37.259    
    SLICE_X85Y137        FDRE (Setup_fdre_C_D)        0.033    37.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.292    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                 29.709    

Slack (MET) :             29.715ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.822ns (25.030%)  route 2.462ns (74.970%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 36.743 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDRE (Prop_fdre_C_Q)         0.204     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.912     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y138        LUT4 (Prop_lut4_I3_O)        0.133     5.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.646     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X91Y139        LUT6 (Prop_lut6_I1_O)        0.132     6.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X91Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.803     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I5_O)        0.043     7.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.101     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I5_O)        0.043     7.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.576    37.319    
                         clock uncertainty           -0.035    37.284    
    SLICE_X87Y137        FDRE (Setup_fdre_C_D)        0.034    37.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.318    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                 29.715    

Slack (MET) :             29.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.822ns (26.526%)  route 2.277ns (73.474%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 36.743 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDRE (Prop_fdre_C_Q)         0.204     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.912     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y138        LUT4 (Prop_lut4_I3_O)        0.133     5.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.646     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X91Y139        LUT6 (Prop_lut6_I1_O)        0.132     6.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X91Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.611     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.043     7.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.108     7.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.043     7.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.418    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X86Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.555    37.298    
                         clock uncertainty           -0.035    37.263    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)        0.064    37.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 29.909    

Slack (MET) :             30.026ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.459ns (15.872%)  route 2.433ns (84.128%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.730ns = ( 36.730 - 33.000 ) 
    Source Clock Delay      (SCD):    4.306ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X75Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDRE (Prop_fdre_C_Q)         0.204     4.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.482     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][1]
    SLICE_X75Y136        LUT6 (Prop_lut6_I0_O)        0.126     5.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.403     5.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X75Y135        LUT3 (Prop_lut3_I0_O)        0.043     5.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.807     6.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X73Y135        LUT6 (Prop_lut6_I1_O)        0.043     6.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.452     6.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X73Y135        LUT4 (Prop_lut4_I3_O)        0.043     6.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.288     7.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X75Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.253    36.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X75Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.551    37.281    
                         clock uncertainty           -0.035    37.246    
    SLICE_X75Y135        FDPE (Setup_fdpe_C_D)       -0.022    37.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         37.224    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                 30.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.374%)  route 0.103ns (50.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X68Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y128        FDCE (Prop_fdce_C_Q)         0.100     2.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.103     2.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X66Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.801     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.471     2.121    
    SLICE_X66Y128        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y129        FDCE (Prop_fdce_C_Q)         0.100     2.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.101     2.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X66Y129        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.802     2.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y129        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.472     2.121    
    SLICE_X66Y129        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.095%)  route 0.104ns (50.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X68Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y128        FDCE (Prop_fdce_C_Q)         0.100     2.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.104     2.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X66Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.801     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.471     2.121    
    SLICE_X66Y128        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.091ns (48.157%)  route 0.098ns (51.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y129        FDCE (Prop_fdce_C_Q)         0.091     2.201 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.098     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X66Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.801     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.471     2.121    
    SLICE_X66Y128        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.140%)  route 0.104ns (50.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X68Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y128        FDCE (Prop_fdce_C_Q)         0.100     2.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.104     2.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X66Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.801     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.471     2.121    
    SLICE_X66Y128        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.284%)  route 0.148ns (59.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X68Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y128        FDCE (Prop_fdce_C_Q)         0.100     2.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.148     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X66Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.800     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.471     2.120    
    SLICE_X66Y127        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDPE (Prop_fdpe_C_Q)         0.100     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X71Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.808     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.484     2.115    
    SLICE_X71Y137        FDPE (Hold_fdpe_C_D)         0.047     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y129        FDPE (Prop_fdpe_C_Q)         0.100     2.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X69Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.802     2.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.483     2.110    
    SLICE_X69Y129        FDPE (Hold_fdpe_C_D)         0.047     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.091ns (29.258%)  route 0.220ns (70.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y126        FDCE (Prop_fdce_C_Q)         0.091     2.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.220     2.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X66Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.800     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.471     2.120    
    SLICE_X66Y127        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.091ns (29.258%)  route 0.220ns (70.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y126        FDCE (Prop_fdce_C_Q)         0.091     2.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.220     2.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X66Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.800     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.471     2.120    
    SLICE_X66Y127        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X76Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X74Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X71Y132  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X73Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X72Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X74Y132  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X77Y132  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X76Y132  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X75Y130  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X66Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.284    11.284    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_RDT_OUT_reg[7]_1
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             8.705ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.426ns  (logic 1.259ns (51.898%)  route 1.167ns (48.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line168/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  nolabel_line168/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.167     2.426    nolabel_line168/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X22Y184        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.158    11.158    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X22Y184        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.158    
                         clock uncertainty           -0.025    11.133    
    SLICE_X22Y184        FDRE (Setup_fdre_C_D)       -0.002    11.131    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.131    
                         arrival time                          -2.426    
  -------------------------------------------------------------------
                         slack                                  8.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.292ns  (logic 0.649ns (50.234%)  route 0.643ns (49.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line168/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  nolabel_line168/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.643     1.292    nolabel_line168/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X22Y184        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.783     0.783    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X22Y184        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.783    
                         clock uncertainty            0.025     0.808    
    SLICE_X22Y184        FDRE (Hold_fdre_C_D)         0.037     0.845    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.853     0.853    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_RDT_OUT_reg[7]_1
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -2.805ns,  Total Violation       -8.306ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.805ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.387%)  route 0.109ns (31.613%))
  Logic Levels:           0  
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 26.151 - 25.000 ) 
    Source Clock Delay      (SCD):    4.366ns = ( 28.366 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442    25.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.291    28.366    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y201        FDCE (Prop_fdce_C_Q)         0.236    28.602 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.109    28.711    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X15Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.151    26.151    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X15Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.151    
                         clock uncertainty           -0.154    25.997    
    SLICE_X15Y201        FDCE (Setup_fdce_C_D)       -0.091    25.906    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         25.906    
                         arrival time                         -28.711    
  -------------------------------------------------------------------
                         slack                                 -2.805    

Slack (VIOLATED) :        -2.754ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 26.166 - 25.000 ) 
    Source Clock Delay      (SCD):    4.375ns = ( 28.375 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442    25.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.300    28.375    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199        FDRE (Prop_fdre_C_Q)         0.204    28.579 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.109    28.688    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.166    26.166    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.166    
                         clock uncertainty           -0.154    26.012    
    SLICE_X14Y199        FDCE (Setup_fdce_C_D)       -0.078    25.934    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         25.934    
                         arrival time                         -28.688    
  -------------------------------------------------------------------
                         slack                                 -2.754    

Slack (VIOLATED) :        -2.747ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 26.166 - 25.000 ) 
    Source Clock Delay      (SCD):    4.375ns = ( 28.375 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442    25.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.300    28.375    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199        FDRE (Prop_fdre_C_Q)         0.204    28.579 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.110    28.689    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.166    26.166    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.166    
                         clock uncertainty           -0.154    26.012    
    SLICE_X14Y199        FDCE (Setup_fdce_C_D)       -0.070    25.942    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         25.942    
                         arrival time                         -28.689    
  -------------------------------------------------------------------
                         slack                                 -2.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.610     0.610    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.592     1.870    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199        FDRE (Prop_fdre_C_Q)         0.091     1.961 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.054     2.015    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.792     0.792    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.792    
                         clock uncertainty            0.154     0.946    
    SLICE_X14Y199        FDCE (Hold_fdce_C_D)         0.006     0.952    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.610     0.610    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.592     1.870    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199        FDRE (Prop_fdre_C_Q)         0.091     1.961 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.053     2.014    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.792     0.792    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.792    
                         clock uncertainty            0.154     0.946    
    SLICE_X14Y199        FDCE (Hold_fdce_C_D)         0.002     0.948    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.836%)  route 0.053ns (33.164%))
  Logic Levels:           0  
  Clock Path Skew:        -1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.610     0.610    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.578     1.856    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y201        FDCE (Prop_fdce_C_Q)         0.107     1.963 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.053     2.016    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X15Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.784     0.784    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X15Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.784    
                         clock uncertainty            0.154     0.938    
    SLICE_X15Y201        FDCE (Hold_fdce_C_D)         0.011     0.949    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  1.067    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           13  Failing Endpoints,  Worst Slack       -2.969ns,  Total Violation      -37.690ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.969ns  (required time - arrival time)
  Source:                 nolabel_line168/RX_CNT_reg[6]_inv/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/GMII_1000M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.519ns  (logic 0.266ns (51.259%)  route 0.253ns (48.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 26.098 - 25.000 ) 
    Source Clock Delay      (SCD):    4.546ns = ( 28.546 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.229    28.546    nolabel_line168/GMII_RX_CLK
    SLICE_X81Y196        FDPE                                         r  nolabel_line168/RX_CNT_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDPE (Prop_fdpe_C_Q)         0.223    28.769 f  nolabel_line168/RX_CNT_reg[6]_inv/Q
                         net (fo=8, routed)           0.253    29.022    nolabel_line168/sel
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.043    29.065 r  nolabel_line168/GMII_1000M_i_1/O
                         net (fo=1, routed)           0.000    29.065    nolabel_line168/GMII_1000M_i_1_n_0
    SLICE_X80Y196        FDCE                                         r  nolabel_line168/GMII_1000M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.098    26.098    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line168/GMII_1000M_reg/C
                         clock pessimism              0.000    26.098    
                         clock uncertainty           -0.035    26.063    
    SLICE_X80Y196        FDCE (Setup_fdce_C_D)        0.033    26.096    nolabel_line168/GMII_1000M_reg
  -------------------------------------------------------------------
                         required time                         26.096    
                         arrival time                         -29.065    
  -------------------------------------------------------------------
                         slack                                 -2.969    

Slack (VIOLATED) :        -2.964ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.450ns  (logic 0.259ns (57.572%)  route 0.191ns (42.428%))
  Logic Levels:           0  
  Clock Path Skew:        -3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 26.136 - 25.000 ) 
    Source Clock Delay      (SCD):    4.593ns = ( 28.593 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.276    28.593    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X42Y204        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y204        FDCE (Prop_fdce_C_Q)         0.259    28.852 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.191    29.043    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X45Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.136    26.136    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X45Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    26.136    
                         clock uncertainty           -0.035    26.101    
    SLICE_X45Y204        FDRE (Setup_fdre_C_D)       -0.022    26.079    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         26.079    
                         arrival time                         -29.043    
  -------------------------------------------------------------------
                         slack                                 -2.964    

Slack (VIOLATED) :        -2.957ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.458ns  (logic 0.259ns (56.527%)  route 0.199ns (43.473%))
  Logic Levels:           0  
  Clock Path Skew:        -3.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 26.140 - 25.000 ) 
    Source Clock Delay      (SCD):    4.595ns = ( 28.595 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.278    28.595    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X38Y203        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y203        FDCE (Prop_fdce_C_Q)         0.259    28.854 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.199    29.053    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X36Y203        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.140    26.140    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X36Y203        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    26.140    
                         clock uncertainty           -0.035    26.105    
    SLICE_X36Y203        FDRE (Setup_fdre_C_D)       -0.008    26.097    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         26.097    
                         arrival time                         -29.053    
  -------------------------------------------------------------------
                         slack                                 -2.957    

Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 26.136 - 25.000 ) 
    Source Clock Delay      (SCD):    4.593ns = ( 28.593 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.276    28.593    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X45Y205        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y205        FDCE (Prop_fdce_C_Q)         0.223    28.816 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.191    29.007    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X45Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.136    26.136    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X45Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    26.136    
                         clock uncertainty           -0.035    26.101    
    SLICE_X45Y204        FDRE (Setup_fdre_C_D)       -0.008    26.093    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         26.093    
                         arrival time                         -29.007    
  -------------------------------------------------------------------
                         slack                                 -2.914    

Slack (VIOLATED) :        -2.907ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 26.138 - 25.000 ) 
    Source Clock Delay      (SCD):    4.595ns = ( 28.595 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.278    28.595    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X41Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y201        FDCE (Prop_fdce_C_Q)         0.204    28.799 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.109    28.908    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.138    26.138    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000    26.138    
                         clock uncertainty           -0.035    26.103    
    SLICE_X40Y201        FDRE (Setup_fdre_C_D)       -0.101    26.002    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         26.002    
                         arrival time                         -28.908    
  -------------------------------------------------------------------
                         slack                                 -2.907    

Slack (VIOLATED) :        -2.900ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.317ns  (logic 0.204ns (64.418%)  route 0.113ns (35.583%))
  Logic Levels:           0  
  Clock Path Skew:        -3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 26.138 - 25.000 ) 
    Source Clock Delay      (SCD):    4.595ns = ( 28.595 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.278    28.595    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X41Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y201        FDCE (Prop_fdce_C_Q)         0.204    28.799 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.113    28.912    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.138    26.138    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    26.138    
                         clock uncertainty           -0.035    26.103    
    SLICE_X40Y201        FDRE (Setup_fdre_C_D)       -0.091    26.012    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         26.012    
                         arrival time                         -28.912    
  -------------------------------------------------------------------
                         slack                                 -2.900    

Slack (VIOLATED) :        -2.897ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (64.970%)  route 0.110ns (35.030%))
  Logic Levels:           0  
  Clock Path Skew:        -3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 26.138 - 25.000 ) 
    Source Clock Delay      (SCD):    4.595ns = ( 28.595 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.278    28.595    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X41Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y201        FDCE (Prop_fdce_C_Q)         0.204    28.799 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.110    28.909    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.138    26.138    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    26.138    
                         clock uncertainty           -0.035    26.103    
    SLICE_X40Y201        FDRE (Setup_fdre_C_D)       -0.091    26.012    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         26.012    
                         arrival time                         -28.909    
  -------------------------------------------------------------------
                         slack                                 -2.897    

Slack (VIOLATED) :        -2.896ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 26.140 - 25.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 28.596 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.279    28.596    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X36Y204        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y204        FDCE (Prop_fdce_C_Q)         0.204    28.800 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.110    28.910    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X37Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.140    26.140    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X37Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000    26.140    
                         clock uncertainty           -0.035    26.105    
    SLICE_X37Y204        FDRE (Setup_fdre_C_D)       -0.091    26.014    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         26.014    
                         arrival time                         -28.910    
  -------------------------------------------------------------------
                         slack                                 -2.896    

Slack (VIOLATED) :        -2.896ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.315ns  (logic 0.204ns (64.700%)  route 0.111ns (35.300%))
  Logic Levels:           0  
  Clock Path Skew:        -3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 26.138 - 25.000 ) 
    Source Clock Delay      (SCD):    4.595ns = ( 28.595 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.278    28.595    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X41Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y201        FDCE (Prop_fdce_C_Q)         0.204    28.799 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.111    28.910    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.138    26.138    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    26.138    
                         clock uncertainty           -0.035    26.103    
    SLICE_X40Y201        FDRE (Setup_fdre_C_D)       -0.088    26.015    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         26.015    
                         arrival time                         -28.910    
  -------------------------------------------------------------------
                         slack                                 -2.896    

Slack (VIOLATED) :        -2.880ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.411ns  (logic 0.223ns (54.300%)  route 0.188ns (45.700%))
  Logic Levels:           0  
  Clock Path Skew:        -3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 26.138 - 25.000 ) 
    Source Clock Delay      (SCD):    4.595ns = ( 28.595 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.278    28.595    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X39Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDCE (Prop_fdce_C_Q)         0.223    28.818 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.188    29.006    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X38Y202        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.138    26.138    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X38Y202        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    26.138    
                         clock uncertainty           -0.035    26.103    
    SLICE_X38Y202        FDRE (Setup_fdre_C_D)        0.023    26.126    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         26.126    
                         arrival time                         -29.006    
  -------------------------------------------------------------------
                         slack                                 -2.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.567     2.138    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X39Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDCE (Prop_fdce_C_Q)         0.100     2.238 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.056     2.294    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X38Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.771     0.771    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X38Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     0.771    
                         clock uncertainty            0.035     0.806    
    SLICE_X38Y201        FDRE (Hold_fdre_C_D)         0.059     0.865    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.455ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.218%)  route 0.056ns (35.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.567     2.138    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X41Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y201        FDCE (Prop_fdce_C_Q)         0.100     2.238 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.056     2.294    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.771     0.771    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     0.771    
                         clock uncertainty            0.035     0.806    
    SLICE_X40Y201        FDRE (Hold_fdre_C_D)         0.033     0.839    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.566     2.137    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X36Y204        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y204        FDCE (Prop_fdce_C_Q)         0.091     2.228 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.054     2.282    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X37Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.772     0.772    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X37Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     0.772    
                         clock uncertainty            0.035     0.807    
    SLICE_X37Y204        FDRE (Hold_fdre_C_D)         0.011     0.818    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.200%)  route 0.055ns (37.800%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.567     2.138    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X41Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y201        FDCE (Prop_fdce_C_Q)         0.091     2.229 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.055     2.284    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.771     0.771    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000     0.771    
                         clock uncertainty            0.035     0.806    
    SLICE_X40Y201        FDRE (Hold_fdre_C_D)         0.013     0.819    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.567     2.138    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X41Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y201        FDCE (Prop_fdce_C_Q)         0.091     2.229 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.054     2.283    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.771     0.771    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     0.771    
                         clock uncertainty            0.035     0.806    
    SLICE_X40Y201        FDRE (Hold_fdre_C_D)         0.009     0.815    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.567     2.138    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X41Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y201        FDCE (Prop_fdce_C_Q)         0.091     2.229 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.053     2.282    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.771     0.771    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     0.771    
                         clock uncertainty            0.035     0.806    
    SLICE_X40Y201        FDRE (Hold_fdre_C_D)         0.008     0.814    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.091ns (61.618%)  route 0.057ns (38.382%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.567     2.138    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X41Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y201        FDCE (Prop_fdce_C_Q)         0.091     2.229 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.057     2.286    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.771     0.771    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X40Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.771    
                         clock uncertainty            0.035     0.806    
    SLICE_X40Y201        FDRE (Hold_fdre_C_D)         0.011     0.817    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.103%)  route 0.096ns (48.897%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.567     2.138    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X39Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDCE (Prop_fdce_C_Q)         0.100     2.238 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.096     2.334    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X38Y202        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.771     0.771    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X38Y202        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     0.771    
                         clock uncertainty            0.035     0.806    
    SLICE_X38Y202        FDRE (Hold_fdre_C_D)         0.059     0.865    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.567     2.138    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X39Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDCE (Prop_fdce_C_Q)         0.091     2.229 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.054     2.283    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X38Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.771     0.771    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X38Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     0.771    
                         clock uncertainty            0.035     0.806    
    SLICE_X38Y201        FDRE (Hold_fdre_C_D)         0.006     0.812    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.478ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.564     2.135    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X45Y205        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y205        FDCE (Prop_fdce_C_Q)         0.100     2.235 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.095     2.330    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X45Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.768     0.768    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X45Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.768    
                         clock uncertainty            0.035     0.803    
    SLICE_X45Y204        FDRE (Hold_fdre_C_D)         0.049     0.852    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  1.478    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        1.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.387%)  route 0.109ns (31.613%))
  Logic Levels:           0  
  Clock Path Skew:        -3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 6.151 - 5.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.291     4.293    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y201        FDCE (Prop_fdce_C_Q)         0.236     4.529 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.109     4.638    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X15Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.151     6.151    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X15Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     6.151    
                         clock uncertainty           -0.035     6.116    
    SLICE_X15Y201        FDCE (Setup_fdce_C_D)       -0.091     6.025    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -4.638    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 6.166 - 5.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.300     4.302    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199        FDRE (Prop_fdre_C_Q)         0.204     4.506 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.109     4.615    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.166     6.166    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     6.166    
                         clock uncertainty           -0.035     6.131    
    SLICE_X14Y199        FDCE (Setup_fdce_C_D)       -0.078     6.053    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                          6.053    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 6.166 - 5.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.300     4.302    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199        FDRE (Prop_fdre_C_Q)         0.204     4.506 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.110     4.616    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.166     6.166    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     6.166    
                         clock uncertainty           -0.035     6.131    
    SLICE_X14Y199        FDCE (Setup_fdce_C_D)       -0.070     6.061    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                          6.061    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                  1.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.592     2.000    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199        FDRE (Prop_fdre_C_Q)         0.091     2.091 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.054     2.144    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.792     0.792    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.792    
                         clock uncertainty            0.035     0.827    
    SLICE_X14Y199        FDCE (Hold_fdce_C_D)         0.006     0.833    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.592     2.000    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199        FDRE (Prop_fdre_C_Q)         0.091     2.091 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.053     2.144    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.792     0.792    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y199        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.792    
                         clock uncertainty            0.035     0.827    
    SLICE_X14Y199        FDCE (Hold_fdce_C_D)         0.002     0.829    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.836%)  route 0.053ns (33.164%))
  Logic Levels:           0  
  Clock Path Skew:        -1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.578     1.986    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y201        FDCE (Prop_fdce_C_Q)         0.107     2.093 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.053     2.146    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X15Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.784     0.784    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X15Y201        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.784    
                         clock uncertainty            0.035     0.819    
    SLICE_X15Y201        FDCE (Hold_fdce_C_D)         0.011     0.830    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  1.316    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack       32.310ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.629ns  (logic 0.204ns (32.417%)  route 0.425ns (67.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X69Y134        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.425     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X70Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y132        FDCE (Setup_fdce_C_D)       -0.061    32.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.939    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                 32.310    

Slack (MET) :             32.352ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.639ns  (logic 0.259ns (40.526%)  route 0.380ns (59.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X66Y126        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.380     0.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X67Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X67Y127        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                 32.352    

Slack (MET) :             32.374ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.617ns  (logic 0.259ns (42.010%)  route 0.358ns (57.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X66Y126        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.358     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X67Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X67Y127        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                 32.374    

Slack (MET) :             32.380ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.526ns  (logic 0.236ns (44.896%)  route 0.290ns (55.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X66Y126        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.290     0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X68Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X68Y126        FDCE (Setup_fdce_C_D)       -0.094    32.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.906    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                 32.380    

Slack (MET) :             32.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.500ns  (logic 0.236ns (47.166%)  route 0.264ns (52.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X66Y126        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.264     0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X67Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X67Y127        FDCE (Setup_fdce_C_D)       -0.091    32.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.909    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 32.409    

Slack (MET) :             32.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.541ns  (logic 0.259ns (47.831%)  route 0.282ns (52.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y137                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X70Y137        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.282     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X70Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y134        FDCE (Setup_fdce_C_D)        0.023    33.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.023    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                 32.482    

Slack (MET) :             32.497ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.524ns  (logic 0.223ns (42.586%)  route 0.301ns (57.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y134                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X72Y134        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.301     0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X70Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y134        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                 32.497    

Slack (MET) :             32.524ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.498ns  (logic 0.223ns (44.744%)  route 0.275ns (55.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X69Y134        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.275     0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X70Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y134        FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                 32.524    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M

Setup :           25  Failing Endpoints,  Worst Slack       -2.077ns,  Total Violation      -41.754ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.077ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.499ns  (logic 0.204ns (3.709%)  route 5.295ns (96.291%))
  Logic Levels:           0  
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 19.944 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.291    16.291    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X15Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y204        FDRE (Prop_fdre_C_Q)         0.204    16.495 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           5.295    21.790    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285    17.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.150    19.944    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000    19.944    
                         clock uncertainty           -0.154    19.790    
    SLICE_X16Y204        FDRE (Setup_fdre_C_D)       -0.076    19.714    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         19.714    
                         arrival time                         -21.790    
  -------------------------------------------------------------------
                         slack                                 -2.077    

Slack (VIOLATED) :        -1.995ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.483ns  (logic 0.223ns (4.067%)  route 5.260ns (95.933%))
  Logic Levels:           0  
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 19.944 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.291    16.291    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y206        FDRE (Prop_fdre_C_Q)         0.223    16.514 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           5.260    21.774    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X10Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285    17.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.150    19.944    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000    19.944    
                         clock uncertainty           -0.154    19.790    
    SLICE_X10Y206        FDRE (Setup_fdre_C_D)       -0.010    19.780    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                         -21.774    
  -------------------------------------------------------------------
                         slack                                 -1.995    

Slack (VIOLATED) :        -1.993ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.483ns  (logic 0.259ns (4.724%)  route 5.224ns (95.276%))
  Logic Levels:           0  
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 19.944 - 16.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 16.290 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.290    16.290    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y206        FDRE (Prop_fdre_C_Q)         0.259    16.549 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           5.224    21.773    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X15Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285    17.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.150    19.944    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    19.944    
                         clock uncertainty           -0.154    19.790    
    SLICE_X15Y206        FDRE (Setup_fdre_C_D)       -0.010    19.780    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                         -21.773    
  -------------------------------------------------------------------
                         slack                                 -1.993    

Slack (VIOLATED) :        -1.959ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.368ns  (logic 0.236ns (4.397%)  route 5.132ns (95.603%))
  Logic Levels:           0  
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 19.945 - 16.000 ) 
    Source Clock Delay      (SCD):    1.292ns = ( 16.292 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.292    16.292    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X10Y205        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y205        FDRE (Prop_fdre_C_Q)         0.236    16.528 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           5.132    21.660    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X9Y205         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285    17.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.151    19.945    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y205         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000    19.945    
                         clock uncertainty           -0.154    19.791    
    SLICE_X9Y205         FDRE (Setup_fdre_C_D)       -0.090    19.701    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         19.701    
                         arrival time                         -21.660    
  -------------------------------------------------------------------
                         slack                                 -1.959    

Slack (VIOLATED) :        -1.882ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.362ns  (logic 0.259ns (4.831%)  route 5.103ns (95.169%))
  Logic Levels:           0  
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 19.945 - 16.000 ) 
    Source Clock Delay      (SCD):    1.292ns = ( 16.292 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.292    16.292    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X10Y205        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y205        FDRE (Prop_fdre_C_Q)         0.259    16.551 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           5.103    21.654    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X9Y205         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285    17.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.151    19.945    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y205         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    19.945    
                         clock uncertainty           -0.154    19.791    
    SLICE_X9Y205         FDRE (Setup_fdre_C_D)       -0.019    19.772    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         19.772    
                         arrival time                         -21.654    
  -------------------------------------------------------------------
                         slack                                 -1.882    

Slack (VIOLATED) :        -1.850ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.327ns  (logic 0.223ns (4.186%)  route 5.104ns (95.814%))
  Logic Levels:           0  
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 19.944 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.291    16.291    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y204        FDRE (Prop_fdre_C_Q)         0.223    16.514 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           5.104    21.618    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X17Y205        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285    17.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.150    19.944    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y205        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000    19.944    
                         clock uncertainty           -0.154    19.790    
    SLICE_X17Y205        FDRE (Setup_fdre_C_D)       -0.022    19.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         19.768    
                         arrival time                         -21.618    
  -------------------------------------------------------------------
                         slack                                 -1.850    

Slack (VIOLATED) :        -1.845ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.272ns  (logic 0.204ns (3.869%)  route 5.068ns (96.131%))
  Logic Levels:           0  
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 19.944 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.291    16.291    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X15Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y204        FDRE (Prop_fdre_C_Q)         0.204    16.495 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           5.068    21.563    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285    17.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.150    19.944    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000    19.944    
                         clock uncertainty           -0.154    19.790    
    SLICE_X16Y204        FDRE (Setup_fdre_C_D)       -0.072    19.718    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         19.718    
                         arrival time                         -21.563    
  -------------------------------------------------------------------
                         slack                                 -1.845    

Slack (VIOLATED) :        -1.821ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.333ns  (logic 0.223ns (4.182%)  route 5.110ns (95.818%))
  Logic Levels:           0  
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 19.944 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.291    16.291    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X15Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y204        FDRE (Prop_fdre_C_Q)         0.223    16.514 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           5.110    21.624    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285    17.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.150    19.944    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000    19.944    
                         clock uncertainty           -0.154    19.790    
    SLICE_X16Y204        FDRE (Setup_fdre_C_D)        0.013    19.803    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         19.803    
                         arrival time                         -21.624    
  -------------------------------------------------------------------
                         slack                                 -1.821    

Slack (VIOLATED) :        -1.769ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.287ns  (logic 0.259ns (4.899%)  route 5.028ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 19.943 - 16.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 16.289 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.289    16.289    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y208        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y208        FDRE (Prop_fdre_C_Q)         0.259    16.548 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           5.028    21.576    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X14Y209        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285    17.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.149    19.943    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y209        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000    19.943    
                         clock uncertainty           -0.154    19.789    
    SLICE_X14Y209        FDRE (Setup_fdre_C_D)        0.018    19.807    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         19.807    
                         arrival time                         -21.576    
  -------------------------------------------------------------------
                         slack                                 -1.769    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.241ns  (logic 0.223ns (4.255%)  route 5.018ns (95.745%))
  Logic Levels:           0  
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 19.944 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.291    16.291    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y204        FDRE (Prop_fdre_C_Q)         0.223    16.514 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           5.018    21.532    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285    17.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.150    19.944    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000    19.944    
                         clock uncertainty           -0.154    19.790    
    SLICE_X16Y204        FDRE (Setup_fdre_C_D)        0.013    19.803    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         19.803    
                         arrival time                         -21.532    
  -------------------------------------------------------------------
                         slack                                 -1.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line168/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/GMIIMUX/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.178ns (7.081%)  route 2.336ns (92.919%))
  Logic Levels:           0  
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.098     1.098    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line168/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.178     1.276 r  nolabel_line168/GMII_1000M_reg/Q
                         net (fo=19, routed)          2.336     3.612    nolabel_line168/GMII_1000M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line168/GMIIMUX/CE1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line168/GMIIMUX/I1
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.154     3.136    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I1_CE1)
                                                      0.375     3.511    nolabel_line168/GMIIMUX
  -------------------------------------------------------------------
                         required time                         -3.511    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.242ns (5.971%)  route 3.811ns (94.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.375ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.166     1.166    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y198        FDRE (Prop_fdre_C_Q)         0.206     1.372 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           3.811     5.183    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X15Y198        LUT2 (Prop_lut2_I0_O)        0.036     5.219 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     5.219    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X15Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.300     4.375    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     4.375    
                         clock uncertainty            0.154     4.529    
    SLICE_X15Y198        FDRE (Hold_fdre_C_D)         0.154     4.683    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -4.683    
                         arrival time                           5.219    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.178ns (4.367%)  route 3.898ns (95.633%))
  Logic Levels:           0  
  Clock Path Skew:        3.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.365ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.150     1.150    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y206        FDRE (Prop_fdre_C_Q)         0.178     1.328 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           3.898     5.226    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X8Y206         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.290     4.365    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y206         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     4.365    
                         clock uncertainty            0.154     4.519    
    SLICE_X8Y206         FDRE (Hold_fdre_C_D)         0.128     4.647    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -4.647    
                         arrival time                           5.226    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.206ns (5.048%)  route 3.875ns (94.952%))
  Logic Levels:           0  
  Clock Path Skew:        3.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.365ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.150     1.150    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y206        FDRE (Prop_fdre_C_Q)         0.206     1.356 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           3.875     5.231    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X15Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.290     4.365    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000     4.365    
                         clock uncertainty            0.154     4.519    
    SLICE_X15Y206        FDRE (Hold_fdre_C_D)         0.101     4.620    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -4.620    
                         arrival time                           5.231    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.189ns (4.686%)  route 3.844ns (95.314%))
  Logic Levels:           0  
  Clock Path Skew:        3.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.151     1.151    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y203        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y203        FDRE (Prop_fdre_C_Q)         0.189     1.340 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           3.844     5.184    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X11Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.292     4.367    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000     4.367    
                         clock uncertainty            0.154     4.521    
    SLICE_X11Y204        FDRE (Hold_fdre_C_D)         0.037     4.558    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -4.558    
                         arrival time                           5.184    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.178ns (4.306%)  route 3.956ns (95.694%))
  Logic Levels:           0  
  Clock Path Skew:        3.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.365ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.150     1.150    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y206        FDRE (Prop_fdre_C_Q)         0.178     1.328 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           3.956     5.284    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X8Y206         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.290     4.365    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y206         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000     4.365    
                         clock uncertainty            0.154     4.519    
    SLICE_X8Y206         FDRE (Hold_fdre_C_D)         0.132     4.651    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -4.651    
                         arrival time                           5.284    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.118ns (4.494%)  route 2.508ns (95.506%))
  Logic Levels:           0  
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.576     0.576    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y208        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y208        FDRE (Prop_fdre_C_Q)         0.118     0.694 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           2.508     3.202    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X14Y209        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.782     2.343    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y209        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.154     2.497    
    SLICE_X14Y209        FDRE (Hold_fdre_C_D)         0.062     2.559    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.100ns (3.842%)  route 2.503ns (96.158%))
  Logic Levels:           0  
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.577     0.577    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y203        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y203        FDRE (Prop_fdre_C_Q)         0.100     0.677 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           2.503     3.180    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X15Y203        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.783     2.344    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y203        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000     2.344    
                         clock uncertainty            0.154     2.498    
    SLICE_X15Y203        FDRE (Hold_fdre_C_D)         0.038     2.536    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.206ns (4.918%)  route 3.983ns (95.082%))
  Logic Levels:           0  
  Clock Path Skew:        3.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.364ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.149     1.149    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y208        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y208        FDRE (Prop_fdre_C_Q)         0.206     1.355 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           3.983     5.338    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X14Y209        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.442     1.442    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.289     4.364    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y209        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000     4.364    
                         clock uncertainty            0.154     4.518    
    SLICE_X14Y209        FDRE (Hold_fdre_C_D)         0.154     4.672    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -4.672    
                         arrival time                           5.338    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.100ns (3.779%)  route 2.546ns (96.221%))
  Logic Levels:           0  
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.577     0.577    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X15Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y204        FDRE (Prop_fdre_C_Q)         0.100     0.677 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           2.546     3.223    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.782     2.343    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.154     2.497    
    SLICE_X16Y204        FDRE (Hold_fdre_C_D)         0.045     2.542    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.681    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        5.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.885ns (48.842%)  route 0.927ns (51.158%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259     4.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927     5.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043     5.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.132 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.132    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.186 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.186    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X52Y199        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.351 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.351    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X52Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y199        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.831ns (47.271%)  route 0.927ns (52.729%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259     4.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927     5.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043     5.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.132 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.132    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.297 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.297    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y198        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.297    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.828ns (47.180%)  route 0.927ns (52.820%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259     4.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927     5.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043     5.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.132 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.132    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.186 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.186    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X52Y199        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.294 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.294    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X52Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y199        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.817ns (46.847%)  route 0.927ns (53.153%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259     4.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927     5.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043     5.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.132 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.132    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y198        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.283 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.283    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y198        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.778ns (45.631%)  route 0.927ns (54.369%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259     4.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927     5.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043     5.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.132 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.132    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y198        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.244 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.244    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y198        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.777ns (45.600%)  route 0.927ns (54.400%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259     4.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927     5.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043     5.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.243 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.243    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y197        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.774ns (45.504%)  route 0.927ns (54.496%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259     4.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927     5.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043     5.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.132 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.132    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.240 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.240    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y198        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.763ns (45.149%)  route 0.927ns (54.851%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259     4.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927     5.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043     5.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.229 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.229    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y197        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.724ns (43.853%)  route 0.927ns (56.147%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259     4.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927     5.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043     5.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.190 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.190    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y197        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.723ns (43.819%)  route 0.927ns (56.181%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259     4.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927     5.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043     5.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.189 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.189    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.285     9.285    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y196        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  5.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.221ns (41.501%)  route 0.312ns (58.499%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.107     2.222 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           0.312     2.534    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y197        LUT3 (Prop_lut3_I1_O)        0.064     2.598 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     2.598    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y197        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.648 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.648    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.744     2.305    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     2.305    
                         clock uncertainty            0.154     2.459    
    SLICE_X52Y197        FDRE (Hold_fdre_C_D)         0.092     2.551    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.196ns (36.746%)  route 0.337ns (63.254%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.118     2.233 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/Q
                         net (fo=2, routed)           0.337     2.571    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[11]
    SLICE_X52Y198        LUT3 (Prop_lut3_I1_O)        0.028     2.599 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<12>/O
                         net (fo=1, routed)           0.000     2.599    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[12]
    SLICE_X52Y198        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.649 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.649    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.744     2.305    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000     2.305    
                         clock uncertainty            0.154     2.459    
    SLICE_X52Y198        FDRE (Hold_fdre_C_D)         0.092     2.551    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.192ns (35.123%)  route 0.355ns (64.876%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y198        FDRE (Prop_fdre_C_Q)         0.118     2.233 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           0.355     2.588    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X52Y198        LUT3 (Prop_lut3_I1_O)        0.028     2.616 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     2.616    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X52Y198        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.662 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.662    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.744     2.305    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     2.305    
                         clock uncertainty            0.154     2.459    
    SLICE_X52Y198        FDRE (Hold_fdre_C_D)         0.092     2.551    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.193ns (34.924%)  route 0.360ns (65.076%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X56Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y197        FDRE (Prop_fdre_C_Q)         0.118     2.233 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.360     2.593    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X52Y196        LUT3 (Prop_lut3_I1_O)        0.028     2.621 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     2.621    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X52Y196        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.668 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.668    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.154     2.458    
    SLICE_X52Y196        FDRE (Hold_fdre_C_D)         0.092     2.550    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.196ns (35.275%)  route 0.360ns (64.725%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X56Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y197        FDRE (Prop_fdre_C_Q)         0.118     2.233 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.360     2.593    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X52Y196        LUT3 (Prop_lut3_I2_O)        0.028     2.621 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     2.621    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X52Y196        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.671 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.671    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[4]
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.154     2.458    
    SLICE_X52Y196        FDRE (Hold_fdre_C_D)         0.092     2.550    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.217ns (38.987%)  route 0.340ns (61.013%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.107     2.222 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           0.340     2.562    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y196        LUT3 (Prop_lut3_I2_O)        0.064     2.626 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     2.626    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X52Y196        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.672 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.672    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.154     2.458    
    SLICE_X52Y196        FDRE (Hold_fdre_C_D)         0.092     2.550    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.192ns (34.428%)  route 0.366ns (65.572%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.118     2.233 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.366     2.599    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X52Y197        LUT3 (Prop_lut3_I1_O)        0.028     2.627 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<11>/O
                         net (fo=1, routed)           0.000     2.627    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[11]
    SLICE_X52Y197        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.673 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.673    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.744     2.305    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     2.305    
                         clock uncertainty            0.154     2.459    
    SLICE_X52Y197        FDRE (Hold_fdre_C_D)         0.092     2.551    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.248ns (44.324%)  route 0.312ns (55.676%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.107     2.222 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           0.312     2.534    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y197        LUT3 (Prop_lut3_I1_O)        0.064     2.598 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     2.598    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y197        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.077     2.675 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.675    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.744     2.305    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     2.305    
                         clock uncertainty            0.154     2.459    
    SLICE_X52Y197        FDRE (Hold_fdre_C_D)         0.092     2.551    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.193ns (34.484%)  route 0.367ns (65.516%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.118     2.233 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.367     2.600    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X52Y197        LUT3 (Prop_lut3_I2_O)        0.028     2.628 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.628    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X52Y197        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.675 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.675    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.744     2.305    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     2.305    
                         clock uncertainty            0.154     2.459    
    SLICE_X52Y197        FDRE (Hold_fdre_C_D)         0.092     2.551    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.217ns (38.831%)  route 0.342ns (61.169%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y198        FDRE (Prop_fdre_C_Q)         0.107     2.222 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           0.342     2.564    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X52Y195        LUT3 (Prop_lut3_I2_O)        0.064     2.628 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     2.628    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.674 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.674    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X52Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.821     0.821    nolabel_line168/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.154     2.458    
    SLICE_X52Y195        FDRE (Hold_fdre_C_D)         0.092     2.550    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :           35  Failing Endpoints,  Worst Slack       -1.801ns,  Total Violation      -50.569ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.801ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.768ns  (logic 0.302ns (5.235%)  route 5.466ns (94.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 20.156 - 16.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 16.219 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.219    16.219    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X82Y182        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y182        FDCE (Prop_fdce_C_Q)         0.259    16.478 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/Q
                         net (fo=4, routed)           5.466    21.944    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[6]
    SLICE_X78Y185        LUT6 (Prop_lut6_I2_O)        0.043    21.987 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    21.987    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X78Y185        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.081    20.156    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X78Y185        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.156    
                         clock uncertainty           -0.035    20.121    
    SLICE_X78Y185        FDRE (Setup_fdre_C_D)        0.066    20.187    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.187    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 -1.801    

Slack (VIOLATED) :        -1.724ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.671ns  (logic 0.266ns (4.691%)  route 5.405ns (95.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 20.155 - 16.000 ) 
    Source Clock Delay      (SCD):    1.207ns = ( 16.207 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.207    16.207    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X77Y180        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDCE (Prop_fdce_C_Q)         0.223    16.430 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/Q
                         net (fo=4, routed)           5.405    21.835    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[15]
    SLICE_X76Y182        LUT6 (Prop_lut6_I5_O)        0.043    21.878 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    21.878    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X76Y182        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.080    20.155    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y182        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.155    
                         clock uncertainty           -0.035    20.120    
    SLICE_X76Y182        FDRE (Setup_fdre_C_D)        0.034    20.154    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.154    
                         arrival time                         -21.878    
  -------------------------------------------------------------------
                         slack                                 -1.724    

Slack (VIOLATED) :        -1.700ns  (required time - arrival time)
  Source:                 nolabel_line168/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.635ns  (logic 0.744ns (13.203%)  route 4.891ns (86.797%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 20.150 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.229    16.229    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line168/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    16.452 r  nolabel_line168/GMII_1000M_reg/Q
                         net (fo=19, routed)          4.891    21.343    nolabel_line168/SiTCP/SiTCP/GMII_1000M
    SLICE_X61Y199        LUT2 (Prop_lut2_I1_O)        0.043    21.386 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<0>/O
                         net (fo=1, routed)           0.000    21.386    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[0]
    SLICE_X61Y199        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.645 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    21.645    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X61Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.698 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.698    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[7]
    SLICE_X61Y201        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    21.864 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    21.864    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[9]
    SLICE_X61Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.075    20.150    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_9/C
                         clock pessimism              0.000    20.150    
                         clock uncertainty           -0.035    20.115    
    SLICE_X61Y201        FDRE (Setup_fdre_C_D)        0.049    20.164    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_9
  -------------------------------------------------------------------
                         required time                         20.164    
                         arrival time                         -21.864    
  -------------------------------------------------------------------
                         slack                                 -1.700    

Slack (VIOLATED) :        -1.698ns  (required time - arrival time)
  Source:                 nolabel_line168/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.633ns  (logic 0.742ns (13.172%)  route 4.891ns (86.828%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 20.150 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.229    16.229    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line168/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    16.452 r  nolabel_line168/GMII_1000M_reg/Q
                         net (fo=19, routed)          4.891    21.343    nolabel_line168/SiTCP/SiTCP/GMII_1000M
    SLICE_X61Y199        LUT2 (Prop_lut2_I1_O)        0.043    21.386 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<0>/O
                         net (fo=1, routed)           0.000    21.386    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[0]
    SLICE_X61Y199        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.645 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    21.645    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X61Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.698 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.698    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[7]
    SLICE_X61Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.751 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.751    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[11]
    SLICE_X61Y202        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    21.862 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_xor<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    21.862    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[12]
    SLICE_X61Y202        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.075    20.150    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y202        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/C
                         clock pessimism              0.000    20.150    
                         clock uncertainty           -0.035    20.115    
    SLICE_X61Y202        FDRE (Setup_fdre_C_D)        0.049    20.164    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12
  -------------------------------------------------------------------
                         required time                         20.164    
                         arrival time                         -21.862    
  -------------------------------------------------------------------
                         slack                                 -1.698    

Slack (VIOLATED) :        -1.683ns  (required time - arrival time)
  Source:                 nolabel_line168/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.618ns  (logic 0.727ns (12.940%)  route 4.891ns (87.060%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 20.150 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.229    16.229    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line168/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    16.452 r  nolabel_line168/GMII_1000M_reg/Q
                         net (fo=19, routed)          4.891    21.343    nolabel_line168/SiTCP/SiTCP/GMII_1000M
    SLICE_X61Y199        LUT2 (Prop_lut2_I1_O)        0.043    21.386 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<0>/O
                         net (fo=1, routed)           0.000    21.386    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[0]
    SLICE_X61Y199        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.645 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    21.645    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X61Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.698 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.698    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[7]
    SLICE_X61Y201        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    21.847 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    21.847    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[11]
    SLICE_X61Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.075    20.150    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_11/C
                         clock pessimism              0.000    20.150    
                         clock uncertainty           -0.035    20.115    
    SLICE_X61Y201        FDRE (Setup_fdre_C_D)        0.049    20.164    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_11
  -------------------------------------------------------------------
                         required time                         20.164    
                         arrival time                         -21.847    
  -------------------------------------------------------------------
                         slack                                 -1.683    

Slack (VIOLATED) :        -1.647ns  (required time - arrival time)
  Source:                 nolabel_line168/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.582ns  (logic 0.691ns (12.379%)  route 4.891ns (87.621%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 20.150 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.229    16.229    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line168/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    16.452 r  nolabel_line168/GMII_1000M_reg/Q
                         net (fo=19, routed)          4.891    21.343    nolabel_line168/SiTCP/SiTCP/GMII_1000M
    SLICE_X61Y199        LUT2 (Prop_lut2_I1_O)        0.043    21.386 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<0>/O
                         net (fo=1, routed)           0.000    21.386    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[0]
    SLICE_X61Y199        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.645 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    21.645    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X61Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    21.811 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    21.811    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[5]
    SLICE_X61Y200        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.075    20.150    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y200        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/C
                         clock pessimism              0.000    20.150    
                         clock uncertainty           -0.035    20.115    
    SLICE_X61Y200        FDRE (Setup_fdre_C_D)        0.049    20.164    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5
  -------------------------------------------------------------------
                         required time                         20.164    
                         arrival time                         -21.811    
  -------------------------------------------------------------------
                         slack                                 -1.647    

Slack (VIOLATED) :        -1.645ns  (required time - arrival time)
  Source:                 nolabel_line168/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.580ns  (logic 0.689ns (12.347%)  route 4.891ns (87.653%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 20.150 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.229    16.229    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line168/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    16.452 r  nolabel_line168/GMII_1000M_reg/Q
                         net (fo=19, routed)          4.891    21.343    nolabel_line168/SiTCP/SiTCP/GMII_1000M
    SLICE_X61Y199        LUT2 (Prop_lut2_I1_O)        0.043    21.386 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<0>/O
                         net (fo=1, routed)           0.000    21.386    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[0]
    SLICE_X61Y199        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.645 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    21.645    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X61Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.698 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.698    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[7]
    SLICE_X61Y201        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    21.809 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    21.809    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[10]
    SLICE_X61Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.075    20.150    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10/C
                         clock pessimism              0.000    20.150    
                         clock uncertainty           -0.035    20.115    
    SLICE_X61Y201        FDRE (Setup_fdre_C_D)        0.049    20.164    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10
  -------------------------------------------------------------------
                         required time                         20.164    
                         arrival time                         -21.809    
  -------------------------------------------------------------------
                         slack                                 -1.645    

Slack (VIOLATED) :        -1.645ns  (required time - arrival time)
  Source:                 nolabel_line168/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.580ns  (logic 0.689ns (12.347%)  route 4.891ns (87.653%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 20.150 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.229    16.229    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line168/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    16.452 r  nolabel_line168/GMII_1000M_reg/Q
                         net (fo=19, routed)          4.891    21.343    nolabel_line168/SiTCP/SiTCP/GMII_1000M
    SLICE_X61Y199        LUT2 (Prop_lut2_I1_O)        0.043    21.386 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<0>/O
                         net (fo=1, routed)           0.000    21.386    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[0]
    SLICE_X61Y199        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.645 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    21.645    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X61Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.698 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.698    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[7]
    SLICE_X61Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    21.809 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    21.809    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[8]
    SLICE_X61Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.075    20.150    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y201        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8/C
                         clock pessimism              0.000    20.150    
                         clock uncertainty           -0.035    20.115    
    SLICE_X61Y201        FDRE (Setup_fdre_C_D)        0.049    20.164    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8
  -------------------------------------------------------------------
                         required time                         20.164    
                         arrival time                         -21.809    
  -------------------------------------------------------------------
                         slack                                 -1.645    

Slack (VIOLATED) :        -1.643ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.590ns  (logic 0.327ns (5.849%)  route 5.263ns (94.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 20.156 - 16.000 ) 
    Source Clock Delay      (SCD):    1.208ns = ( 16.208 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.208    16.208    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X76Y181        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y181        FDCE (Prop_fdce_C_Q)         0.204    16.412 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/Q
                         net (fo=4, routed)           5.263    21.675    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[5]
    SLICE_X76Y183        LUT6 (Prop_lut6_I2_O)        0.123    21.798 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    21.798    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X76Y183        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.081    20.156    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y183        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.156    
                         clock uncertainty           -0.035    20.121    
    SLICE_X76Y183        FDRE (Setup_fdre_C_D)        0.034    20.155    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.155    
                         arrival time                         -21.798    
  -------------------------------------------------------------------
                         slack                                 -1.643    

Slack (VIOLATED) :        -1.630ns  (required time - arrival time)
  Source:                 nolabel_line168/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.565ns  (logic 0.674ns (12.111%)  route 4.891ns (87.889%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 20.150 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.229    16.229    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line168/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    16.452 r  nolabel_line168/GMII_1000M_reg/Q
                         net (fo=19, routed)          4.891    21.343    nolabel_line168/SiTCP/SiTCP/GMII_1000M
    SLICE_X61Y199        LUT2 (Prop_lut2_I1_O)        0.043    21.386 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<0>/O
                         net (fo=1, routed)           0.000    21.386    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[0]
    SLICE_X61Y199        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.645 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    21.645    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X61Y200        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    21.794 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    21.794    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[7]
    SLICE_X61Y200        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.075    20.150    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y200        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_7/C
                         clock pessimism              0.000    20.150    
                         clock uncertainty           -0.035    20.115    
    SLICE_X61Y200        FDRE (Setup_fdre_C_D)        0.049    20.164    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_7
  -------------------------------------------------------------------
                         required time                         20.164    
                         arrival time                         -21.794    
  -------------------------------------------------------------------
                         slack                                 -1.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.214ns (5.771%)  route 3.494ns (94.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.528ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.089     1.089    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X81Y181        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y181        FDPE (Prop_fdpe_C_Q)         0.178     1.267 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/Q
                         net (fo=4, routed)           3.494     4.761    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[30]
    SLICE_X78Y185        LUT6 (Prop_lut6_I4_O)        0.036     4.797 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     4.797    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X78Y185        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.211     4.528    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X78Y185        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     4.528    
                         clock uncertainty            0.035     4.564    
    SLICE_X78Y185        FDRE (Hold_fdre_C_D)         0.189     4.753    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -4.753    
                         arrival time                           4.797    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.146ns (6.007%)  route 2.284ns (93.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.534     0.534    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X74Y183        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y183        FDPE (Prop_fdpe_C_Q)         0.118     0.652 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/Q
                         net (fo=4, routed)           2.284     2.936    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[9]
    SLICE_X73Y183        LUT6 (Prop_lut6_I5_O)        0.028     2.964 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     2.964    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X73Y183        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.733     2.543    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X73Y183        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     2.543    
                         clock uncertainty            0.035     2.579    
    SLICE_X73Y183        FDRE (Hold_fdre_C_D)         0.060     2.639    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.242ns (6.005%)  route 3.788ns (93.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.527ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.079     1.079    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X74Y181        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y181        FDCE (Prop_fdce_C_Q)         0.206     1.285 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/Q
                         net (fo=4, routed)           3.788     5.073    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[24]
    SLICE_X65Y181        LUT6 (Prop_lut6_I4_O)        0.036     5.109 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     5.109    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X65Y181        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.210     4.527    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X65Y181        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     4.527    
                         clock uncertainty            0.035     4.563    
    SLICE_X65Y181        FDRE (Hold_fdre_C_D)         0.154     4.717    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           5.109    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.128ns (5.073%)  route 2.395ns (94.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.532     0.532    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X76Y181        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y181        FDCE (Prop_fdce_C_Q)         0.100     0.632 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/Q
                         net (fo=4, routed)           2.395     3.027    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[3]
    SLICE_X76Y182        LUT6 (Prop_lut6_I2_O)        0.028     3.055 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     3.055    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X76Y182        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.731     2.541    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y182        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     2.541    
                         clock uncertainty            0.035     2.577    
    SLICE_X76Y182        FDRE (Hold_fdre_C_D)         0.060     2.637    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.214ns (5.267%)  route 3.849ns (94.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.526ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.077     1.077    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X79Y181        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y181        FDPE (Prop_fdpe_C_Q)         0.178     1.255 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/Q
                         net (fo=4, routed)           3.849     5.104    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[31]
    SLICE_X76Y182        LUT6 (Prop_lut6_I4_O)        0.036     5.140 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     5.140    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X76Y182        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.209     4.526    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y182        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     4.526    
                         clock uncertainty            0.035     4.562    
    SLICE_X76Y182        FDRE (Hold_fdre_C_D)         0.154     4.716    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -4.716    
                         arrival time                           5.140    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.242ns (5.927%)  route 3.841ns (94.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.527ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.079     1.079    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X74Y181        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y181        FDCE (Prop_fdce_C_Q)         0.206     1.285 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/Q
                         net (fo=4, routed)           3.841     5.126    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[26]
    SLICE_X65Y181        LUT6 (Prop_lut6_I4_O)        0.036     5.162 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     5.162    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X65Y181        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.210     4.527    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X65Y181        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     4.527    
                         clock uncertainty            0.035     4.563    
    SLICE_X65Y181        FDRE (Hold_fdre_C_D)         0.153     4.716    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -4.716    
                         arrival time                           5.162    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.214ns (5.166%)  route 3.928ns (94.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.527ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.081     1.081    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X77Y183        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y183        FDPE (Prop_fdpe_C_Q)         0.178     1.259 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/Q
                         net (fo=4, routed)           3.928     5.187    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[21]
    SLICE_X76Y183        LUT6 (Prop_lut6_I3_O)        0.036     5.223 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     5.223    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X76Y183        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.210     4.527    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y183        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     4.527    
                         clock uncertainty            0.035     4.563    
    SLICE_X76Y183        FDRE (Hold_fdre_C_D)         0.154     4.717    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           5.223    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.128ns (4.837%)  route 2.518ns (95.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.536     0.536    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X81Y181        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y181        FDCE (Prop_fdce_C_Q)         0.100     0.636 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/Q
                         net (fo=4, routed)           2.518     3.154    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[28]
    SLICE_X76Y182        LUT6 (Prop_lut6_I4_O)        0.028     3.182 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     3.182    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X76Y182        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.731     2.541    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y182        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     2.541    
                         clock uncertainty            0.035     2.577    
    SLICE_X76Y182        FDRE (Hold_fdre_C_D)         0.060     2.637    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 nolabel_line168/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.177ns (6.645%)  route 2.487ns (93.355%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.543     0.543    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line168/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.100     0.643 r  nolabel_line168/GMII_1000M_reg/Q
                         net (fo=19, routed)          2.487     3.130    nolabel_line168/SiTCP/SiTCP/GMII_1000M
    SLICE_X61Y199        LUT2 (Prop_lut2_I1_O)        0.028     3.158 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<1>/O
                         net (fo=1, routed)           0.000     3.158    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[1]
    SLICE_X61Y199        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     3.207 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.207    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[1]
    SLICE_X61Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty            0.035     2.589    
    SLICE_X61Y199        FDRE (Hold_fdre_C_D)         0.071     2.660    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 nolabel_line168/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.128ns (4.811%)  route 2.532ns (95.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.543     0.543    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line168/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.100     0.643 r  nolabel_line168/GMII_1000M_reg/Q
                         net (fo=19, routed)          2.532     3.175    nolabel_line168/SiTCP/SiTCP/GMII_1000M
    SLICE_X64Y195        LUT3 (Prop_lut3_I0_O)        0.028     3.203 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_irMiiRxData[3]_irMiiRxData[7]_mux_1_OUT41/O
                         net (fo=1, routed)           0.000     3.203    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMiiRxData[3]_irMiiRxData[7]_mux_1_OUT[3]
    SLICE_X64Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.741     2.551    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X64Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_3/C
                         clock pessimism              0.000     2.551    
                         clock uncertainty            0.035     2.587    
    SLICE_X64Y195        FDRE (Hold_fdre_C_D)         0.060     2.647    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_3
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.557    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.499ns  (logic 0.204ns (3.709%)  route 5.295ns (96.291%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 43.918 - 40.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 36.291 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.291    36.291    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X15Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y204        FDRE (Prop_fdre_C_Q)         0.204    36.495 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           5.295    41.790    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.150    43.918    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000    43.918    
                         clock uncertainty           -0.035    43.882    
    SLICE_X16Y204        FDRE (Setup_fdre_C_D)       -0.076    43.806    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         43.806    
                         arrival time                         -41.790    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.483ns  (logic 0.223ns (4.067%)  route 5.260ns (95.933%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 43.918 - 40.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 36.291 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.291    36.291    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y206        FDRE (Prop_fdre_C_Q)         0.223    36.514 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           5.260    41.774    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X10Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.150    43.918    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000    43.918    
                         clock uncertainty           -0.035    43.882    
    SLICE_X10Y206        FDRE (Setup_fdre_C_D)       -0.010    43.872    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         43.872    
                         arrival time                         -41.774    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.483ns  (logic 0.259ns (4.724%)  route 5.224ns (95.276%))
  Logic Levels:           0  
  Clock Path Skew:        2.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 43.918 - 40.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 36.290 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.290    36.290    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y206        FDRE (Prop_fdre_C_Q)         0.259    36.549 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           5.224    41.773    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X15Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.150    43.918    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    43.918    
                         clock uncertainty           -0.035    43.882    
    SLICE_X15Y206        FDRE (Setup_fdre_C_D)       -0.010    43.872    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         43.872    
                         arrival time                         -41.773    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.368ns  (logic 0.236ns (4.397%)  route 5.132ns (95.603%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 43.919 - 40.000 ) 
    Source Clock Delay      (SCD):    1.292ns = ( 36.292 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.292    36.292    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X10Y205        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y205        FDRE (Prop_fdre_C_Q)         0.236    36.528 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           5.132    41.660    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X9Y205         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.151    43.919    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y205         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000    43.919    
                         clock uncertainty           -0.035    43.883    
    SLICE_X9Y205         FDRE (Setup_fdre_C_D)       -0.090    43.793    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         43.793    
                         arrival time                         -41.660    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.362ns  (logic 0.259ns (4.831%)  route 5.103ns (95.169%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 43.919 - 40.000 ) 
    Source Clock Delay      (SCD):    1.292ns = ( 36.292 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.292    36.292    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X10Y205        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y205        FDRE (Prop_fdre_C_Q)         0.259    36.551 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           5.103    41.654    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X9Y205         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.151    43.919    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y205         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    43.919    
                         clock uncertainty           -0.035    43.883    
    SLICE_X9Y205         FDRE (Setup_fdre_C_D)       -0.019    43.864    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         43.864    
                         arrival time                         -41.654    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.327ns  (logic 0.223ns (4.186%)  route 5.104ns (95.814%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 43.918 - 40.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 36.291 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.291    36.291    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y204        FDRE (Prop_fdre_C_Q)         0.223    36.514 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           5.104    41.618    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X17Y205        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.150    43.918    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y205        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000    43.918    
                         clock uncertainty           -0.035    43.882    
    SLICE_X17Y205        FDRE (Setup_fdre_C_D)       -0.022    43.860    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         43.860    
                         arrival time                         -41.618    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.272ns  (logic 0.204ns (3.869%)  route 5.068ns (96.131%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 43.918 - 40.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 36.291 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.291    36.291    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X15Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y204        FDRE (Prop_fdre_C_Q)         0.204    36.495 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           5.068    41.563    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.150    43.918    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000    43.918    
                         clock uncertainty           -0.035    43.882    
    SLICE_X16Y204        FDRE (Setup_fdre_C_D)       -0.072    43.810    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         43.810    
                         arrival time                         -41.563    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.333ns  (logic 0.223ns (4.182%)  route 5.110ns (95.818%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 43.918 - 40.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 36.291 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.291    36.291    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X15Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y204        FDRE (Prop_fdre_C_Q)         0.223    36.514 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           5.110    41.624    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.150    43.918    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000    43.918    
                         clock uncertainty           -0.035    43.882    
    SLICE_X16Y204        FDRE (Setup_fdre_C_D)        0.013    43.895    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         43.895    
                         arrival time                         -41.624    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.287ns  (logic 0.259ns (4.899%)  route 5.028ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        2.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 43.917 - 40.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 36.289 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.289    36.289    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y208        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y208        FDRE (Prop_fdre_C_Q)         0.259    36.548 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           5.028    41.576    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X14Y209        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.149    43.917    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y209        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000    43.917    
                         clock uncertainty           -0.035    43.881    
    SLICE_X14Y209        FDRE (Setup_fdre_C_D)        0.018    43.899    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         43.899    
                         arrival time                         -41.576    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.241ns  (logic 0.223ns (4.255%)  route 5.018ns (95.745%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 43.918 - 40.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 36.291 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.291    36.291    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y204        FDRE (Prop_fdre_C_Q)         0.223    36.514 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           5.018    41.532    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.150    43.918    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000    43.918    
                         clock uncertainty           -0.035    43.882    
    SLICE_X16Y204        FDRE (Setup_fdre_C_D)        0.013    43.895    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         43.895    
                         arrival time                         -41.532    
  -------------------------------------------------------------------
                         slack                                  2.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 nolabel_line168/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/GMIIMUX/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.178ns (7.347%)  route 2.245ns (92.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.098     1.098    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line168/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.178     1.276 f  nolabel_line168/GMII_1000M_reg/Q
                         net (fo=19, routed)          2.245     3.521    nolabel_line168/GMII_1000M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line168/GMIIMUX/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line168/GMIIMUX/I0
                         clock pessimism              0.000     2.909    
                         clock uncertainty            0.035     2.944    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.375     3.319    nolabel_line168/GMIIMUX
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.118ns (4.494%)  route 2.508ns (95.506%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.576     0.576    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y208        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y208        FDRE (Prop_fdre_C_Q)         0.118     0.694 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           2.508     3.202    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X14Y209        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.782     2.427    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y209        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     2.427    
                         clock uncertainty            0.035     2.462    
    SLICE_X14Y209        FDRE (Hold_fdre_C_D)         0.062     2.524    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.100ns (3.842%)  route 2.503ns (96.158%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.577     0.577    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y203        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y203        FDRE (Prop_fdre_C_Q)         0.100     0.677 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           2.503     3.180    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X15Y203        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.783     2.428    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y203        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000     2.428    
                         clock uncertainty            0.035     2.463    
    SLICE_X15Y203        FDRE (Hold_fdre_C_D)         0.038     2.501    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.118ns (4.530%)  route 2.487ns (95.470%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.577     0.577    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y206        FDRE (Prop_fdre_C_Q)         0.118     0.695 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           2.487     3.182    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X15Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.783     2.428    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000     2.428    
                         clock uncertainty            0.035     2.463    
    SLICE_X15Y206        FDRE (Hold_fdre_C_D)         0.038     2.501    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.100ns (3.838%)  route 2.506ns (96.162%))
  Logic Levels:           0  
  Clock Path Skew:        1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.578     0.578    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y206        FDRE (Prop_fdre_C_Q)         0.100     0.678 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           2.506     3.184    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X8Y206         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.783     2.428    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y206         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     2.428    
                         clock uncertainty            0.035     2.463    
    SLICE_X8Y206         FDRE (Hold_fdre_C_D)         0.032     2.495    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.100ns (3.820%)  route 2.518ns (96.180%))
  Logic Levels:           0  
  Clock Path Skew:        1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.578     0.578    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y206        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y206        FDRE (Prop_fdre_C_Q)         0.100     0.678 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           2.518     3.196    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X8Y206         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.783     2.428    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y206         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000     2.428    
                         clock uncertainty            0.035     2.463    
    SLICE_X8Y206         FDRE (Hold_fdre_C_D)         0.042     2.505    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.107ns (4.144%)  route 2.475ns (95.856%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.577     0.577    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y203        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y203        FDRE (Prop_fdre_C_Q)         0.107     0.684 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           2.475     3.159    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X11Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.783     2.428    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000     2.428    
                         clock uncertainty            0.035     2.463    
    SLICE_X11Y204        FDRE (Hold_fdre_C_D)         0.002     2.465    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.118ns (4.446%)  route 2.536ns (95.554%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.576     0.576    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y208        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y208        FDRE (Prop_fdre_C_Q)         0.118     0.694 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           2.536     3.230    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X14Y209        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.782     2.427    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y209        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000     2.427    
                         clock uncertainty            0.035     2.462    
    SLICE_X14Y209        FDRE (Hold_fdre_C_D)         0.067     2.529    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.100ns (3.779%)  route 2.546ns (96.221%))
  Logic Levels:           0  
  Clock Path Skew:        1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.577     0.577    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X15Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y204        FDRE (Prop_fdre_C_Q)         0.100     0.677 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           2.546     3.223    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.782     2.427    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y204        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000     2.427    
                         clock uncertainty            0.035     2.462    
    SLICE_X16Y204        FDRE (Hold_fdre_C_D)         0.045     2.507    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.242ns (5.971%)  route 3.811ns (94.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.302ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.166     1.166    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X14Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y198        FDRE (Prop_fdre_C_Q)         0.206     1.372 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           3.811     5.183    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X15Y198        LUT2 (Prop_lut2_I0_O)        0.036     5.219 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     5.219    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X15Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.300     4.302    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     4.302    
                         clock uncertainty            0.035     4.337    
    SLICE_X15Y198        FDRE (Hold_fdre_C_D)         0.154     4.491    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -4.491    
                         arrival time                           5.219    
  -------------------------------------------------------------------
                         slack                                  0.728    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.812ns  (logic 0.885ns (48.842%)  route 0.927ns (51.158%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259    36.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927    37.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043    37.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.132 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.132    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.186 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.186    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X52Y199        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    38.351 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.351    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X52Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y199        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.351    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.758ns  (logic 0.831ns (47.271%)  route 0.927ns (52.729%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259    36.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927    37.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043    37.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.132 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.132    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    38.297 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.297    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y198        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.297    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.755ns  (logic 0.828ns (47.180%)  route 0.927ns (52.820%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259    36.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927    37.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043    37.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.132 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.132    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.186 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.186    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X52Y199        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    38.294 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.294    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X52Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y199        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y199        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.294    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.744ns  (logic 0.817ns (46.847%)  route 0.927ns (53.153%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259    36.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927    37.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043    37.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.132 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.132    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y198        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    38.283 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    38.283    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y198        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.283    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.705ns  (logic 0.778ns (45.631%)  route 0.927ns (54.369%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259    36.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927    37.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043    37.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.132 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.132    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y198        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    38.244 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    38.244    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y198        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.244    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.704ns  (logic 0.777ns (45.600%)  route 0.927ns (54.400%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259    36.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927    37.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043    37.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    38.243 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.243    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y197        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.243    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.701ns  (logic 0.774ns (45.504%)  route 0.927ns (54.496%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259    36.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927    37.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043    37.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.132 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.132    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    38.240 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.240    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y198        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.240    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.690ns  (logic 0.763ns (45.149%)  route 0.927ns (54.851%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259    36.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927    37.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043    37.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    38.229 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    38.229    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y197        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.229    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.651ns  (logic 0.724ns (43.853%)  route 0.927ns (56.147%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259    36.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927    37.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043    37.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.078 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    38.190 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    38.190    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y197        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.190    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.650ns  (logic 0.723ns (43.819%)  route 0.927ns (56.181%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259    36.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.927    37.725    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.043    37.768 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.024 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    38.189 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.189    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y196        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.189    
  -------------------------------------------------------------------
                         slack                                  5.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.221ns (41.501%)  route 0.312ns (58.499%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.107     2.222 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           0.312     2.534    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y197        LUT3 (Prop_lut3_I1_O)        0.064     2.598 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     2.598    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y197        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.648 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.648    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.744     2.389    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     2.389    
                         clock uncertainty            0.035     2.424    
    SLICE_X52Y197        FDRE (Hold_fdre_C_D)         0.092     2.516    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.196ns (36.746%)  route 0.337ns (63.254%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.118     2.233 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/Q
                         net (fo=2, routed)           0.337     2.571    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[11]
    SLICE_X52Y198        LUT3 (Prop_lut3_I1_O)        0.028     2.599 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<12>/O
                         net (fo=1, routed)           0.000     2.599    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[12]
    SLICE_X52Y198        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.649 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.649    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.744     2.389    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000     2.389    
                         clock uncertainty            0.035     2.424    
    SLICE_X52Y198        FDRE (Hold_fdre_C_D)         0.092     2.516    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.192ns (35.123%)  route 0.355ns (64.876%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y198        FDRE (Prop_fdre_C_Q)         0.118     2.233 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           0.355     2.588    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X52Y198        LUT3 (Prop_lut3_I1_O)        0.028     2.616 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     2.616    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X52Y198        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.662 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.662    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.744     2.389    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     2.389    
                         clock uncertainty            0.035     2.424    
    SLICE_X52Y198        FDRE (Hold_fdre_C_D)         0.092     2.516    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.193ns (34.924%)  route 0.360ns (65.076%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X56Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y197        FDRE (Prop_fdre_C_Q)         0.118     2.233 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.360     2.593    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X52Y196        LUT3 (Prop_lut3_I1_O)        0.028     2.621 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     2.621    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X52Y196        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.668 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.668    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.035     2.423    
    SLICE_X52Y196        FDRE (Hold_fdre_C_D)         0.092     2.515    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.196ns (35.275%)  route 0.360ns (64.725%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X56Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y197        FDRE (Prop_fdre_C_Q)         0.118     2.233 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.360     2.593    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X52Y196        LUT3 (Prop_lut3_I2_O)        0.028     2.621 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     2.621    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X52Y196        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.671 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.671    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[4]
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.035     2.423    
    SLICE_X52Y196        FDRE (Hold_fdre_C_D)         0.092     2.515    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.217ns (38.987%)  route 0.340ns (61.013%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.107     2.222 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           0.340     2.562    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y196        LUT3 (Prop_lut3_I2_O)        0.064     2.626 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     2.626    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X52Y196        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.672 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.672    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.035     2.423    
    SLICE_X52Y196        FDRE (Hold_fdre_C_D)         0.092     2.515    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.192ns (34.428%)  route 0.366ns (65.572%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.118     2.233 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.366     2.599    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X52Y197        LUT3 (Prop_lut3_I1_O)        0.028     2.627 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<11>/O
                         net (fo=1, routed)           0.000     2.627    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[11]
    SLICE_X52Y197        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.673 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.673    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.744     2.389    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     2.389    
                         clock uncertainty            0.035     2.424    
    SLICE_X52Y197        FDRE (Hold_fdre_C_D)         0.092     2.516    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.248ns (44.324%)  route 0.312ns (55.676%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.107     2.222 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           0.312     2.534    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y197        LUT3 (Prop_lut3_I1_O)        0.064     2.598 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     2.598    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y197        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.077     2.675 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.675    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.744     2.389    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     2.389    
                         clock uncertainty            0.035     2.424    
    SLICE_X52Y197        FDRE (Hold_fdre_C_D)         0.092     2.516    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.193ns (34.484%)  route 0.367ns (65.516%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.118     2.233 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.367     2.600    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X52Y197        LUT3 (Prop_lut3_I2_O)        0.028     2.628 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.628    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X52Y197        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.675 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.675    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.744     2.389    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     2.389    
                         clock uncertainty            0.035     2.424    
    SLICE_X52Y197        FDRE (Hold_fdre_C_D)         0.092     2.516    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.217ns (38.831%)  route 0.342ns (61.169%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y198        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y198        FDRE (Prop_fdre_C_Q)         0.107     2.222 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           0.342     2.564    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X52Y195        LUT3 (Prop_lut3_I2_O)        0.064     2.628 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     2.628    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.674 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.674    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X52Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.035     2.423    
    SLICE_X52Y195        FDRE (Hold_fdre_C_D)         0.092     2.515    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.333ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.575ns  (logic 0.204ns (35.507%)  route 0.371ns (64.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X72Y136        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.371     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X72Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X72Y135        FDCE (Setup_fdce_C_D)       -0.092     4.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.502ns  (logic 0.204ns (40.627%)  route 0.298ns (59.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.298     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X72Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X72Y134        FDCE (Setup_fdce_C_D)       -0.093     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.582ns  (logic 0.223ns (38.325%)  route 0.359ns (61.675%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X72Y136        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.359     0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X72Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X72Y134        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.580%)  route 0.299ns (59.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X67Y127        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.299     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X66Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X66Y126        FDCE (Setup_fdce_C_D)       -0.060     4.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.940    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.810%)  route 0.298ns (57.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.298     0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X72Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X72Y134        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.810%)  route 0.298ns (57.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X69Y125        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.298     0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X68Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X68Y125        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.499ns  (logic 0.223ns (44.663%)  route 0.276ns (55.337%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X69Y126        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.276     0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X68Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X68Y125        FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.499ns  (logic 0.223ns (44.713%)  route 0.276ns (55.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X67Y127        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.276     0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X66Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X66Y126        FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  4.522    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        1.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_0/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.223ns (6.134%)  route 3.412ns (93.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 6.096 - 5.000 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.210     1.210    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X67Y168        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y168        FDPE (Prop_fdpe_C_Q)         0.223     1.433 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.412     4.845    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X85Y188        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.096     6.096    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X85Y188        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_0/C
                         clock pessimism              0.013     6.109    
                         clock uncertainty           -0.035     6.074    
    SLICE_X85Y188        FDCE (Recov_fdce_C_CLR)     -0.212     5.862    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_0
  -------------------------------------------------------------------
                         required time                          5.862    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_5/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.223ns (6.134%)  route 3.412ns (93.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 6.096 - 5.000 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.210     1.210    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X67Y168        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y168        FDPE (Prop_fdpe_C_Q)         0.223     1.433 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.412     4.845    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X85Y188        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.096     6.096    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X85Y188        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_5/C
                         clock pessimism              0.013     6.109    
                         clock uncertainty           -0.035     6.074    
    SLICE_X85Y188        FDCE (Recov_fdce_C_CLR)     -0.212     5.862    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_5
  -------------------------------------------------------------------
                         required time                          5.862    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_6/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.223ns (6.134%)  route 3.412ns (93.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 6.096 - 5.000 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.210     1.210    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X67Y168        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y168        FDPE (Prop_fdpe_C_Q)         0.223     1.433 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.412     4.845    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X85Y188        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.096     6.096    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X85Y188        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_6/C
                         clock pessimism              0.013     6.109    
                         clock uncertainty           -0.035     6.074    
    SLICE_X85Y188        FDCE (Recov_fdce_C_CLR)     -0.212     5.862    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_6
  -------------------------------------------------------------------
                         required time                          5.862    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_7/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.223ns (6.134%)  route 3.412ns (93.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 6.096 - 5.000 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.210     1.210    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X67Y168        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y168        FDPE (Prop_fdpe_C_Q)         0.223     1.433 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.412     4.845    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X85Y188        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.096     6.096    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X85Y188        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_7/C
                         clock pessimism              0.013     6.109    
                         clock uncertainty           -0.035     6.074    
    SLICE_X85Y188        FDCE (Recov_fdce_C_CLR)     -0.212     5.862    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3DData_7
  -------------------------------------------------------------------
                         required time                          5.862    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_0/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.223ns (6.148%)  route 3.404ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 6.096 - 5.000 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.210     1.210    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X67Y168        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y168        FDPE (Prop_fdpe_C_Q)         0.223     1.433 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.404     4.837    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X83Y190        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.096     6.096    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X83Y190        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_0/C
                         clock pessimism              0.013     6.109    
                         clock uncertainty           -0.035     6.074    
    SLICE_X83Y190        FDCE (Recov_fdce_C_CLR)     -0.212     5.862    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_0
  -------------------------------------------------------------------
                         required time                          5.862    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_5/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.223ns (6.148%)  route 3.404ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 6.096 - 5.000 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.210     1.210    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X67Y168        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y168        FDPE (Prop_fdpe_C_Q)         0.223     1.433 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.404     4.837    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X83Y190        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.096     6.096    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X83Y190        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_5/C
                         clock pessimism              0.013     6.109    
                         clock uncertainty           -0.035     6.074    
    SLICE_X83Y190        FDCE (Recov_fdce_C_CLR)     -0.212     5.862    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_5
  -------------------------------------------------------------------
                         required time                          5.862    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_7/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.223ns (6.148%)  route 3.404ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 6.096 - 5.000 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.210     1.210    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X67Y168        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y168        FDPE (Prop_fdpe_C_Q)         0.223     1.433 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.404     4.837    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X83Y190        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.096     6.096    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X83Y190        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_7/C
                         clock pessimism              0.013     6.109    
                         clock uncertainty           -0.035     6.074    
    SLICE_X83Y190        FDCE (Recov_fdce_C_CLR)     -0.212     5.862    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_7
  -------------------------------------------------------------------
                         required time                          5.862    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_0/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.223ns (6.148%)  route 3.404ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 6.096 - 5.000 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.210     1.210    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X67Y168        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y168        FDPE (Prop_fdpe_C_Q)         0.223     1.433 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.404     4.837    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X82Y190        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.096     6.096    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X82Y190        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_0/C
                         clock pessimism              0.013     6.109    
                         clock uncertainty           -0.035     6.074    
    SLICE_X82Y190        FDCE (Recov_fdce_C_CLR)     -0.154     5.920    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_0
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_5/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.223ns (6.148%)  route 3.404ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 6.096 - 5.000 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.210     1.210    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X67Y168        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y168        FDPE (Prop_fdpe_C_Q)         0.223     1.433 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.404     4.837    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X82Y190        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.096     6.096    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X82Y190        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_5/C
                         clock pessimism              0.013     6.109    
                         clock uncertainty           -0.035     6.074    
    SLICE_X82Y190        FDCE (Recov_fdce_C_CLR)     -0.154     5.920    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_5
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_7/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.223ns (6.148%)  route 3.404ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 6.096 - 5.000 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.210     1.210    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X67Y168        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y168        FDPE (Prop_fdpe_C_Q)         0.223     1.433 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.404     4.837    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X82Y190        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.096     6.096    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X82Y190        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_7/C
                         clock pessimism              0.013     6.109    
                         clock uncertainty           -0.035     6.074    
    SLICE_X82Y190        FDCE (Recov_fdce_C_CLR)     -0.154     5.920    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_7
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                  1.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.911%)  route 0.100ns (50.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.582     0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X69Y127        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y127        FDPE (Prop_fdpe_C_Q)         0.100     0.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.100     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X71Y127        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y127        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.188     0.611    
    SLICE_X71Y127        FDPE (Remov_fdpe_C_PRE)     -0.072     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.266%)  route 0.116ns (53.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.586     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDPE (Prop_fdpe_C_Q)         0.100     0.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X72Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.188     0.617    
    SLICE_X72Y133        FDCE (Remov_fdce_C_CLR)     -0.069     0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.266%)  route 0.116ns (53.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.586     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDPE (Prop_fdpe_C_Q)         0.100     0.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X72Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.188     0.617    
    SLICE_X72Y133        FDCE (Remov_fdce_C_CLR)     -0.069     0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.266%)  route 0.116ns (53.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.586     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDPE (Prop_fdpe_C_Q)         0.100     0.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X72Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.188     0.617    
    SLICE_X72Y133        FDCE (Remov_fdce_C_CLR)     -0.069     0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.266%)  route 0.116ns (53.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.586     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDPE (Prop_fdpe_C_Q)         0.100     0.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X72Y133        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.188     0.617    
    SLICE_X72Y133        FDPE (Remov_fdpe_C_PRE)     -0.072     0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.915%)  route 0.105ns (47.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.797ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.579     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y125        FDPE (Prop_fdpe_C_Q)         0.118     0.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X69Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.797     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.188     0.609    
    SLICE_X69Y125        FDCE (Remov_fdce_C_CLR)     -0.069     0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.806%)  route 0.151ns (60.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.586     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDPE (Prop_fdpe_C_Q)         0.100     0.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X71Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.188     0.617    
    SLICE_X71Y133        FDCE (Remov_fdce_C_CLR)     -0.069     0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.806%)  route 0.151ns (60.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.586     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDPE (Prop_fdpe_C_Q)         0.100     0.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X71Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.188     0.617    
    SLICE_X71Y133        FDCE (Remov_fdce_C_CLR)     -0.069     0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.806%)  route 0.151ns (60.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.586     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDPE (Prop_fdpe_C_Q)         0.100     0.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X71Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.188     0.617    
    SLICE_X71Y133        FDCE (Remov_fdce_C_CLR)     -0.069     0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.806%)  route 0.151ns (60.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.586     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDPE (Prop_fdpe_C_Q)         0.100     0.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X71Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.188     0.617    
    SLICE_X71Y133        FDCE (Remov_fdce_C_CLR)     -0.069     0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.289    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            7  Failing Endpoints,  Worst Slack       -0.688ns,  Total Violation       -3.983ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.688ns  (required time - arrival time)
  Source:                 nolabel_line168/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/RX_CNT_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.360ns  (logic 0.204ns (4.679%)  route 4.156ns (95.321%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.229    16.229    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line168/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line168/CNT_RST_reg/Q
                         net (fo=7, routed)           4.156    20.589    nolabel_line168/CNT_RST
    SLICE_X82Y196        FDCE                                         f  nolabel_line168/RX_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line168/GMII_RX_CLK
    SLICE_X82Y196        FDCE                                         r  nolabel_line168/RX_CNT_reg[0]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X82Y196        FDCE (Recov_fdce_C_CLR)     -0.237    19.901    nolabel_line168/RX_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         19.901    
                         arrival time                         -20.589    
  -------------------------------------------------------------------
                         slack                                 -0.688    

Slack (VIOLATED) :        -0.555ns  (required time - arrival time)
  Source:                 nolabel_line168/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/RX_CNT_reg[1]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.169ns  (logic 0.204ns (4.894%)  route 3.965ns (95.106%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.229    16.229    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line168/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line168/CNT_RST_reg/Q
                         net (fo=7, routed)           3.965    20.398    nolabel_line168/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line168/RX_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line168/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line168/RX_CNT_reg[1]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDCE (Recov_fdce_C_CLR)     -0.295    19.843    nolabel_line168/RX_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -20.398    
  -------------------------------------------------------------------
                         slack                                 -0.555    

Slack (VIOLATED) :        -0.555ns  (required time - arrival time)
  Source:                 nolabel_line168/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/RX_CNT_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.169ns  (logic 0.204ns (4.894%)  route 3.965ns (95.106%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.229    16.229    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line168/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line168/CNT_RST_reg/Q
                         net (fo=7, routed)           3.965    20.398    nolabel_line168/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line168/RX_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line168/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line168/RX_CNT_reg[2]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDCE (Recov_fdce_C_CLR)     -0.295    19.843    nolabel_line168/RX_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -20.398    
  -------------------------------------------------------------------
                         slack                                 -0.555    

Slack (VIOLATED) :        -0.555ns  (required time - arrival time)
  Source:                 nolabel_line168/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/RX_CNT_reg[3]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.169ns  (logic 0.204ns (4.894%)  route 3.965ns (95.106%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.229    16.229    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line168/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line168/CNT_RST_reg/Q
                         net (fo=7, routed)           3.965    20.398    nolabel_line168/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line168/RX_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line168/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line168/RX_CNT_reg[3]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDCE (Recov_fdce_C_CLR)     -0.295    19.843    nolabel_line168/RX_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -20.398    
  -------------------------------------------------------------------
                         slack                                 -0.555    

Slack (VIOLATED) :        -0.555ns  (required time - arrival time)
  Source:                 nolabel_line168/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/RX_CNT_reg[4]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.169ns  (logic 0.204ns (4.894%)  route 3.965ns (95.106%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.229    16.229    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line168/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line168/CNT_RST_reg/Q
                         net (fo=7, routed)           3.965    20.398    nolabel_line168/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line168/RX_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line168/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line168/RX_CNT_reg[4]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDCE (Recov_fdce_C_CLR)     -0.295    19.843    nolabel_line168/RX_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -20.398    
  -------------------------------------------------------------------
                         slack                                 -0.555    

Slack (VIOLATED) :        -0.555ns  (required time - arrival time)
  Source:                 nolabel_line168/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/RX_CNT_reg[5]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.169ns  (logic 0.204ns (4.894%)  route 3.965ns (95.106%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.229    16.229    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line168/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line168/CNT_RST_reg/Q
                         net (fo=7, routed)           3.965    20.398    nolabel_line168/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line168/RX_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line168/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line168/RX_CNT_reg[5]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDCE (Recov_fdce_C_CLR)     -0.295    19.843    nolabel_line168/RX_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -20.398    
  -------------------------------------------------------------------
                         slack                                 -0.555    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 nolabel_line168/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/RX_CNT_reg[6]_inv/PRE
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.169ns  (logic 0.204ns (4.894%)  route 3.965ns (95.106%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        1.229    16.229    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line168/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line168/CNT_RST_reg/Q
                         net (fo=7, routed)           3.965    20.398    nolabel_line168/CNT_RST
    SLICE_X81Y196        FDPE                                         f  nolabel_line168/RX_CNT_reg[6]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line168/GMII_RX_CLK
    SLICE_X81Y196        FDPE                                         r  nolabel_line168/RX_CNT_reg[6]_inv/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDPE (Recov_fdpe_C_PRE)     -0.261    19.877    nolabel_line168/RX_CNT_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         19.877    
                         arrival time                         -20.398    
  -------------------------------------------------------------------
                         slack                                 -0.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line168/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/RX_CNT_reg[1]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.091ns (4.342%)  route 2.005ns (95.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.543     0.543    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line168/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.634 f  nolabel_line168/CNT_RST_reg/Q
                         net (fo=7, routed)           2.005     2.639    nolabel_line168/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line168/RX_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line168/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line168/RX_CNT_reg[1]/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty            0.035     2.588    
    SLICE_X81Y196        FDCE (Remov_fdce_C_CLR)     -0.107     2.481    nolabel_line168/RX_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line168/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/RX_CNT_reg[2]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.091ns (4.342%)  route 2.005ns (95.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.543     0.543    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line168/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.634 f  nolabel_line168/CNT_RST_reg/Q
                         net (fo=7, routed)           2.005     2.639    nolabel_line168/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line168/RX_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line168/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line168/RX_CNT_reg[2]/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty            0.035     2.588    
    SLICE_X81Y196        FDCE (Remov_fdce_C_CLR)     -0.107     2.481    nolabel_line168/RX_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line168/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/RX_CNT_reg[3]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.091ns (4.342%)  route 2.005ns (95.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.543     0.543    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line168/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.634 f  nolabel_line168/CNT_RST_reg/Q
                         net (fo=7, routed)           2.005     2.639    nolabel_line168/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line168/RX_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line168/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line168/RX_CNT_reg[3]/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty            0.035     2.588    
    SLICE_X81Y196        FDCE (Remov_fdce_C_CLR)     -0.107     2.481    nolabel_line168/RX_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line168/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/RX_CNT_reg[4]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.091ns (4.342%)  route 2.005ns (95.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.543     0.543    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line168/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.634 f  nolabel_line168/CNT_RST_reg/Q
                         net (fo=7, routed)           2.005     2.639    nolabel_line168/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line168/RX_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line168/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line168/RX_CNT_reg[4]/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty            0.035     2.588    
    SLICE_X81Y196        FDCE (Remov_fdce_C_CLR)     -0.107     2.481    nolabel_line168/RX_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line168/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/RX_CNT_reg[5]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.091ns (4.342%)  route 2.005ns (95.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.543     0.543    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line168/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.634 f  nolabel_line168/CNT_RST_reg/Q
                         net (fo=7, routed)           2.005     2.639    nolabel_line168/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line168/RX_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line168/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line168/RX_CNT_reg[5]/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty            0.035     2.588    
    SLICE_X81Y196        FDCE (Remov_fdce_C_CLR)     -0.107     2.481    nolabel_line168/RX_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 nolabel_line168/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/RX_CNT_reg[6]_inv/PRE
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.091ns (4.342%)  route 2.005ns (95.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.543     0.543    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line168/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.634 f  nolabel_line168/CNT_RST_reg/Q
                         net (fo=7, routed)           2.005     2.639    nolabel_line168/CNT_RST
    SLICE_X81Y196        FDPE                                         f  nolabel_line168/RX_CNT_reg[6]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line168/GMII_RX_CLK
    SLICE_X81Y196        FDPE                                         r  nolabel_line168/RX_CNT_reg[6]_inv/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty            0.035     2.588    
    SLICE_X81Y196        FDPE (Remov_fdpe_C_PRE)     -0.110     2.478    nolabel_line168/RX_CNT_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 nolabel_line168/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/RX_CNT_reg[0]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.091ns (4.159%)  route 2.097ns (95.841%))
  Logic Levels:           0  
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=9118, routed)        0.543     0.543    nolabel_line168/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line168/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.634 f  nolabel_line168/CNT_RST_reg/Q
                         net (fo=7, routed)           2.097     2.731    nolabel_line168/CNT_RST
    SLICE_X82Y196        FDCE                                         f  nolabel_line168/RX_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line168/GMII_RX_CLK
    SLICE_X82Y196        FDCE                                         r  nolabel_line168/RX_CNT_reg[0]/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty            0.035     2.588    
    SLICE_X82Y196        FDCE (Remov_fdce_C_CLR)     -0.088     2.500    nolabel_line168/RX_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.454ns (23.100%)  route 1.511ns (76.900%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 36.739 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     4.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.472     5.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X84Y137        LUT6 (Prop_lut6_I1_O)        0.043     5.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.513     5.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y136        LUT4 (Prop_lut4_I3_O)        0.052     5.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.186     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y136        LUT1 (Prop_lut1_I0_O)        0.136     5.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.340     6.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    36.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.531    37.270    
                         clock uncertainty           -0.035    37.235    
    SLICE_X80Y134        FDCE (Recov_fdce_C_CLR)     -0.212    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                 30.738    

Slack (MET) :             30.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.454ns (23.100%)  route 1.511ns (76.900%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 36.739 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     4.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.472     5.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X84Y137        LUT6 (Prop_lut6_I1_O)        0.043     5.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.513     5.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y136        LUT4 (Prop_lut4_I3_O)        0.052     5.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.186     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y136        LUT1 (Prop_lut1_I0_O)        0.136     5.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.340     6.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    36.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.531    37.270    
                         clock uncertainty           -0.035    37.235    
    SLICE_X80Y134        FDCE (Recov_fdce_C_CLR)     -0.212    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                 30.738    

Slack (MET) :             30.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.454ns (23.100%)  route 1.511ns (76.900%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 36.739 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     4.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.472     5.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X84Y137        LUT6 (Prop_lut6_I1_O)        0.043     5.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.513     5.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y136        LUT4 (Prop_lut4_I3_O)        0.052     5.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.186     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y136        LUT1 (Prop_lut1_I0_O)        0.136     5.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.340     6.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    36.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.531    37.270    
                         clock uncertainty           -0.035    37.235    
    SLICE_X80Y134        FDCE (Recov_fdce_C_CLR)     -0.212    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                 30.738    

Slack (MET) :             30.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.454ns (23.100%)  route 1.511ns (76.900%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 36.739 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     4.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.472     5.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X84Y137        LUT6 (Prop_lut6_I1_O)        0.043     5.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.513     5.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y136        LUT4 (Prop_lut4_I3_O)        0.052     5.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.186     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y136        LUT1 (Prop_lut1_I0_O)        0.136     5.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.340     6.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    36.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.531    37.270    
                         clock uncertainty           -0.035    37.235    
    SLICE_X80Y134        FDCE (Recov_fdce_C_CLR)     -0.212    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                 30.738    

Slack (MET) :             30.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.454ns (23.124%)  route 1.509ns (76.876%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 36.739 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     4.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.472     5.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X84Y137        LUT6 (Prop_lut6_I1_O)        0.043     5.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.513     5.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y136        LUT4 (Prop_lut4_I3_O)        0.052     5.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.186     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y136        LUT1 (Prop_lut1_I0_O)        0.136     5.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.338     6.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X81Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    36.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.531    37.270    
                         clock uncertainty           -0.035    37.235    
    SLICE_X81Y134        FDCE (Recov_fdce_C_CLR)     -0.212    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                 30.740    

Slack (MET) :             30.770ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.454ns (23.465%)  route 1.481ns (76.535%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 36.740 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     4.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.472     5.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X84Y137        LUT6 (Prop_lut6_I1_O)        0.043     5.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.513     5.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y136        LUT4 (Prop_lut4_I3_O)        0.052     5.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.186     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y136        LUT1 (Prop_lut1_I0_O)        0.136     5.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.310     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.263    36.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.531    37.271    
                         clock uncertainty           -0.035    37.236    
    SLICE_X80Y135        FDCE (Recov_fdce_C_CLR)     -0.212    37.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.024    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 30.770    

Slack (MET) :             30.770ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.454ns (23.465%)  route 1.481ns (76.535%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 36.740 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     4.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.472     5.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X84Y137        LUT6 (Prop_lut6_I1_O)        0.043     5.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.513     5.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y136        LUT4 (Prop_lut4_I3_O)        0.052     5.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.186     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y136        LUT1 (Prop_lut1_I0_O)        0.136     5.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.310     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.263    36.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.531    37.271    
                         clock uncertainty           -0.035    37.236    
    SLICE_X80Y135        FDCE (Recov_fdce_C_CLR)     -0.212    37.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.024    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 30.770    

Slack (MET) :             30.770ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.454ns (23.465%)  route 1.481ns (76.535%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 36.740 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     4.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.472     5.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X84Y137        LUT6 (Prop_lut6_I1_O)        0.043     5.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.513     5.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y136        LUT4 (Prop_lut4_I3_O)        0.052     5.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.186     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y136        LUT1 (Prop_lut1_I0_O)        0.136     5.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.310     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.263    36.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.531    37.271    
                         clock uncertainty           -0.035    37.236    
    SLICE_X80Y135        FDCE (Recov_fdce_C_CLR)     -0.212    37.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.024    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 30.770    

Slack (MET) :             30.770ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.454ns (23.465%)  route 1.481ns (76.535%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 36.740 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     4.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.472     5.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X84Y137        LUT6 (Prop_lut6_I1_O)        0.043     5.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.513     5.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y136        LUT4 (Prop_lut4_I3_O)        0.052     5.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.186     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y136        LUT1 (Prop_lut1_I0_O)        0.136     5.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.310     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.263    36.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.531    37.271    
                         clock uncertainty           -0.035    37.236    
    SLICE_X80Y135        FDCE (Recov_fdce_C_CLR)     -0.212    37.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.024    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 30.770    

Slack (MET) :             30.770ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.454ns (23.465%)  route 1.481ns (76.535%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 36.740 - 33.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.399     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     4.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.472     5.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X84Y137        LUT6 (Prop_lut6_I1_O)        0.043     5.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.513     5.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y136        LUT4 (Prop_lut4_I3_O)        0.052     5.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.186     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y136        LUT1 (Prop_lut1_I0_O)        0.136     5.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.310     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.263    36.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.531    37.271    
                         clock uncertainty           -0.035    37.236    
    SLICE_X80Y135        FDCE (Recov_fdce_C_CLR)     -0.212    37.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.024    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 30.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDPE (Prop_fdpe_C_Q)         0.118     2.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X74Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.806     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X74Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.471     2.126    
    SLICE_X74Y136        FDCE (Remov_fdce_C_CLR)     -0.050     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDPE (Prop_fdpe_C_Q)         0.118     2.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X74Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.806     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X74Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.471     2.126    
    SLICE_X74Y136        FDCE (Remov_fdce_C_CLR)     -0.050     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDPE (Prop_fdpe_C_Q)         0.118     2.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X74Y136        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.806     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X74Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.471     2.126    
    SLICE_X74Y136        FDPE (Remov_fdpe_C_PRE)     -0.052     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDPE (Prop_fdpe_C_Q)         0.118     2.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X74Y136        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.806     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X74Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.471     2.126    
    SLICE_X74Y136        FDPE (Remov_fdpe_C_PRE)     -0.052     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDPE (Prop_fdpe_C_Q)         0.118     2.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X74Y136        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.806     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X74Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.471     2.126    
    SLICE_X74Y136        FDPE (Remov_fdpe_C_PRE)     -0.052     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDPE (Prop_fdpe_C_Q)         0.118     2.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X74Y136        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.806     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X74Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.471     2.126    
    SLICE_X74Y136        FDPE (Remov_fdpe_C_PRE)     -0.052     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.735%)  route 0.152ns (60.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDPE (Prop_fdpe_C_Q)         0.100     2.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X70Y137        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.808     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X70Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.471     2.128    
    SLICE_X70Y137        FDCE (Remov_fdce_C_CLR)     -0.050     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.820%)  route 0.143ns (61.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y129        FDPE (Prop_fdpe_C_Q)         0.091     2.201 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.143     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y129        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.801     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.453     2.139    
    SLICE_X70Y129        FDPE (Remov_fdpe_C_PRE)     -0.090     2.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.174%)  route 0.149ns (55.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDPE (Prop_fdpe_C_Q)         0.118     2.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.149     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X74Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.806     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X74Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.471     2.126    
    SLICE_X74Y135        FDCE (Remov_fdce_C_CLR)     -0.050     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.174%)  route 0.149ns (55.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDPE (Prop_fdpe_C_Q)         0.118     2.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.149     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X74Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.806     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X74Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.471     2.126    
    SLICE_X74Y135        FDCE (Remov_fdce_C_CLR)     -0.050     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK_125M
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183                                     0.000     0.000 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     3.085 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.085    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179                                     0.000     0.000 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     3.077 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.077    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 nolabel_line168/IOB_GTX/C
                            (rising edge-triggered cell ODDR clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_GTXCLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.074ns  (logic 3.074ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y181                                     0.000     0.000 r  nolabel_line168/IOB_GTX/C
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  nolabel_line168/IOB_GTX/Q
                         net (fo=1, routed)           0.000     0.366    GMII_GTXCLK_OBUF
    K30                  OBUF (Prop_obuf_I_O)         2.708     3.074 r  GMII_GTXCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.074    GMII_GTXCLK
    K30                                                               r  GMII_GTXCLK (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182                                     0.000     0.000 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     3.071 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.071    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171                                     0.000     0.000 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     3.061 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.061    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180                                     0.000     0.000 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     3.059 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.059    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170                                     0.000     0.000 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     3.058 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.058    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167                                     0.000     0.000 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     3.048 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.048    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168                                     0.000     0.000 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     3.041 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.041    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164                                     0.000     0.000 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     3.030 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.030    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  GMII_TX_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       22.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.444ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     7.556 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.556    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 22.444    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     7.542 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.542    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.461ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     7.539 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.539    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 22.461    

Slack (MET) :             22.475ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.462     4.464    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     4.830 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     4.830    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     7.525 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.525    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 22.475    

Slack (MET) :             22.476ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     7.524 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.524    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 22.476    

Slack (MET) :             22.477ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     7.523 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.523    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                 22.477    

Slack (MET) :             22.484ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     7.516 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.516    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 22.484    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     7.509 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.509    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.499ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     7.501 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.501    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 22.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.576ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         1.335     3.576 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.576    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.585ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.538ns  (logic 1.538ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         1.346     3.585 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.585    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.592ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.545ns  (logic 1.545ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         1.353     3.592 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.592    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.555ns  (logic 1.555ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         1.363     3.600 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.556ns  (logic 1.556ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         1.364     3.600 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.601ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.557ns  (logic 1.557ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.636     2.044    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.192     2.236 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     2.236    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         1.365     3.601 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.601    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.568ns  (logic 1.568ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         1.376     3.615 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.615    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.618ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         1.381     3.618 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.618    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.630ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.581ns  (logic 1.581ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line168/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line168/GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         1.389     3.630 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.630    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  3.630    





