<div align="center">
  <h1><span style="color:#20B2AA; font-size: 25px;">üöÄ TH·ª∞C T·∫¨P THI·∫æT K·∫æ H·ªÜ TH·ªêNG & VI M·∫†CH T√çCH H·ª¢P üöÄ</span></h1>
  <p><span style="color:#4682B4;">üí° B√†i T·∫≠p & D·ª± √Ån Xilinx Vivado/ISE - SPKT</span></p>
  <p>T·ªïng h·ª£p c√°c b√†i gi·∫£i, d·ª± √°n th·ª±c h√†nh m√¥n Thi·∫øt k·∫ø H·ªá th·ªëng & Vi m·∫°ch T√≠ch h·ª£p.</p>
  <p>Cung c·∫•p m√£ ngu·ªìn VHDL/Verilog v√† files d·ª± √°n Xilinx ƒë·∫ßy ƒë·ªß.</p>

  <p>
    <img src="https://img.shields.io/badge/Thi%E1%BA%BFt%20k%E1%BA%BF-ASIC%2FFPGA-blueviolet?style=for-the-badge&logo=lattice&logoColor=white" alt="ASIC/FPGA Badge">
    <img src="https://img.shields.io/badge/Ng%C3%B4n%20ng%E1%BB%AF-VHDL%2FVerilog-red?style=for-the-badge&logo=vhdl&logoColor=white" alt="VHDL/Verilog Badge">
    <img src="https://img.shields.io/badge/Ph%E1%BA%A7n%20m%E1%BB%81m-Xilinx%20Vivado-green?style=for-the-badge&logo=xilinx&logoColor=white" alt="Xilinx Vivado Badge">
    <img src="https://img.shields.io/badge/Tr%C6%B0%E1%BB%9Dng-%C4%90H%20SPKT-red?style=for-the-badge&logo=university&logoColor=white" alt="SPKT Badge">
    <img src="https://img.shields.io/github/stars/LucPac/Thuc_tap_Thiet_ke_he_thong_va_vi_mach_tich_hop?style=for-the-badge&color=gold&logo=github" alt="GitHub Stars">
    <img src="https://img.shields.io/github/forks/LucPac/Thuc_tap_Thiet_ke_he_thong_va_vi_mach_tich_hop?style=for-the-badge&color=lightblue&logo=github" alt="GitHub Forks">
    <img src="https://img.shields.io/github/last-commit/LucPac/Thuc_tap_Thiet_ke_he_thong_va_vi_mach_tich_hop?style=for-the-badge&label=C%E1%BA%ADp%20nh%E1%BA%ADt&color=informational" alt="Last Commit">
  </p>

  ---

  <p>
    <a href="#üéØ-v·ªÅ-d·ª±-√°n">T·ªïng quan</a> ‚Ä¢
    <a href="#‚ú®-ƒëi·ªÉm-n·ªïi-b·∫≠t">ƒêi·ªÉm n·ªïi b·∫≠t</a> ‚Ä¢
    <a href="#üìÅ-c·∫•u-tr√∫c-d·ª±-√°n">C·∫•u tr√∫c</a> ‚Ä¢
    <a href="#üõ†Ô∏è-h∆∞·ªõng-d·∫´n-s·ª≠-d·ª•ng">H∆∞·ªõng d·∫´n</a> ‚Ä¢
    <a href="#üì∏-·∫£nh-minh-h·ªça--demo">Demo</a> ‚Ä¢
    <a href="#ü§ù-ƒë√≥ng-g√≥p">ƒê√≥ng g√≥p</a> ‚Ä¢
    <a href="#üìà-th·ªëng-k√™-kho-l∆∞u-tr·ªØ">Th·ªëng k√™</a> ‚Ä¢
    <a href="#üìß-li√™n-h·ªá">Li√™n h·ªá</a>
  </p>

  ---
</div>

<br>

## <span style="color:#20B2AA;">üéØ V·ªÅ D·ª± √°n</span>

Ch√†o m·ª´ng b·∫°n ƒë·∫øn v·ªõi kho l∆∞u tr·ªØ **`Thuc_tap_Thiet_ke_he_thong_va_vi_mach_tich_hop`**!

Kho l∆∞u tr·ªØ n√†y l√† t·∫≠p h·ª£p c√°c b√†i gi·∫£i, d·ª± √°n v√† m√£ ngu·ªìn ƒë∆∞·ª£c ph√°t tri·ªÉn trong qu√° tr√¨nh h·ªçc v√† th·ª±c t·∫≠p m√¥n **Thi·∫øt k·∫ø H·ªá th·ªëng v√† Vi m·∫°ch T√≠ch h·ª£p** t·∫°i ƒê·∫°i h·ªçc S∆∞ ph·∫°m K·ªπ thu·∫≠t TP.HCM (SPKT). C√°c b√†i t·∫≠p ch·ªß y·∫øu ƒë∆∞·ª£c th·ª±c hi·ªán b·∫±ng ph·∫ßn m·ªÅm **Xilinx Vivado** ho·∫∑c **Xilinx ISE**, s·ª≠ d·ª•ng c√°c ng√¥n ng·ªØ m√¥ t·∫£ ph·∫ßn c·ª©ng nh∆∞ **VHDL** v√† **Verilog**.

M·ª•c ti√™u c·ªßa kho l∆∞u tr·ªØ n√†y l√† cung c·∫•p m·ªôt ngu·ªìn t√†i li·ªáu th·ª±c t·∫ø v√† h·ªØu √≠ch cho sinh vi√™n, k·ªπ s∆∞, ho·∫∑c b·∫•t k·ª≥ ai quan t√¢m ƒë·∫øn lƒ©nh v·ª±c thi·∫øt k·∫ø `FPGA/ASIC` v√† ph√°t tri·ªÉn h·ªá th·ªëng nh√∫ng d·ª±a tr√™n Xilinx. M·ªói d·ª± √°n/b√†i gi·∫£i bao g·ªìm:

* **M√£ ngu·ªìn VHDL/Verilog:** C√°c file `.vhd` ho·∫∑c `.v` ƒë∆∞·ª£c vi·∫øt r√µ r√†ng, c√≥ ch√∫ th√≠ch chi ti·∫øt.
* **File d·ª± √°n Xilinx:** To√†n b·ªô c·∫•u tr√∫c d·ª± √°n Xilinx (`.xpr` cho Vivado ho·∫∑c `.ise` cho ISE) gi√∫p b·∫°n d·ªÖ d√†ng m·ªü, bi√™n d·ªãch v√† ch·∫°y m√¥ ph·ªèng.
* **T√†i li·ªáu h·ªó tr·ª£:** C√≥ th·ªÉ bao g·ªìm s∆° ƒë·ªì kh·ªëi, k·∫øt qu·∫£ m√¥ ph·ªèng, ho·∫∑c b√°o c√°o ng·∫Øn g·ªçn (n·∫øu c√≥).

<br>

## <span style="color:#4682B4;">‚ú® ƒêi·ªÉm n·ªïi b·∫≠t</span>

* **T·∫≠p trung v√†o Xilinx:** C√°c d·ª± √°n ƒë∆∞·ª£c x√¢y d·ª±ng v√† ki·ªÉm tra b·∫±ng c√°c c√¥ng c·ª• h√†ng ƒë·∫ßu c·ªßa Xilinx.
* **Gi·∫£i ph√°p th·ª±c t·∫ø:** C√°c b√†i t·∫≠p v√† d·ª± √°n ph·∫£n √°nh y√™u c·∫ßu th·ª±c t·∫ø c·ªßa m√¥n h·ªçc v√† ng√†nh c√¥ng nghi·ªáp.
* **M√£ ngu·ªìn ch·∫•t l∆∞·ª£ng:** Code ƒë∆∞·ª£c vi·∫øt r√µ r√†ng, hi·ªáu qu·∫£, v√† d·ªÖ hi·ªÉu.
* **T√≠ch h·ª£p ƒë·∫ßy ƒë·ªß:** Bao g·ªìm c·∫£ file thi·∫øt k·∫ø (`.vhd`/`.v`) v√† file d·ª± √°n Xilinx, s·∫µn s√†ng ƒë·ªÉ s·ª≠ d·ª•ng.
* **T√†i li·ªáu h·ªó tr·ª£:** Cung c·∫•p th√¥ng tin c·∫ßn thi·∫øt ƒë·ªÉ b·∫°n hi·ªÉu v√† ph√°t tri·ªÉn ti·∫øp.

<br>

## <span style="color:#FF6347;">üìÅ C·∫•u tr√∫c D·ª± √°n</span>

M·ªói b√†i gi·∫£i/d·ª± √°n ƒë∆∞·ª£c t·ªï ch·ª©c trong m·ªôt th∆∞ m·ª•c ri√™ng bi·ªát, ƒë·∫∑t t√™n theo c·∫•u tr√∫c r√µ r√†ng v√† d·ªÖ hi·ªÉu.
<br>

## <span style="color:#FFD700;">üõ†Ô∏è H∆∞·ªõng d·∫´n S·ª≠ d·ª•ng</span>

ƒê·ªÉ m·ªü, bi√™n d·ªãch v√† m√¥ ph·ªèng c√°c d·ª± √°n trong kho l∆∞u tr·ªØ n√†y, b·∫°n c·∫ßn c√†i ƒë·∫∑t **Xilinx Vivado Design Suite** ho·∫∑c **Xilinx ISE Design Suite** (t√πy thu·ªôc v√†o phi√™n b·∫£n d·ª± √°n).

**C√°c b∆∞·ªõc c∆° b·∫£n:**

1.  **Clone ho·∫∑c t·∫£i v·ªÅ** kho l∆∞u tr·ªØ n√†y v·ªÅ m√°y t√≠nh c·ªßa b·∫°n:
    ```bash
    git clone [https://github.com/LucPac/Thuc_tap_Thiet_ke_he_thong_va_vi_mach_tich_hop.git](https://github.com/LucPac/Thuc_tap_Thiet_ke_he_thong_va_vi_mach_tich_hop.git)
    ```
2.  **M·ªü th∆∞ m·ª•c d·ª± √°n mong mu·ªën** (v√≠ d·ª•: `BaiTap_Dem_Xung_FPGA`).
3.  **M·ªü file d·ª± √°n Xilinx** (v√≠ d·ª•: `.xpr` cho Vivado ho·∫∑c `.ise` cho ISE) b·∫±ng ph·∫ßn m·ªÅm Xilinx t∆∞∆°ng ·ª©ng.
4.  **Ch·∫°y t·ªïng h·ª£p, c√†i ƒë·∫∑t v√† m√¥ ph·ªèng** theo h∆∞·ªõng d·∫´n c·ªßa Xilinx ho·∫∑c t√†i li·ªáu ƒëi k√®m trong th∆∞ m·ª•c d·ª± √°n (n·∫øu c√≥).
    * ƒê·ªëi v·ªõi `Vivado`: M·ªü file `.xpr`.
    * ƒê·ªëi v·ªõi `ISE`: M·ªü file `.ise` ho·∫∑c file `.xise`.

<br>

## <span style="color:#6A5ACD;">üì∏ ·∫¢nh minh h·ªça / Demo</span>

*(Ph·∫ßn n√†y l√† n∆°i b·∫°n c√≥ th·ªÉ l√†m repo c·ªßa m√¨nh n·ªïi b·∫≠t nh·∫•t! H√£y th√™m c√°c ·∫£nh ch·ª•p m√†n h√¨nh ch·∫•t l∆∞·ª£ng cao ho·∫∑c GIF ƒë·ªông v·ªÅ c√°c m·∫°ch FPGA/ASIC ƒëang m√¥ ph·ªèng, k·∫øt qu·∫£ t·ª´ Xilinx Vivado/ISE, ho·∫∑c s∆° ƒë·ªì kh·ªëi thi·∫øt k·∫ø. ƒêi·ªÅu n√†y s·∫Ω gi√∫p ng∆∞·ªùi xem d·ªÖ h√¨nh dung v√† ƒë√°nh gi√° cao c√¥ng vi·ªác c·ªßa b·∫°n.)*

```markdown
### V√≠ d·ª•: B·ªô ƒë·∫øm BCD ƒë·ªìng b·ªô

![Demo B·ªô ƒê·∫øm BCD](assets/images/bcd_counter_demo.gif)
_K·∫øt qu·∫£ m√¥ ph·∫øm b·ªô ƒë·∫øm BCD ƒë·ªìng b·ªô trong Xilinx Vivado_

### V√≠ d·ª•: Giao ti·∫øp UART

![Demo UART](assets/images/uart_waveform.png)
_S∆° ƒë·ªì kh·ªëi v√† d·∫°ng s√≥ng m√¥ ph·ªèng giao ti·∫øp UART_
