
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119276                       # Number of seconds simulated
sim_ticks                                119275577344                       # Number of ticks simulated
final_tick                               1177134398657                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102417                       # Simulator instruction rate (inst/s)
host_op_rate                                   129492                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5538628                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894176                       # Number of bytes of host memory used
host_seconds                                 21535.22                       # Real time elapsed on the host
sim_insts                                  2205568593                       # Number of instructions simulated
sim_ops                                    2788633279                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1613312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       406528                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2022912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       855808                       # Number of bytes written to this memory
system.physmem.bytes_written::total            855808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12604                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3176                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15804                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6686                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6686                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13525921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15024                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3408309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                16959985                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              25755                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7175048                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7175048                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7175048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13525921                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15024                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3408309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               24135033                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143187969                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23165952                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19077597                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1930139                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9374908                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669330                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436939                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87489                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104439132                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127983943                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23165952                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11106269                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27180250                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6250793                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4964820                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12099261                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572256                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140873022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.106712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.548285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113692772     80.71%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2781728      1.97%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2361865      1.68%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379608      1.69%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2271562      1.61%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124344      0.80%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779270      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1976991      1.40%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13504882      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140873022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161787                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.893818                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103270640                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6377350                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26833039                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109619                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4282365                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3729646                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6456                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154381651                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51092                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4282365                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103785136                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3854502                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1366466                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26417531                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1167014                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152937529                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1437                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401563                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622330                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        15599                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    213972572                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    712852900                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    712852900                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45713347                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33758                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17736                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3803644                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15180514                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900272                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310282                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1699428                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149085060                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33758                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139165060                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107025                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25137630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57058840                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1714                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140873022                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.987876                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.584421                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83508064     59.28%     59.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23720892     16.84%     76.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11947087      8.48%     84.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7808266      5.54%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6905612      4.90%     95.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2706716      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3061282      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119348      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95755      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140873022                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976536     74.77%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156987     12.02%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172445     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114935196     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2011772      1.45%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14358155     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843915      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139165060                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.971905                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305968                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009384                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420616135                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174257123                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135056523                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140471028                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201367                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2968385                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1203                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          685                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158602                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          597                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4282365                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3179107                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       252502                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149118818                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1158639                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15180514                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900272                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17736                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        201630                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13129                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          685                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149126                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1083342                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2232468                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136796411                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14109356                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2368649                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21951763                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19289689                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842407                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.955362                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135062956                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135056523                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81500775                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221116412                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.943211                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368588                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26704815                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1954986                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136590657                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.896269                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.712209                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87494301     64.06%     64.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22499881     16.47%     80.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810252      7.91%     88.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818539      3.53%     91.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3768232      2.76%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1535679      1.12%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1560565      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094463      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008745      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136590657                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008745                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282708643                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302536090                       # The number of ROB writes
system.switch_cpus0.timesIdled                  55484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2314947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.431880                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.431880                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.698383                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.698383                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618171465                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186362287                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145755165                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143187969                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24043640                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19498317                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2051968                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9833529                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9252276                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2586978                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95166                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105022954                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131476431                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24043640                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11839254                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28934502                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6679551                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2616966                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12268035                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1611462                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141175799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.543795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112241297     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2034906      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3731095      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3379703      2.39%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2153757      1.53%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1765571      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1023153      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1067494      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13778823      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141175799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167917                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.918209                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103956927                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4011764                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28560540                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48363                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4598199                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4158476                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3182                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     159085728                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        24918                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4598199                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104797634                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1091300                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1728215                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27749393                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1211052                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     157313260                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        231242                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       522166                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    222516404                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    732536596                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    732536596                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176196407                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46319985                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34699                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17350                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4349282                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14909486                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7402542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83560                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1656518                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154333689                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34700                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143438920                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       161276                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27031408                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59305084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    141175799                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.016031                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560886                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81089870     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24732665     17.52%     74.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13001465      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7514871      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8317639      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3085805      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2741278      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       526185      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       166021      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141175799                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         573671     68.84%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118133     14.18%     83.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141515     16.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120787743     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2029991      1.42%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17349      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13239610      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7364227      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143438920                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.001753                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             833319                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005810                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    429048234                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181400012                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140287613                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144272239                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       276494                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3423282                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       126105                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4598199                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         704077                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       108614                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154368389                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63223                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14909486                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7402542                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17350                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94155                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1145090                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1146331                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2291421                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141072607                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12715553                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2366313                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20079407                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20075443                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7363854                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.985227                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140416915                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140287613                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81856198                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229886482                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.979744                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356072                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102616366                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126350583                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28018194                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34700                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2074815                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136577600                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.925119                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694874                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84602045     61.94%     61.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24076843     17.63%     79.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11962372      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4069314      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5009196      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1754657      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1235551      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1023297      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2844325      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136577600                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102616366                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126350583                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18762641                       # Number of memory references committed
system.switch_cpus1.commit.loads             11486204                       # Number of loads committed
system.switch_cpus1.commit.membars              17350                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18237299                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113832191                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2605953                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2844325                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           288102052                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          313335929                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43101                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2012170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102616366                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126350583                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102616366                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.395372                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.395372                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.716655                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.716655                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       635198527                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196368230                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148250253                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34700                       # number of misc regfile writes
system.l20.replacements                         12614                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          790037                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28998                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.244534                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          357.307323                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.460192                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6072.259891                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.346741                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9944.625853                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021808                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000577                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370621                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000021                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.606972                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        84611                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  84611                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           22025                       # number of Writeback hits
system.l20.Writeback_hits::total                22025                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        84611                       # number of demand (read+write) hits
system.l20.demand_hits::total                   84611                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        84611                       # number of overall hits
system.l20.overall_hits::total                  84611                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12604                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12614                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12604                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12614                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12604                       # number of overall misses
system.l20.overall_misses::total                12614                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2150033                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2939569156                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2941719189                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2150033                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2939569156                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2941719189                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2150033                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2939569156                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2941719189                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97215                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97225                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        22025                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            22025                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97215                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97225                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97215                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97225                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.129651                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.129740                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.129651                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.129740                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.129651                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.129740                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 215003.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 233225.099651                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 233210.653956                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 215003.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 233225.099651                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 233210.653956                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 215003.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 233225.099651                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 233210.653956                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4105                       # number of writebacks
system.l20.writebacks::total                     4105                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12604                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12614                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12604                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12614                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12604                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12614                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1552000                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2183639494                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2185191494                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1552000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2183639494                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2185191494                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1552000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2183639494                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2185191494                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.129651                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.129740                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.129651                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.129740                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.129651                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.129740                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       155200                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173249.721834                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 173235.412557                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       155200                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 173249.721834                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 173235.412557                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       155200                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 173249.721834                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 173235.412557                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3190                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          429658                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19574                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.950444                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1054.987956                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.996682                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1598.561139                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.762350                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13715.691873                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.064391                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.097568                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000047                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.837139                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        36775                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  36775                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10976                       # number of Writeback hits
system.l21.Writeback_hits::total                10976                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        36775                       # number of demand (read+write) hits
system.l21.demand_hits::total                   36775                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        36775                       # number of overall hits
system.l21.overall_hits::total                  36775                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3176                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3190                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3176                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3190                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3176                       # number of overall misses
system.l21.overall_misses::total                 3190                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3669826                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    896034004                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      899703830                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3669826                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    896034004                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       899703830                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3669826                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    896034004                       # number of overall miss cycles
system.l21.overall_miss_latency::total      899703830                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39951                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39965                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10976                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10976                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39951                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39965                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39951                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39965                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.079497                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.079820                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.079497                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.079820                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.079497                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.079820                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 262130.428571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 282126.575567                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 282038.818182                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 262130.428571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 282126.575567                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 282038.818182                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 262130.428571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 282126.575567                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 282038.818182                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2581                       # number of writebacks
system.l21.writebacks::total                     2581                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3176                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3190                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3176                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3190                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3176                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3190                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2829595                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    705253844                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    708083439                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2829595                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    705253844                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    708083439                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2829595                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    705253844                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    708083439                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.079497                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.079820                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.079497                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.079820                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.079497                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.079820                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 202113.928571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 222057.255668                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 221969.730094                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 202113.928571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 222057.255668                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 221969.730094                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 202113.928571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 222057.255668                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 221969.730094                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.921686                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012106912                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840194.385455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.921686                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015900                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881285                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12099251                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12099251                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12099251                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12099251                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12099251                       # number of overall hits
system.cpu0.icache.overall_hits::total       12099251                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2338033                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2338033                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2338033                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2338033                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2338033                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2338033                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12099261                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12099261                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12099261                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12099261                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12099261                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12099261                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 233803.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 233803.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 233803.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 233803.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 233803.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 233803.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2233033                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2233033                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2233033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2233033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2233033                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2233033                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 223303.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 223303.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 223303.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 223303.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 223303.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 223303.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97215                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191223453                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97471                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1961.849709                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.500836                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.499164                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916019                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083981                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10958888                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10958888                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17301                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17301                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18668308                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18668308                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18668308                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18668308                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       404525                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       404525                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       404630                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        404630                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       404630                       # number of overall misses
system.cpu0.dcache.overall_misses::total       404630                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  39115764207                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39115764207                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11603579                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11603579                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  39127367786                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39127367786                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  39127367786                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39127367786                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363413                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363413                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19072938                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19072938                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19072938                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19072938                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035599                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035599                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021215                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021215                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021215                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021215                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96695.542196                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96695.542196                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 110510.276190                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 110510.276190                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96699.127069                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96699.127069                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96699.127069                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96699.127069                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22025                       # number of writebacks
system.cpu0.dcache.writebacks::total            22025                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       307310                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       307310                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       307415                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       307415                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       307415                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       307415                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97215                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97215                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97215                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97215                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97215                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97215                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8682215649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8682215649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8682215649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8682215649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8682215649                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8682215649                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008555                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008555                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005097                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005097                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005097                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005097                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89309.423947                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89309.423947                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89309.423947                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89309.423947                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89309.423947                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89309.423947                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996674                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015227892                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192716.829374                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996674                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12268018                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12268018                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12268018                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12268018                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12268018                       # number of overall hits
system.cpu1.icache.overall_hits::total       12268018                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4733587                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4733587                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4733587                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4733587                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4733587                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4733587                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12268035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12268035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12268035                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12268035                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12268035                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12268035                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 278446.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 278446.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 278446.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 278446.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 278446.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 278446.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3793226                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3793226                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3793226                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3793226                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3793226                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3793226                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 270944.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 270944.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 270944.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 270944.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 270944.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 270944.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39951                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168941433                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40207                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4201.791554                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.874770                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.125230                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905761                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094239                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9564661                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9564661                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7242308                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7242308                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17350                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17350                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16806969                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16806969                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16806969                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16806969                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120966                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120966                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       120966                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120966                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       120966                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120966                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13125447780                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13125447780                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13125447780                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13125447780                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13125447780                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13125447780                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9685627                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9685627                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7242308                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7242308                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16927935                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16927935                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16927935                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16927935                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012489                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012489                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007146                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007146                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007146                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007146                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108505.264124                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108505.264124                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108505.264124                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108505.264124                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108505.264124                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108505.264124                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10976                       # number of writebacks
system.cpu1.dcache.writebacks::total            10976                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81015                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81015                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81015                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81015                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39951                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39951                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39951                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39951                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39951                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39951                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3315814315                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3315814315                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3315814315                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3315814315                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3315814315                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3315814315                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82997.029236                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82997.029236                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 82997.029236                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82997.029236                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 82997.029236                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82997.029236                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
