

================================================================
== Vitis HLS Report for 'bubble_sort_Pipeline_VITIS_LOOP_61_1'
================================================================
* Date:           Mon Feb 24 14:44:02 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prac
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.462 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min | max |                      Type                     |
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |        3|       41|  30.000 ns|  0.410 us|    2|   40|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_61_1  |        1|       39|         2|          2|          1|  0 ~ 19|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     65|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     59|    -|
|Register         |        -|   -|     16|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     16|    124|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln62_fu_93_p2    |         +|   0|  0|  13|           5|           1|
    |icmp_ln61_fu_87_p2   |      icmp|   0|  0|  13|           5|           5|
    |icmp_ln62_fu_109_p2  |      icmp|   0|  0|  39|          32|          32|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  65|          42|          38|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  14|          3|    1|          3|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_71_p4  |   9|          2|    1|          2|
    |ap_return                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1           |   9|          2|    5|         10|
    |i_fu_38                        |   9|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  59|         13|   14|         29|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |add_ln62_reg_130   |  5|   0|    5|          0|
    |ap_CS_fsm          |  2|   0|    2|          0|
    |ap_done_reg        |  1|   0|    1|          0|
    |ap_return_preg     |  1|   0|    1|          0|
    |i_fu_38            |  5|   0|    5|          0|
    |icmp_ln61_reg_126  |  1|   0|    1|          0|
    |merge_reg_67       |  1|   0|    1|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 16|   0|   16|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_return   |  out|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_61_1|  return value|
|M_address0  |  out|    5|   ap_memory|                                     M|         array|
|M_ce0       |  out|    1|   ap_memory|                                     M|         array|
|M_q0        |   in|   32|   ap_memory|                                     M|         array|
|M_address1  |  out|    5|   ap_memory|                                     M|         array|
|M_ce1       |  out|    1|   ap_memory|                                     M|         array|
|M_q1        |   in|   32|   ap_memory|                                     M|         array|
+------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln61 = store i5 0, i5 %i" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 7 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.78ns)   --->   "%icmp_ln61 = icmp_eq  i5 %i_1, i5 19" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 10 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%add_ln62 = add i5 %i_1, i5 1" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 11 'add' 'add_ln62' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.body.i.split, void %if.end131.loopexit.exitStub" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 12 'br' 'br_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i5 %i_1" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 13 'zext' 'zext_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %add_ln62" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 14 'zext' 'zext_ln62' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln61" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 15 'getelementptr' 'M_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%M_load = load i5 %M_addr" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 16 'load' 'M_load' <Predicate = (!icmp_ln61)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%M_addr_1 = getelementptr i32 %M, i64 0, i64 %zext_ln62" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 17 'getelementptr' 'M_addr_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%M_load_1 = load i5 %M_addr_1" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 18 'load' 'M_load_1' <Predicate = (!icmp_ln61)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 2 <SV = 1> <Delay = 6.46>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 19 'specpipeline' 'specpipeline_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 19, i64 9" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 21 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (2.32ns)   --->   "%M_load = load i5 %M_addr" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 22 'load' 'M_load' <Predicate = (!icmp_ln61)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%M_load_1 = load i5 %M_addr_1" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 23 'load' 'M_load_1' <Predicate = (!icmp_ln61)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln62 = icmp_ugt  i32 %M_load, i32 %M_load_1" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 24 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln61)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.cond.i, void %if.end131.loopexit.exitStub" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 25 'br' 'br_ln62' <Predicate = (!icmp_ln61)> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln61 = store i5 %add_ln62, i5 %i" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 26 'store' 'store_ln61' <Predicate = (!icmp_ln61 & !icmp_ln62)> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.body.i" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 27 'br' 'br_ln61' <Predicate = (!icmp_ln61 & !icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node ret_ln0)   --->   "%merge = phi i1 1, void %for.body.i, i1 0, void %for.body.i.split"   --->   Operation 28 'phi' 'merge' <Predicate = (icmp_ln62) | (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.58ns) (out node of the LUT)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln62) | (icmp_ln61)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011]
specinterface_ln0      (specinterface    ) [ 000]
store_ln61             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 000]
icmp_ln61              (icmp             ) [ 011]
add_ln62               (add              ) [ 001]
br_ln61                (br               ) [ 011]
zext_ln61              (zext             ) [ 000]
zext_ln62              (zext             ) [ 000]
M_addr                 (getelementptr    ) [ 001]
M_addr_1               (getelementptr    ) [ 001]
specpipeline_ln61      (specpipeline     ) [ 000]
speclooptripcount_ln61 (speclooptripcount) [ 000]
specloopname_ln61      (specloopname     ) [ 000]
M_load                 (load             ) [ 000]
M_load_1               (load             ) [ 000]
icmp_ln62              (icmp             ) [ 001]
br_ln62                (br               ) [ 000]
store_ln61             (store            ) [ 000]
br_ln61                (br               ) [ 000]
merge                  (phi              ) [ 001]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="M_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="5" slack="0"/>
<pin id="46" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="5" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="0" slack="0"/>
<pin id="54" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="55" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="56" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="32" slack="0"/>
<pin id="57" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_load/1 M_load_1/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="M_addr_1_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="5" slack="0"/>
<pin id="63" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_1/1 "/>
</bind>
</comp>

<comp id="67" class="1005" name="merge_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="merge (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="merge_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="1" slack="0"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="merge/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln61_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="5" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_1_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln61_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="0"/>
<pin id="89" dir="0" index="1" bw="5" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="add_ln62_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln61_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln62_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln62_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln61_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="1"/>
<pin id="117" dir="0" index="1" bw="5" slack="1"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="i_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="126" class="1005" name="icmp_ln61_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="130" class="1005" name="add_ln62_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="1"/>
<pin id="132" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="135" class="1005" name="M_addr_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="1"/>
<pin id="137" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="M_addr "/>
</bind>
</comp>

<comp id="140" class="1005" name="M_addr_1_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="1"/>
<pin id="142" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="20" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="58"><net_src comp="42" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="66"><net_src comp="59" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="70"><net_src comp="34" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="84" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="84" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="107"><net_src comp="93" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="113"><net_src comp="49" pin="7"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="49" pin="3"/><net_sink comp="109" pin=1"/></net>

<net id="122"><net_src comp="38" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="129"><net_src comp="87" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="93" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="138"><net_src comp="42" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="143"><net_src comp="59" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="49" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M | {}
 - Input state : 
	Port: bubble_sort_Pipeline_VITIS_LOOP_61_1 : M | {1 2 }
  - Chain level:
	State 1
		store_ln61 : 1
		i_1 : 1
		icmp_ln61 : 2
		add_ln62 : 2
		br_ln61 : 3
		zext_ln61 : 2
		zext_ln62 : 3
		M_addr : 3
		M_load : 4
		M_addr_1 : 4
		M_load_1 : 5
	State 2
		icmp_ln62 : 1
		br_ln62 : 2
		merge : 3
		ret_ln0 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|   icmp   |  icmp_ln61_fu_87 |    0    |    13   |
|          | icmp_ln62_fu_109 |    0    |    39   |
|----------|------------------|---------|---------|
|    add   |  add_ln62_fu_93  |    0    |    13   |
|----------|------------------|---------|---------|
|   zext   |  zext_ln61_fu_99 |    0    |    0    |
|          | zext_ln62_fu_104 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    65   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| M_addr_1_reg_140|    5   |
|  M_addr_reg_135 |    5   |
| add_ln62_reg_130|    5   |
|    i_reg_119    |    5   |
|icmp_ln61_reg_126|    1   |
|   merge_reg_67  |    1   |
+-----------------+--------+
|      Total      |   22   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_49 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   10   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   65   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   22   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   22   |   83   |
+-----------+--------+--------+--------+
