// Seed: 4058920794
module module_0;
  wire id_1;
  logic id_2, id_3, id_4;
  assign id_2 = 1;
  always disable id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_6 = 1;
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_11 = 32'd4,
    parameter id_18 = 32'd61,
    parameter id_5  = 32'd56,
    parameter id_6  = 32'd1,
    parameter id_9  = 32'd26
) (
    output wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 module_2,
    input tri id_4,
    input supply0 _id_5,
    input tri1 _id_6,
    input wire id_7,
    input tri id_8,
    output wire _id_9,
    input wand id_10,
    output wor _id_11,
    output tri0 id_12,
    output uwire id_13,
    input supply0 id_14,
    output uwire id_15
);
  integer [id_11  +  id_9 : -1] id_17;
  wire [id_5 : -1] _id_18;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire [id_6 : id_18  -  1 'b0] id_19;
  assign id_17 = id_14 ==? id_6;
endmodule
