{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699478279950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699478279951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  8 16:17:59 2023 " "Processing started: Wed Nov  8 16:17:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699478279951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478279951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off combolock -c combolock " "Command: quartus_map --read_settings_files=on --write_settings_files=off combolock -c combolock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478279951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699478280369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699478280369 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "combolock.v(58) " "Verilog HDL information at combolock.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699478289351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y combolock.v(10) " "Verilog HDL Declaration information at combolock.v(10): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699478289352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combolock.v 1 1 " "Found 1 design units, including 1 entities, in source file combolock.v" { { "Info" "ISGN_ENTITY_NAME" "1 combolock " "Found entity 1: combolock" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699478289353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478289353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y inputcond.v(4) " "Verilog HDL Declaration information at inputcond.v(4): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "inputcond.v" "" { Text "C:/Users/umerz/Documents/combolock 3/inputcond.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699478289354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputcond.v 1 1 " "Found 1 design units, including 1 entities, in source file inputcond.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputcond " "Found entity 1: inputcond" {  } { { "inputcond.v" "" { Text "C:/Users/umerz/Documents/combolock 3/inputcond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699478289354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478289354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "combolock " "Elaborating entity \"combolock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699478289381 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y combolock.v(26) " "Verilog HDL Always Construct warning at combolock.v(26): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289382 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp combolock.v(28) " "Verilog HDL Always Construct warning at combolock.v(28): variable \"temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_pulse combolock.v(29) " "Verilog HDL Always Construct warning at combolock.v(29): variable \"c_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "correct combolock.v(29) " "Verilog HDL Always Construct warning at combolock.v(29): variable \"correct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "e_pulse combolock.v(30) " "Verilog HDL Always Construct warning at combolock.v(30): variable \"e_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "correct combolock.v(30) " "Verilog HDL Always Construct warning at combolock.v(30): variable \"correct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_pulse combolock.v(31) " "Verilog HDL Always Construct warning at combolock.v(31): variable \"c_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "correct combolock.v(31) " "Verilog HDL Always Construct warning at combolock.v(31): variable \"correct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "e_pulse combolock.v(31) " "Verilog HDL Always Construct warning at combolock.v(31): variable \"e_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_pulse combolock.v(36) " "Verilog HDL Always Construct warning at combolock.v(36): variable \"c_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "e_pulse combolock.v(36) " "Verilog HDL Always Construct warning at combolock.v(36): variable \"e_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switch combolock.v(37) " "Verilog HDL Always Construct warning at combolock.v(37): variable \"switch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_pulse combolock.v(43) " "Verilog HDL Always Construct warning at combolock.v(43): variable \"c_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "correct combolock.v(43) " "Verilog HDL Always Construct warning at combolock.v(43): variable \"correct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "e_pulse combolock.v(44) " "Verilog HDL Always Construct warning at combolock.v(44): variable \"e_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "correct combolock.v(44) " "Verilog HDL Always Construct warning at combolock.v(44): variable \"correct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_pulse combolock.v(45) " "Verilog HDL Always Construct warning at combolock.v(45): variable \"c_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "correct combolock.v(45) " "Verilog HDL Always Construct warning at combolock.v(45): variable \"correct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289383 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "e_pulse combolock.v(45) " "Verilog HDL Always Construct warning at combolock.v(45): variable \"e_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289384 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "e_pulse combolock.v(51) " "Verilog HDL Always Construct warning at combolock.v(51): variable \"e_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478289384 "|combolock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "combo combolock.v(25) " "Verilog HDL Always Construct warning at combolock.v(25): inferring latch(es) for variable \"combo\", which holds its previous value in one or more paths through the always construct" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699478289384 "|combolock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y combolock.v(25) " "Verilog HDL Always Construct warning at combolock.v(25): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699478289384 "|combolock"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "combolock.v(73) " "Verilog HDL Case Statement information at combolock.v(73): all case item expressions in this case statement are onehot" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1699478289384 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.OPEN combolock.v(25) " "Inferred latch for \"Y.OPEN\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478289385 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.ALARM combolock.v(25) " "Inferred latch for \"Y.ALARM\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478289385 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.WRONG combolock.v(25) " "Inferred latch for \"Y.WRONG\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478289385 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.NEW combolock.v(25) " "Inferred latch for \"Y.NEW\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478289385 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.000 combolock.v(25) " "Inferred latch for \"Y.000\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478289385 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combo\[0\] combolock.v(25) " "Inferred latch for \"combo\[0\]\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478289385 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combo\[1\] combolock.v(25) " "Inferred latch for \"combo\[1\]\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478289385 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combo\[2\] combolock.v(25) " "Inferred latch for \"combo\[2\]\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478289385 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combo\[3\] combolock.v(25) " "Inferred latch for \"combo\[3\]\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478289385 "|combolock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputcond inputcond:incon1 " "Elaborating entity \"inputcond\" for hierarchy \"inputcond:incon1\"" {  } { { "combolock.v" "incon1" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699478289393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "combo\[0\] " "Latch combo\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.NEW " "Ports D and ENA on the latch are fed by the same signal y.NEW" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478289817 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478289817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "combo\[1\] " "Latch combo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.NEW " "Ports D and ENA on the latch are fed by the same signal y.NEW" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478289817 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478289817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "combo\[2\] " "Latch combo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.NEW " "Ports D and ENA on the latch are fed by the same signal y.NEW" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478289817 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478289817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "combo\[3\] " "Latch combo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.NEW " "Ports D and ENA on the latch are fed by the same signal y.NEW" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478289817 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478289817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y.OPEN_180 " "Latch Y.OPEN_180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputcond:incon1\|y.B " "Ports D and ENA on the latch are fed by the same signal inputcond:incon1\|y.B" {  } { { "inputcond.v" "" { Text "C:/Users/umerz/Documents/combolock 3/inputcond.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478289817 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478289817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y.000_216 " "Latch Y.000_216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.OPEN " "Ports D and ENA on the latch are fed by the same signal y.OPEN" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478289817 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478289817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y.WRONG_198 " "Latch Y.WRONG_198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputcond:incon1\|y.B " "Ports D and ENA on the latch are fed by the same signal inputcond:incon1\|y.B" {  } { { "inputcond.v" "" { Text "C:/Users/umerz/Documents/combolock 3/inputcond.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478289817 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478289817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y.NEW_207 " "Latch Y.NEW_207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputcond:incon1\|y.B " "Ports D and ENA on the latch are fed by the same signal inputcond:incon1\|y.B" {  } { { "inputcond.v" "" { Text "C:/Users/umerz/Documents/combolock 3/inputcond.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478289817 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478289817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y.ALARM_189 " "Latch Y.ALARM_189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputcond:incon1\|y.B " "Ports D and ENA on the latch are fed by the same signal inputcond:incon1\|y.B" {  } { { "inputcond.v" "" { Text "C:/Users/umerz/Documents/combolock 3/inputcond.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478289817 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478289817 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699478289906 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699478290103 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/umerz/Documents/combolock 3/output_files/combolock.map.smsg " "Generated suppressed messages file C:/Users/umerz/Documents/combolock 3/output_files/combolock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478290133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699478290235 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699478290235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699478290264 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699478290264 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699478290264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699478290264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699478290284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  8 16:18:10 2023 " "Processing ended: Wed Nov  8 16:18:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699478290284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699478290284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699478290284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478290284 ""}
