
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 38012 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 333.207 ; gain = 100.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/Lab7/Lab7.srcs/sources_1/new/top.sv:4]
	Parameter Nloc bound to: 1024 - type: integer 
	Parameter Dbits bound to: 12 - type: integer 
	Parameter bitmem bound to: bmem_screentest.mem - type: string 
	Parameter screenmem bound to: smem_screentest.mem - type: string 
INFO: [Synth 8-638] synthesizing module 'vgadisplaydriver' [E:/Lab7/Lab7.srcs/sources_1/imports/new/vgadisplaydriver.sv:5]
	Parameter Nloc bound to: 1024 - type: integer 
	Parameter Dbits bound to: 12 - type: integer 
	Parameter initfile bound to: bmem_screentest.mem - type: string 
INFO: [Synth 8-638] synthesizing module 'vgatimer' [E:/Lab7/Lab7.srcs/sources_1/imports/new/vgatimer.sv:6]
INFO: [Synth 8-638] synthesizing module 'xycounter' [E:/Lab7/Lab7.srcs/sources_1/imports/new/xycounter.sv:4]
	Parameter width bound to: 800 - type: integer 
	Parameter height bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xycounter' (1#1) [E:/Lab7/Lab7.srcs/sources_1/imports/new/xycounter.sv:4]
INFO: [Synth 8-256] done synthesizing module 'vgatimer' (2#1) [E:/Lab7/Lab7.srcs/sources_1/imports/new/vgatimer.sv:6]
INFO: [Synth 8-638] synthesizing module 'bitmap_mem' [E:/Lab7/Lab7.srcs/sources_1/new/bitmap_mem.sv:4]
	Parameter Nloc bound to: 1024 - type: integer 
	Parameter Dbits bound to: 12 - type: integer 
	Parameter initfile bound to: bmem_screentest.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'bmem_screentest.mem' is read successfully [E:/Lab7/Lab7.srcs/sources_1/new/bitmap_mem.sv:14]
INFO: [Synth 8-256] done synthesizing module 'bitmap_mem' (3#1) [E:/Lab7/Lab7.srcs/sources_1/new/bitmap_mem.sv:4]
INFO: [Synth 8-256] done synthesizing module 'vgadisplaydriver' (4#1) [E:/Lab7/Lab7.srcs/sources_1/imports/new/vgadisplaydriver.sv:5]
INFO: [Synth 8-638] synthesizing module 'screen_mem' [E:/Lab7/Lab7.srcs/sources_1/new/screen_mem.sv:5]
	Parameter Nloc bound to: 1024 - type: integer 
	Parameter Dbits bound to: 12 - type: integer 
	Parameter initfile bound to: smem_screentest.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'smem_screentest.mem' is read successfully [E:/Lab7/Lab7.srcs/sources_1/new/screen_mem.sv:15]
INFO: [Synth 8-256] done synthesizing module 'screen_mem' (5#1) [E:/Lab7/Lab7.srcs/sources_1/new/screen_mem.sv:5]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [E:/Lab7/Lab7.srcs/sources_1/new/top.sv:4]
WARNING: [Synth 8-3331] design vgadisplaydriver has unconnected port char_code[11]
WARNING: [Synth 8-3331] design vgadisplaydriver has unconnected port char_code[10]
WARNING: [Synth 8-3331] design vgadisplaydriver has unconnected port char_code[9]
WARNING: [Synth 8-3331] design vgadisplaydriver has unconnected port char_code[8]
WARNING: [Synth 8-3331] design vgadisplaydriver has unconnected port char_code[7]
WARNING: [Synth 8-3331] design vgadisplaydriver has unconnected port char_code[6]
WARNING: [Synth 8-3331] design vgadisplaydriver has unconnected port char_code[5]
WARNING: [Synth 8-3331] design vgadisplaydriver has unconnected port char_code[4]
WARNING: [Synth 8-3331] design vgadisplaydriver has unconnected port char_code[3]
WARNING: [Synth 8-3331] design vgadisplaydriver has unconnected port char_code[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 385.035 ; gain = 152.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 385.035 ; gain = 152.293
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Lab7/Lab7.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [E:/Lab7/Lab7.srcs/constrs_1/new/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Lab7/Lab7.srcs/constrs_1/new/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Lab7/Lab7.srcs/constrs_1/new/vga.xdc]
Finished Parsing XDC File [E:/Lab7/Lab7.srcs/constrs_1/new/vga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Lab7/Lab7.srcs/constrs_1/new/vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Lab7/Lab7.srcs/constrs_1/new/reset.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [E:/Lab7/Lab7.srcs/constrs_1/new/reset.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Lab7/Lab7.srcs/constrs_1/new/reset.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Lab7/Lab7.srcs/constrs_1/new/reset.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 736.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 736.711 ; gain = 503.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 736.711 ; gain = 503.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 736.711 ; gain = 503.969
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [E:/Lab7/Lab7.srcs/sources_1/imports/new/xycounter.sv:13]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [E:/Lab7/Lab7.srcs/sources_1/imports/new/xycounter.sv:14]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 736.711 ; gain = 503.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xycounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module vgatimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module vgadisplaydriver 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ddrive/myvgatimer/xy/y0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ddrive/myvgatimer/xy/x_reg was removed.  [E:/Lab7/Lab7.srcs/sources_1/imports/new/xycounter.sv:13]
WARNING: [Synth 8-6014] Unused sequential element ddrive/myvgatimer/xy/y_reg was removed.  [E:/Lab7/Lab7.srcs/sources_1/imports/new/xycounter.sv:14]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 736.711 ; gain = 503.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|bitmap_mem  | p_0_out    | 1024x12       | LUT            | 
|screen_mem  | p_0_out    | 1024x12       | LUT            | 
|top         | p_0_out    | 1024x12       | LUT            | 
|top         | p_0_out    | 1024x12       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 736.711 ; gain = 503.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 744.934 ; gain = 512.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 746.086 ; gain = 513.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 746.086 ; gain = 513.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 746.086 ; gain = 513.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 746.086 ; gain = 513.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 746.086 ; gain = 513.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 746.086 ; gain = 513.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 746.086 ; gain = 513.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     3|
|3     |LUT2 |     5|
|4     |LUT3 |     6|
|5     |LUT4 |     6|
|6     |LUT5 |     9|
|7     |LUT6 |     9|
|8     |FDRE |    22|
|9     |IBUF |     1|
|10    |OBUF |    14|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |    76|
|2     |  ddrive       |vgadisplaydriver |    60|
|3     |    myvgatimer |vgatimer         |    60|
|4     |      xy       |xycounter        |    56|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 746.086 ; gain = 513.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 746.086 ; gain = 161.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 746.086 ; gain = 513.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 15 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 746.895 ; gain = 520.441
INFO: [Common 17-1381] The checkpoint 'E:/Lab7/Lab7.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 746.895 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar  4 15:23:50 2018...
