Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 13:58:00 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file ./project_2_0192.rpt
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|             Instance            |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| PRIORITY_ENCODER_SYNTH_TEST     |            (top) |        339 |        339 |       0 |    0 | 386 |      0 |      0 |            0 |
|   (PRIORITY_ENCODER_SYNTH_TEST) |            (top) |          1 |          1 |       0 |    0 | 193 |      0 |      0 |            0 |
|   U                             | PRIORITY_ENCODER |        338 |        338 |       0 |    0 | 193 |      0 |      0 |            0 |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 13:58:11 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -file ./project_2_0192.rpt -append
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 I_REG_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U/MODE_2.Q_reg[164]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.269ns (26.125%)  route 3.588ns (73.875%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 9.457 - 5.000 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.754     4.977    CLK_IBUF_BUFG
    SLICE_X42Y6          FDCE                                         r  I_REG_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.478     5.455 f  I_REG_reg[68]/Q
                         net (fo=7, routed)           0.991     6.446    U/Q[68]
    SLICE_X42Y2          LUT4 (Prop_lut4_I0_O)        0.295     6.741 f  U/MODE_2.Z_i_17/O
                         net (fo=2, routed)           0.630     7.371    U/MODE_2.Z_i_17_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.495 f  U/MODE_2.Q[95]_i_6/O
                         net (fo=2, routed)           0.294     7.789    U/MODE_2.Q[95]_i_6_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.913 f  U/MODE_2.Q[191]_i_5/O
                         net (fo=5, routed)           1.022     8.935    U/MODE_2.Q[191]_i_5_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.059 f  U/MODE_2.Q[175]_i_2/O
                         net (fo=16, routed)          0.651     9.710    U/MODE_2.Q[175]_i_2_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.834 r  U/MODE_2.Q[164]_i_1/O
                         net (fo=1, routed)           0.000     9.834    U/result66_out
    SLICE_X39Y8          FDCE                                         r  U/MODE_2.Q_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.574     9.457    U/CLK
    SLICE_X39Y8          FDCE                                         r  U/MODE_2.Q_reg[164]/C
                         clock pessimism              0.455     9.912    
                         clock uncertainty           -0.035     9.877    
    SLICE_X39Y8          FDCE (Setup_fdce_C_D)        0.031     9.908    U/MODE_2.Q_reg[164]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  0.073    




