// Seed: 2965174236
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_1 = -1 | id_1;
endmodule
module module_1 (
    output supply0 id_0
);
  reg id_3, id_4;
  logic [7:0] id_5;
  id_6 :
  assert property (@(posedge id_2) (id_5[-1])) id_3 <= -1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_10 = id_7;
  module_0 modCall_1 (
      id_10,
      id_9
  );
endmodule
