Return-Path: <devicetree+bounces-284840-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id MI9+DUk302mjfwcAu9opvQ
	(envelope-from <devicetree+bounces-284840-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Mon, 06 Apr 2026 06:32:09 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [IPv6:2600:3c04:e001:36c::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 76ADF3A170A
	for <lists+devicetree@lfdr.de>; Mon, 06 Apr 2026 06:32:08 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id 13C453008500
	for <lists+devicetree@lfdr.de>; Mon,  6 Apr 2026 04:32:07 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 421AB2FB97B;
	Mon,  6 Apr 2026 04:32:06 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="pqV1b5MM"
X-Original-To: devicetree@vger.kernel.org
Received: from mail-pj1-f47.google.com (mail-pj1-f47.google.com [209.85.216.47])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1180B27057D
	for <devicetree@vger.kernel.org>; Mon,  6 Apr 2026 04:32:04 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.47
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1775449926; cv=none; b=NGYCXSORI1k8ly1ps6OFAcYGBtiGrGafZxpZC3k/jsKPiqtb4AW/77P36nLxNA+aheNUsgMy/ybk1uQl6CYGIIDqKr+So35mQ6ZGTsGfNXQuU5sY3i00yAI/r0MtYctwJpn/dVk5lwOXxFiWpbvy7oKlsysRFT0lfVXo58Jezuk=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1775449926; c=relaxed/simple;
	bh=ijE5vpUK5+igSOqrz67VaC6/x4PJRM+GtLEgUGPjiJE=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=Dmrg8wYoEfRBVrMZQAMPnqEFMzmYQ3TVlsc/rrmNsEZq78bbWRGfz652eddBuhFEcWUTuf01qlM47FUfOH7ufllfOEHnjxOXErTwyBkS5Cl886E0fiiaIWZWbs7Mco5TqNol37R/M9BYgiWLiLq0DOZpgudVkgHyc5TBAXICCmQ=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=pqV1b5MM; arc=none smtp.client-ip=209.85.216.47
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org
Received: by mail-pj1-f47.google.com with SMTP id 98e67ed59e1d1-356337f058aso1821973a91.2
        for <devicetree@vger.kernel.org>; Sun, 05 Apr 2026 21:32:04 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=linaro.org; s=google; t=1775449924; x=1776054724; darn=vger.kernel.org;
        h=in-reply-to:content-disposition:mime-version:references:message-id
         :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to;
        bh=JLYhjqwYg6+Oumvs24wNUE9ZRMF9mduP8nacbJE4PGE=;
        b=pqV1b5MMj7JaQQ4mR4FG6rXpaC2FY0XJr4/D6/elHbWW9hh9gY1J/W9mskJaFmsWqB
         dtMQ3RE6RlpkKSLqST97uUWEsKpRFpKurPaj1TmIcv4ZfZ3irG9OTqlHkt9WS8JcUKPp
         CXBIpYi0VIQvdM6Z8v5Mvdqm7XEBfxHl9cs4AurFdcKCCy7TN0zD5jpUTsM6usPtzaLc
         pnFS9AWJpGls5AYbrPojC3ULIrUeJAbBCP+6c41tREdHFhsJ4FMVw2XLSp3I8XBGRjhU
         N1UU7DBZ6nQeXH9UTeRLwo81Pm0XvfYPbVYWRwHZoTyzhizwtus9qtQqlWwkl/Z29jnU
         aT4Q==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1775449924; x=1776054724;
        h=in-reply-to:content-disposition:mime-version:references:message-id
         :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc
         :subject:date:message-id:reply-to;
        bh=JLYhjqwYg6+Oumvs24wNUE9ZRMF9mduP8nacbJE4PGE=;
        b=aSbbFVqxDGnQAZ2GD3maba4A4vht/3NaMsWFPsI0WH6I7u6M9hXGnvblRV7qbSizD/
         A0tLWFP9uRa1osNnVCfRQ5TgVHVEKsZUowuplbn3g646D9U82usfSMXtD4/YLaCDU4bd
         y+ac1YlnM2HBiiQOOfIGeIRuKswEUFCN1e8A+wBkf1CGXGHGLdwa8Fsf0dIDgz17bw2w
         WiBGCVrnoT6poA2KLSyTYxmHFJIec0eJpkJ5mx25jCsMb6yn4Xh12SWhJOroxve/Kiga
         vRluXhJkRCRN/Z2xtA0ErR1xFsmS6lelQxCxOLB3tH5QCJAQfRBgpJxmHFaLPYU/rMpJ
         uHxA==
X-Forwarded-Encrypted: i=1; AJvYcCVSa97f8SKJsb8rXtaVJthdEVXE+7kc98dWnKgw9q+unukzBwbeHuwacM+wAAjZtrGxjWy0xTUHfL34@vger.kernel.org
X-Gm-Message-State: AOJu0Ywc7QebKHWY7EMzF1URvidC98LYC/eXHLl/Qt3VTpDtlDMbf9m1
	2PXxCjIXEI1QH53MhtUNXMjkQGXtjGicROCFo4o9Ut1gdwtJ2KchDRgBMV8+c5WBTHpvRdqLsc0
	c1Vl8
X-Gm-Gg: AeBDiesLao9d7bnCPmZmUJKr0YaQNJkdYiuGhW03VMoP2Es+jNpxdeddbfQzDOBuzqf
	/hFqWjazUAviVUDyvQk4Rottu2iTfVIUrs8fWfRblBAL/0tcCliscbYPsa/yktMntYuejCflTP4
	KasqO7g9UapV6jcdO6L1b+SzXcpH7BIsg91fYRSEnDy44sLKN6lhheS3srIUfANbqafYlgY92gQ
	e4XgKXWxStNtoO1EBHEqi78IGamNT/ZKQhUDRgbohK11JAK2LlRcsyLaY34ksx1PTfRJOOpC0DJ
	1AcPcsOuBRK54IwMwNC/+5lM08/X6Pf99fdLu3XmIbQ7VLpxxym8kVklj6/IkcymDybjL34LTOz
	GT5jIoJWt9hXo1W0r2E+90K/YyJpjDlfAb2MkCWSM9vzEoxzSD4fTarj181lYqS5IbDR9wSnFpT
	/ROP1gAE7frWg8zpnmyMnPV72G
X-Received: by 2002:a17:90b:314e:b0:35b:e551:90d2 with SMTP id 98e67ed59e1d1-35de69b28c7mr10531343a91.28.1775449924093;
        Sun, 05 Apr 2026 21:32:04 -0700 (PDT)
Received: from localhost ([122.172.81.200])
        by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-35dd36a0595sm12824309a91.16.2026.04.05.21.32.02
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Sun, 05 Apr 2026 21:32:03 -0700 (PDT)
Date: Mon, 6 Apr 2026 10:02:01 +0530
From: Viresh Kumar <viresh.kumar@linaro.org>
To: Vivian Wang <wangruikang@iscas.ac.cn>
Cc: Viresh Kumar <vireshk@kernel.org>, Nishanth Menon <nm@ti.com>, 
	Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>, 
	Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>, linux-pm@vger.kernel.org, 
	devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH] dt-bindings: opp-v2: Fix example 3 CPU reg value
Message-ID: <o6y25iupbgyc3iyyxzqtvnce7ll6f567d3db2i2nf3y2uijhcu@2gy63kdu3ngs>
References: <20260403-dt-bindings-opp-v2-hex-cpu-reg-v1-1-38a4968ab515@iscas.ac.cn>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20260403-dt-bindings-opp-v2-hex-cpu-reg-v1-1-38a4968ab515@iscas.ac.cn>
X-Spamd-Result: default: False [-0.16 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	MID_RHS_NOT_FQDN(0.50)[];
	DMARC_POLICY_ALLOW(-0.50)[linaro.org,none];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c04:e001:36c::/64:c];
	R_DKIM_ALLOW(-0.20)[linaro.org:s=google];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-284840-lists,devicetree=lfdr.de];
	FROM_HAS_DN(0.00)[];
	DKIM_TRACE(0.00)[linaro.org:+];
	MIME_TRACE(0.00)[0:+];
	RCVD_TLS_LAST(0.00)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	RECEIVED_HELO_LOCALHOST(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c04::/32, country:SG];
	TO_DN_SOME(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[viresh.kumar@linaro.org,devicetree@vger.kernel.org];
	MISSING_XM_UA(0.00)[];
	DBL_PROHIBIT(0.00)[0.0.0.101:email,0.0.0.100:email];
	RCPT_COUNT_SEVEN(0.00)[10];
	NEURAL_HAM(-0.00)[-1.000];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,dt];
	DBL_BLOCKED_OPENRESOLVER(0.00)[tor.lore.kernel.org:helo,tor.lore.kernel.org:rdns,0.0.0.0:email,iscas.ac.cn:email,0.0.0.1:email]
X-Rspamd-Queue-Id: 76ADF3A170A
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

On 03-04-26, 18:34, Vivian Wang wrote:
> Example 3 is a dual-cluster example, meaning that the CPU nodes should
> have reg values 0x0, 0x1, 0x100, 0x101. The example incorrectly uses
> decimal 0, 1, 100, 101 instead, which seems unintended. Use the correct
> hexadecimal values.
> 
> Even though the value doesn't change for the first two CPUs, 0 and 1 in
> example 3 are changed to 0x0 and 0x1 respectively for consistency. Other
> examples all have reg less than 10, so they have not been changed.
> 
> Signed-off-by: Vivian Wang <wangruikang@iscas.ac.cn>
> ---
> Found while trying to figure out if cpu@* unit addresses are supposed to
> be decimal or hexadecimal. This is AFAICT the only place in-tree where
> an arm/arm64 DTS uses multi-digit decimal. See also:
> 
> - https://lore.kernel.org/devicetree-spec/00ddad5a-02f5-474e-af9c-11ce7716ddfc@iscas.ac.cn/
> - https://github.com/devicetree-org/devicetree-specification/issues/86
> ---
>  Documentation/devicetree/bindings/opp/opp-v2.yaml | 8 ++++----
>  1 file changed, 4 insertions(+), 4 deletions(-)
> 
> diff --git a/Documentation/devicetree/bindings/opp/opp-v2.yaml b/Documentation/devicetree/bindings/opp/opp-v2.yaml
> index 6972d76233aa..10000a758572 100644
> --- a/Documentation/devicetree/bindings/opp/opp-v2.yaml
> +++ b/Documentation/devicetree/bindings/opp/opp-v2.yaml
> @@ -172,7 +172,7 @@ examples:
>          cpu@0 {
>              compatible = "arm,cortex-a7";
>              device_type = "cpu";
> -            reg = <0>;
> +            reg = <0x0>;
>              next-level-cache = <&L2>;
>              clocks = <&clk_controller 0>;
>              clock-names = "cpu";
> @@ -183,7 +183,7 @@ examples:
>          cpu@1 {
>              compatible = "arm,cortex-a7";
>              device_type = "cpu";
> -            reg = <1>;
> +            reg = <0x1>;
>              next-level-cache = <&L2>;
>              clocks = <&clk_controller 0>;
>              clock-names = "cpu";
> @@ -194,7 +194,7 @@ examples:
>          cpu@100 {
>              compatible = "arm,cortex-a15";
>              device_type = "cpu";
> -            reg = <100>;
> +            reg = <0x100>;
>              next-level-cache = <&L2>;
>              clocks = <&clk_controller 1>;
>              clock-names = "cpu";
> @@ -205,7 +205,7 @@ examples:
>          cpu@101 {
>              compatible = "arm,cortex-a15";
>              device_type = "cpu";
> -            reg = <101>;
> +            reg = <0x101>;
>              next-level-cache = <&L2>;
>              clocks = <&clk_controller 1>;
>              clock-names = "cpu";

Acked-by: Viresh Kumar <viresh.kumar@linaro.org>

-- 
viresh

