# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/imports/new/Conversor.vhd" \

# Do not sort compile order
nosort
