0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab6/lab6_1_3/lab6_1_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab6/lab6_1_3/lab6_1_3.srcs/sources_1/new/delay_line_behavior.v,1583397014,verilog,,C:/Users/lucas/Documents/fpga/lab6/lab6_1_3/lab6_1_3.srcs/sources_1/new/delay_line_behavior_tb.v,,delay_line_behavior,,,,,,,,
C:/Users/lucas/Documents/fpga/lab6/lab6_1_3/lab6_1_3.srcs/sources_1/new/delay_line_behavior_tb.v,1583963638,verilog,,,,delay_line_behavior_tb,,,,,,,,
