Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Sun Jan  8 09:37:58 2017
| Host         : pedro-nvme running 64-bit Ubuntu 16.10
| Command      : report_timing_summary -file ./results/post_route_timing_summary.rpt
| Design       : artix_top
| Device       : 7a50t-ftg256
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.103       -0.275                      5                62662        0.004        0.000                      0                62630       -0.076       -9.728                     128                 54491  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
clk_in                                                                   {0.000 2.500}        5.000           200.000         
  clk100_artix_clock_wiz                                                 {0.000 5.000}        10.000          100.000         
  clk300_artix_clock_wiz                                                 {0.000 1.250}        2.500           400.000         
  clkfbout_artix_clock_wiz                                               {0.000 2.500}        5.000           200.000         
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk100_artix_clock_wiz                                                       4.475        0.000                      0                 1019        0.094        0.000                      0                 1019        3.750        0.000                       0                   686  
  clk300_artix_clock_wiz                                                      -0.103       -0.275                      5                60728        0.004        0.000                      0                60728       -0.076       -9.728                     128                 53418  
  clkfbout_artix_clock_wiz                                                                                                                                                                                                 2.845        0.000                       0                     3  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.305        0.000                      0                  692        0.016        0.000                      0                  692       15.250        0.000                       0                   383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk300_artix_clock_wiz  clk100_artix_clock_wiz        2.758        0.000                      0                   16                                                                        
clk100_artix_clock_wiz  clk300_artix_clock_wiz        0.723        0.000                      0                   32                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        clk100_artix_clock_wiz                                                   clk100_artix_clock_wiz                                                         6.577        0.000                      0                   91        0.179        0.000                      0                   91  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.147        0.000                      0                  100        0.206        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  clock_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  clock_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clock_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clock_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_artix_clock_wiz
  To Clock:  clk100_artix_clock_wiz

Setup :            0  Failing Endpoints,  Worst Slack        4.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_artix_clock_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_artix_clock_wiz rise@10.000ns - clk100_artix_clock_wiz rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.270ns (23.277%)  route 4.186ns (76.723%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=684, routed)         1.534    -0.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X42Y75         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.478    -0.438 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=6, routed)           1.195     0.756    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_drdy
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.296     1.052 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.421     1.474    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.598 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4/O
                         net (fo=1, routed)           0.658     2.256    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124     2.380 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3/O
                         net (fo=1, routed)           0.667     3.047    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=24, routed)          1.245     4.415    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X37Y78         LUT5 (Prop_lut5_I2_O)        0.124     4.539 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_write_mode_i_1/O
                         net (fo=1, routed)           0.000     4.539    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_6
    SLICE_X37Y78         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_artix_clock_wiz rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=684, routed)         1.423     8.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y78         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.561     9.051    
                         clock uncertainty           -0.067     8.983    
    SLICE_X37Y78         FDCE (Setup_fdce_C_D)        0.031     9.014    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                  4.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_artix_clock_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_artix_clock_wiz rise@0.000ns - clk100_artix_clock_wiz rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=684, routed)         0.549    -0.572    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X39Y73         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.318    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X38Y73         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=684, routed)         0.814    -0.813    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y73         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.254    -0.559    
    SLICE_X38Y73         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_artix_clock_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock_wiz_inst/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y73     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y72     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk300_artix_clock_wiz
  To Clock:  clk300_artix_clock_wiz

Setup :            5  Failing Endpoints,  Worst Slack       -0.103ns,  Total Violation       -0.275ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :          128  Failing Endpoints,  Worst Slack       -0.076ns,  Total Violation       -9.728ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.103ns  (required time - arrival time)
  Source:                 gen_code_label[7].heater_inst/gen_reg[63].gen_ff[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk300_artix_clock_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            gen_code_label[7].heater_inst/lfsr_check_inst/compare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk300_artix_clock_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk300_artix_clock_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk300_artix_clock_wiz rise@2.500ns - clk300_artix_clock_wiz rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.592ns (61.983%)  route 0.976ns (38.017%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 1.004 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk300_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clock_wiz_inst/inst/clk300_artix_clock_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=53416, routed)       1.554    -0.896    gen_code_label[7].heater_inst/clk
    SLICE_X40Y94         FDRE                                         r  gen_code_label[7].heater_inst/gen_reg[63].gen_ff[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.477 r  gen_code_label[7].heater_inst/gen_reg[63].gen_ff[1].FDRE_inst/Q
                         net (fo=2, routed)           0.976     0.499    gen_code_label[7].heater_inst/lfsr_check_inst/ff_dout[63][1]
    SLICE_X40Y95         LUT6 (Prop_lut6_I4_O)        0.299     0.798 r  gen_code_label[7].heater_inst/lfsr_check_inst/compare0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.798    gen_code_label[7].heater_inst/lfsr_check_inst/compare0_carry_i_4_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.330 r  gen_code_label[7].heater_inst/lfsr_check_inst/compare0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.330    gen_code_label[7].heater_inst/lfsr_check_inst/compare0_carry_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  gen_code_label[7].heater_inst/lfsr_check_inst/compare0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.444    gen_code_label[7].heater_inst/lfsr_check_inst/compare0_carry__0_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.672 r  gen_code_label[7].heater_inst/lfsr_check_inst/compare0_carry__1/CO[2]
                         net (fo=1, routed)           0.000     1.672    gen_code_label[7].heater_inst/lfsr_check_inst/p_0_in
    SLICE_X40Y97         FDRE                                         r  gen_code_label[7].heater_inst/lfsr_check_inst/compare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk300_artix_clock_wiz rise edge)
                                                      2.500     2.500 r  
    N11                                               0.000     2.500 r  clk_in (IN)
                         net (fo=0)                   0.000     2.500    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.948 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.110    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -2.112 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -0.525    clock_wiz_inst/inst/clk300_artix_clock_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.434 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=53416, routed)       1.438     1.004    gen_code_label[7].heater_inst/lfsr_check_inst/clk
    SLICE_X40Y97         FDRE                                         r  gen_code_label[7].heater_inst/lfsr_check_inst/compare_reg/C
                         clock pessimism              0.575     1.580    
                         clock uncertainty           -0.056     1.523    
    SLICE_X40Y97         FDRE (Setup_fdre_C_D)        0.046     1.569    gen_code_label[7].heater_inst/lfsr_check_inst/compare_reg
  -------------------------------------------------------------------
                         required time                          1.569    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 -0.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 gen_code_label[1].heater_inst/gen_reg[32].gen_ff[23].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk300_artix_clock_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            gen_code_label[1].heater_inst/gen_reg[33].gen_ff[23].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk300_artix_clock_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk300_artix_clock_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk300_artix_clock_wiz rise@0.000ns - clk300_artix_clock_wiz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.216%)  route 0.259ns (64.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk300_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clock_wiz_inst/inst/clk300_artix_clock_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=53416, routed)       0.564    -0.557    gen_code_label[1].heater_inst/clk
    SLICE_X15Y96         FDRE                                         r  gen_code_label[1].heater_inst/gen_reg[32].gen_ff[23].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  gen_code_label[1].heater_inst/gen_reg[32].gen_ff[23].FDRE_inst/Q
                         net (fo=1, routed)           0.259    -0.157    gen_code_label[1].heater_inst/ff_dout[32]_23
    SLICE_X25Y100        FDRE                                         r  gen_code_label[1].heater_inst/gen_reg[33].gen_ff[23].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk300_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clock_wiz_inst/inst/clk300_artix_clock_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=53416, routed)       0.919    -0.709    gen_code_label[1].heater_inst/clk
    SLICE_X25Y100        FDRE                                         r  gen_code_label[1].heater_inst/gen_reg[33].gen_ff[23].FDRE_inst/C
                         clock pessimism              0.502    -0.207    
    SLICE_X25Y100        FDRE (Hold_fdre_C_D)         0.046    -0.161    gen_code_label[1].heater_inst/gen_reg[33].gen_ff[23].FDRE_inst
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk300_artix_clock_wiz
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         2.500       -0.076     RAMB36_X0Y27     gen_code_label[3].heater_inst/gen_bram[1].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         1.250       0.270      SLICE_X38Y15     gen_code_label[10].heater_inst/gen_srl[4].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][11]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         1.250       0.270      SLICE_X38Y15     gen_code_label[10].heater_inst/gen_srl[4].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][11]_srl30/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_artix_clock_wiz
  To Clock:  clkfbout_artix_clock_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_artix_clock_wiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    clock_wiz_inst/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  clock_wiz_inst/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 1.087ns (15.348%)  route 5.995ns (84.652%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 36.108 - 33.000 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.556     3.507    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y57         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.419     3.926 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.144     6.070    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.296     6.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.254     7.620    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y64         LUT5 (Prop_lut5_I3_O)        0.124     7.744 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.550     9.294    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X32Y78         LUT4 (Prop_lut4_I1_O)        0.124     9.418 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.402     9.820    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.944 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.644    10.589    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.424    36.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.344    36.453    
                         clock uncertainty           -0.035    36.417    
    SLICE_X34Y81         FDRE (Setup_fdre_C_R)       -0.524    35.893    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.893    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                 25.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.325%)  route 0.209ns (59.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.552     1.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X36Y79         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.141     1.460 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.209     1.669    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp
    SLICE_X35Y77         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.815     1.702    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X35Y77         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
                         clock pessimism             -0.124     1.578    
    SLICE_X35Y77         FDRE (Hold_fdre_C_D)         0.075     1.653    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y74   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y74   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk300_artix_clock_wiz
  To Clock:  clk100_artix_clock_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.758ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 gen_code_label[10].heater_inst/lfsr_check_inst/error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk300_artix_clock_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vio_inst/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_artix_clock_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.175ns  (logic 0.456ns (20.963%)  route 1.719ns (79.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10                                      0.000     0.000 r  gen_code_label[10].heater_inst/lfsr_check_inst/error_reg/C
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gen_code_label[10].heater_inst/lfsr_check_inst/error_reg/Q
                         net (fo=2, routed)           1.719     2.175    vio_inst/inst/PROBE_IN_INST/probe_in0[10]
    SLICE_X40Y53         FDRE                                         r  vio_inst/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)       -0.067     4.933    vio_inst/inst/PROBE_IN_INST/probe_in_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          4.933    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                  2.758    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_artix_clock_wiz
  To Clock:  clk300_artix_clock_wiz

Setup :            0  Failing Endpoints,  Worst Slack        0.723ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_code_label[4].heater_inst/reset_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by clk300_artix_clock_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk300_artix_clock_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.306ns  (logic 0.715ns (16.603%)  route 3.591ns (83.397%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74                                      0.000     0.000 r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/Q
                         net (fo=1, routed)           3.591     4.010    gen_code_label[4].heater_inst/enable
    SLICE_X16Y139        LUT1 (Prop_lut1_I0_O)        0.296     4.306 r  gen_code_label[4].heater_inst/reset_pre_i_1/O
                         net (fo=1, routed)           0.000     4.306    gen_code_label[4].heater_inst/reset_pre_i_1_n_0
    SLICE_X16Y139        FDRE                                         r  gen_code_label[4].heater_inst/reset_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X16Y139        FDRE (Setup_fdre_C_D)        0.029     5.029    gen_code_label[4].heater_inst/reset_pre_reg
  -------------------------------------------------------------------
                         required time                          5.029    
                         arrival time                          -4.306    
  -------------------------------------------------------------------
                         slack                                  0.723    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100_artix_clock_wiz
  To Clock:  clk100_artix_clock_wiz

Setup :            0  Failing Endpoints,  Worst Slack        6.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_artix_clock_wiz rise@10.000ns - clk100_artix_clock_wiz rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.518ns (18.172%)  route 2.333ns (81.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=684, routed)         1.534    -0.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.333     1.934    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X44Y79         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_artix_clock_wiz rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=684, routed)         1.427     8.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y79         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.490     8.983    
                         clock uncertainty           -0.067     8.916    
    SLICE_X44Y79         FDCE (Recov_fdce_C_CLR)     -0.405     8.511    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -1.934    
  -------------------------------------------------------------------
                         slack                                  6.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (removal check against rising-edge clock clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_artix_clock_wiz rise@0.000ns - clk100_artix_clock_wiz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.973%)  route 0.185ns (53.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=684, routed)         0.548    -0.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.409 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.185    -0.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y76         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=684, routed)         0.814    -0.813    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.502    -0.312    
    SLICE_X36Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 0.963ns (15.147%)  route 5.395ns (84.853%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 36.107 - 33.000 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.556     3.507    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y57         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.419     3.926 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.144     6.070    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.296     6.366 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.181     7.547    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y64         LUT4 (Prop_lut4_I3_O)        0.124     7.671 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.175     8.846    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X30Y72         LUT1 (Prop_lut1_I0_O)        0.124     8.970 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.894     9.865    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y78         FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.423    36.107    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y78         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.344    36.452    
                         clock uncertainty           -0.035    36.416    
    SLICE_X32Y78         FDCE (Recov_fdce_C_CLR)     -0.405    36.011    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.011    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                 26.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.563%)  route 0.234ns (62.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.551     1.318    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X31Y72         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.459 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.234     1.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X36Y71         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.817     1.704    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X36Y71         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.124     1.580    
    SLICE_X36Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.488    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.206    





