#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5638a83d3630 .scope module, "BUF" "BUF" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f35fbe87018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5638a83c7d10 .functor BUFZ 1, o0x7f35fbe87018, C4<0>, C4<0>, C4<0>;
v0x5638a83ae340_0 .net "A", 0 0, o0x7f35fbe87018;  0 drivers
v0x5638a83ae500_0 .net "Y", 0 0, L_0x5638a83c7d10;  1 drivers
S_0x5638a83cd5c0 .scope module, "Banco_Fifo" "Banco_Fifo" 3 7;
 .timescale 0 0;
P_0x5638a83d2850 .param/l "address_width" 0 3 8, +C4<00000000000000000000000000001000>;
P_0x5638a83d2890 .param/l "data_width" 0 3 9, +C4<00000000000000000000000000001010>;
v0x5638a83f4010_0 .net "FIFO_data_in", 9 0, v0x5638a83f37b0_0;  1 drivers
v0x5638a83f40f0_0 .net "FIFO_data_out", 9 0, v0x5638a83aeb30_0;  1 drivers
v0x5638a83f41b0_0 .net "clk", 0 0, v0x5638a83f39d0_0;  1 drivers
v0x5638a83f4250_0 .net "pop", 0 0, v0x5638a83f3ac0_0;  1 drivers
v0x5638a83f42f0_0 .net "push", 0 0, v0x5638a83f3b60_0;  1 drivers
v0x5638a83f4430_0 .net "rd_enable", 0 0, v0x5638a83f3040_0;  1 drivers
v0x5638a83f44d0_0 .net "reset", 0 0, v0x5638a83f3d40_0;  1 drivers
v0x5638a83f4570_0 .net "wr_enable", 0 0, v0x5638a83f31e0_0;  1 drivers
S_0x5638a83f0a80 .scope module, "u_fifo" "Fifo" 3 37, 4 6 0, S_0x5638a83cd5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "wr_enable"
    .port_info 3 /OUTPUT 1 "rd_enable"
    .port_info 4 /INPUT 10 "data_in"
    .port_info 5 /INPUT 1 "pop"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /OUTPUT 1 "full_fifo"
    .port_info 8 /OUTPUT 1 "empty_fifo"
    .port_info 9 /OUTPUT 1 "almost_full_fifo"
    .port_info 10 /OUTPUT 1 "almost_empty_fifo"
    .port_info 11 /OUTPUT 1 "error"
    .port_info 12 /OUTPUT 10 "FIFO_data_out"
P_0x5638a83f0c50 .param/l "address_width" 0 4 7, +C4<00000000000000000000000000001000>;
P_0x5638a83f0c90 .param/l "data_width" 0 4 6, +C4<00000000000000000000000000001010>;
P_0x5638a83f0cd0 .param/l "size_fifo" 0 4 23, +C4<00000000000000000000000000001000>;
v0x5638a83f19d0_0 .net "FIFO_data_out", 9 0, v0x5638a83aeb30_0;  alias, 1 drivers
v0x5638a83f1ab0_0 .net *"_s0", 31 0, L_0x5638a83f5700;  1 drivers
L_0x7f35fbe3e0a8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5638a83f1b70_0 .net *"_s11", 22 0, L_0x7f35fbe3e0a8;  1 drivers
L_0x7f35fbe3e0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5638a83f1c60_0 .net/2u *"_s12", 31 0, L_0x7f35fbe3e0f0;  1 drivers
v0x5638a83f1d40_0 .net *"_s16", 31 0, L_0x5638a8405ce0;  1 drivers
L_0x7f35fbe3e138 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5638a83f1e20_0 .net *"_s19", 22 0, L_0x7f35fbe3e138;  1 drivers
L_0x7f35fbe3e180 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5638a83f1f00_0 .net/2u *"_s20", 31 0, L_0x7f35fbe3e180;  1 drivers
v0x5638a83f1fe0_0 .net *"_s24", 31 0, L_0x5638a8405fa0;  1 drivers
L_0x7f35fbe3e1c8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5638a83f20c0_0 .net *"_s27", 22 0, L_0x7f35fbe3e1c8;  1 drivers
L_0x7f35fbe3e210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5638a83f21a0_0 .net/2u *"_s28", 31 0, L_0x7f35fbe3e210;  1 drivers
L_0x7f35fbe3e018 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5638a83f2280_0 .net *"_s3", 22 0, L_0x7f35fbe3e018;  1 drivers
v0x5638a83f2360_0 .net *"_s32", 31 0, L_0x5638a84061d0;  1 drivers
L_0x7f35fbe3e258 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5638a83f2440_0 .net *"_s35", 22 0, L_0x7f35fbe3e258;  1 drivers
L_0x7f35fbe3e2a0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x5638a83f2520_0 .net/2u *"_s36", 31 0, L_0x7f35fbe3e2a0;  1 drivers
L_0x7f35fbe3e060 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5638a83f2600_0 .net/2u *"_s4", 31 0, L_0x7f35fbe3e060;  1 drivers
v0x5638a83f26e0_0 .net *"_s8", 31 0, L_0x5638a8405a00;  1 drivers
v0x5638a83f27c0_0 .net "almost_empty_fifo", 0 0, L_0x5638a8406040;  1 drivers
v0x5638a83f2990_0 .net "almost_full_fifo", 0 0, L_0x5638a84062c0;  1 drivers
v0x5638a83f2a50_0 .net "clk", 0 0, v0x5638a83f39d0_0;  alias, 1 drivers
v0x5638a83f2af0_0 .var "cnt", 8 0;
v0x5638a83f2bb0_0 .net "data_in", 9 0, v0x5638a83f37b0_0;  alias, 1 drivers
v0x5638a83f2ca0_0 .net "empty_fifo", 0 0, L_0x5638a8405b40;  1 drivers
v0x5638a83f2d40_0 .net "error", 0 0, L_0x5638a8405e20;  1 drivers
v0x5638a83f2e00_0 .net "full_fifo", 0 0, L_0x5638a8405890;  1 drivers
v0x5638a83f2ec0_0 .net "pop", 0 0, v0x5638a83f3ac0_0;  alias, 1 drivers
v0x5638a83f2f80_0 .net "push", 0 0, v0x5638a83f3b60_0;  alias, 1 drivers
v0x5638a83f3040_0 .var "rd_enable", 0 0;
v0x5638a83f3110_0 .net "reset", 0 0, v0x5638a83f3d40_0;  alias, 1 drivers
v0x5638a83f31e0_0 .var "wr_enable", 0 0;
E_0x5638a83cfbb0 .event edge, v0x5638a83f1770_0, v0x5638a83f1510_0, v0x5638a83f2af0_0;
L_0x5638a83f5700 .concat [ 9 23 0 0], v0x5638a83f2af0_0, L_0x7f35fbe3e018;
L_0x5638a8405890 .cmp/eq 32, L_0x5638a83f5700, L_0x7f35fbe3e060;
L_0x5638a8405a00 .concat [ 9 23 0 0], v0x5638a83f2af0_0, L_0x7f35fbe3e0a8;
L_0x5638a8405b40 .cmp/eq 32, L_0x5638a8405a00, L_0x7f35fbe3e0f0;
L_0x5638a8405ce0 .concat [ 9 23 0 0], v0x5638a83f2af0_0, L_0x7f35fbe3e138;
L_0x5638a8405e20 .cmp/gt 32, L_0x5638a8405ce0, L_0x7f35fbe3e180;
L_0x5638a8405fa0 .concat [ 9 23 0 0], v0x5638a83f2af0_0, L_0x7f35fbe3e1c8;
L_0x5638a8406040 .cmp/eq 32, L_0x5638a8405fa0, L_0x7f35fbe3e210;
L_0x5638a84061d0 .concat [ 9 23 0 0], v0x5638a83f2af0_0, L_0x7f35fbe3e258;
L_0x5638a84062c0 .cmp/eq 32, L_0x5638a84061d0, L_0x7f35fbe3e2a0;
S_0x5638a83f0fc0 .scope module, "mem" "memoria" 4 33, 5 3 0, S_0x5638a83f0a80;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "FIFO_data_in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "wr_enable"
    .port_info 4 /INPUT 1 "rd_enable"
    .port_info 5 /OUTPUT 10 "FIFO_data_out"
P_0x5638a83b5b50 .param/l "address_width" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x5638a83b5b90 .param/l "data_width" 0 5 3, +C4<00000000000000000000000000001010>;
v0x5638a83ae920_0 .net "FIFO_data_in", 9 0, v0x5638a83f37b0_0;  alias, 1 drivers
v0x5638a83aeb30_0 .var "FIFO_data_out", 9 0;
v0x5638a83d17b0_0 .net "clk", 0 0, v0x5638a83f39d0_0;  alias, 1 drivers
v0x5638a83b5100_0 .var/i "i", 31 0;
v0x5638a83f1400 .array "mem", 0 7, 9 0;
v0x5638a83f1510_0 .net "rd_enable", 0 0, v0x5638a83f3040_0;  alias, 1 drivers
v0x5638a83f15d0_0 .var "rd_ptr", 2 0;
v0x5638a83f16b0_0 .net "reset", 0 0, v0x5638a83f3d40_0;  alias, 1 drivers
v0x5638a83f1770_0 .net "wr_enable", 0 0, v0x5638a83f31e0_0;  alias, 1 drivers
v0x5638a83f1830_0 .var "wr_ptr", 2 0;
E_0x5638a83c24e0 .event posedge, v0x5638a83d17b0_0;
S_0x5638a83f33f0 .scope module, "u_probador_fifos" "probador_fifo" 3 19, 6 1 0, S_0x5638a83cd5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 1 "rd_enable"
    .port_info 4 /OUTPUT 10 "FIFO_data_in"
    .port_info 5 /OUTPUT 1 "pop"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /INPUT 10 "FIFO_data_out"
P_0x5638a83b5a30 .param/l "address_width" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x5638a83b5a70 .param/l "data_width" 0 6 1, +C4<00000000000000000000000000001010>;
v0x5638a83f37b0_0 .var "FIFO_data_in", 9 0;
v0x5638a83f38c0_0 .net "FIFO_data_out", 9 0, v0x5638a83aeb30_0;  alias, 1 drivers
v0x5638a83f39d0_0 .var "clk", 0 0;
v0x5638a83f3ac0_0 .var "pop", 0 0;
v0x5638a83f3b60_0 .var "push", 0 0;
v0x5638a83f3c50_0 .net "rd_enable", 0 0, v0x5638a83f3040_0;  alias, 1 drivers
v0x5638a83f3d40_0 .var "reset", 0 0;
v0x5638a83f3e30_0 .net "wr_enable", 0 0, v0x5638a83f31e0_0;  alias, 1 drivers
S_0x5638a83cd7e0 .scope module, "DFF" "DFF" 2 26;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
o0x7f35fbe87be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5638a83f4630_0 .net "C", 0 0, o0x7f35fbe87be8;  0 drivers
o0x7f35fbe87c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5638a83f4710_0 .net "D", 0 0, o0x7f35fbe87c18;  0 drivers
v0x5638a83f47d0_0 .var "Q", 0 0;
E_0x5638a83ce860 .event posedge, v0x5638a83f4630_0;
S_0x5638a83c4fa0 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7f35fbe87d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5638a83f4950_0 .net "C", 0 0, o0x7f35fbe87d08;  0 drivers
o0x7f35fbe87d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5638a83f4a30_0 .net "D", 0 0, o0x7f35fbe87d38;  0 drivers
v0x5638a83f4af0_0 .var "Q", 0 0;
o0x7f35fbe87d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5638a83f4b90_0 .net "R", 0 0, o0x7f35fbe87d98;  0 drivers
o0x7f35fbe87dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5638a83f4c50_0 .net "S", 0 0, o0x7f35fbe87dc8;  0 drivers
E_0x5638a83f48f0 .event posedge, v0x5638a83f4b90_0, v0x5638a83f4c50_0, v0x5638a83f4950_0;
S_0x5638a83c5120 .scope module, "NAND" "NAND" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7f35fbe87ee8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f35fbe87f18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5638a8381580 .functor AND 1, o0x7f35fbe87ee8, o0x7f35fbe87f18, C4<1>, C4<1>;
L_0x5638a83b8100 .functor NOT 1, L_0x5638a8381580, C4<0>, C4<0>, C4<0>;
v0x5638a83f4e00_0 .net "A", 0 0, o0x7f35fbe87ee8;  0 drivers
v0x5638a83f4ee0_0 .net "B", 0 0, o0x7f35fbe87f18;  0 drivers
v0x5638a83f4fa0_0 .net "Y", 0 0, L_0x5638a83b8100;  1 drivers
v0x5638a83f5040_0 .net *"_s0", 0 0, L_0x5638a8381580;  1 drivers
S_0x5638a83c5e10 .scope module, "NOR" "NOR" 2 20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7f35fbe88038 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f35fbe88068 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5638a83b7f90 .functor OR 1, o0x7f35fbe88038, o0x7f35fbe88068, C4<0>, C4<0>;
L_0x5638a83cda60 .functor NOT 1, L_0x5638a83b7f90, C4<0>, C4<0>, C4<0>;
v0x5638a83f51a0_0 .net "A", 0 0, o0x7f35fbe88038;  0 drivers
v0x5638a83f5260_0 .net "B", 0 0, o0x7f35fbe88068;  0 drivers
v0x5638a83f5320_0 .net "Y", 0 0, L_0x5638a83cda60;  1 drivers
v0x5638a83f53c0_0 .net *"_s0", 0 0, L_0x5638a83b7f90;  1 drivers
S_0x5638a83c5fe0 .scope module, "NOT" "NOT" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f35fbe88188 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5638a83cdb50 .functor NOT 1, o0x7f35fbe88188, C4<0>, C4<0>, C4<0>;
v0x5638a83f5520_0 .net "A", 0 0, o0x7f35fbe88188;  0 drivers
v0x5638a83f55e0_0 .net "Y", 0 0, L_0x5638a83cdb50;  1 drivers
    .scope S_0x5638a83f33f0;
T_0 ;
    %vpi_call 6 14 "$dumpfile", "FifoPushPop.vcd" {0 0 0};
    %vpi_call 6 15 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5638a83f3d40_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5638a83f37b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5638a83f39d0_0, 0;
    %wait E_0x5638a83c24e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5638a83f3b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5638a83f3ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5638a83f3d40_0, 0;
    %wait E_0x5638a83c24e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5638a83f3d40_0, 0;
    %pushi/vec4 144, 0, 10;
    %assign/vec4 v0x5638a83f37b0_0, 0;
    %wait E_0x5638a83c24e0;
    %wait E_0x5638a83c24e0;
    %load/vec4 v0x5638a83f37b0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5638a83f37b0_0, 0;
    %wait E_0x5638a83c24e0;
    %load/vec4 v0x5638a83f37b0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5638a83f37b0_0, 0;
    %wait E_0x5638a83c24e0;
    %load/vec4 v0x5638a83f37b0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5638a83f37b0_0, 0;
    %wait E_0x5638a83c24e0;
    %wait E_0x5638a83c24e0;
    %wait E_0x5638a83c24e0;
    %wait E_0x5638a83c24e0;
    %wait E_0x5638a83c24e0;
    %vpi_call 6 48 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5638a83f33f0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5638a83f39d0_0, 0;
    %end;
    .thread T_1;
    .scope S_0x5638a83f33f0;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x5638a83f39d0_0;
    %inv;
    %assign/vec4 v0x5638a83f39d0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5638a83f0fc0;
T_3 ;
    %wait E_0x5638a83c24e0;
    %load/vec4 v0x5638a83f16b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5638a83b5100_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5638a83b5100_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v0x5638a83b5100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638a83f1400, 0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5638a83f1830_0, 0;
    %load/vec4 v0x5638a83b5100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5638a83b5100_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5638a83f1770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5638a83ae920_0;
    %load/vec4 v0x5638a83f1830_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638a83f1400, 0, 4;
    %load/vec4 v0x5638a83f1830_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5638a83f1830_0, 0;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5638a83f0fc0;
T_4 ;
    %wait E_0x5638a83c24e0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5638a83aeb30_0, 0, 10;
    %load/vec4 v0x5638a83f16b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5638a83aeb30_0, 0, 10;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5638a83f15d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5638a83f1510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5638a83f15d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5638a83f1400, 4;
    %store/vec4 v0x5638a83aeb30_0, 0, 10;
    %load/vec4 v0x5638a83f15d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5638a83f15d0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5638a83f0a80;
T_5 ;
    %wait E_0x5638a83c24e0;
    %load/vec4 v0x5638a83f3110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5638a83f2af0_0, 0;
    %load/vec4 v0x5638a83f2f80_0;
    %load/vec4 v0x5638a83f2e00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5638a83f31e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5638a83f31e0_0, 0;
T_5.3 ;
    %load/vec4 v0x5638a83f2ec0_0;
    %load/vec4 v0x5638a83f2ca0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5638a83f3040_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5638a83f3040_0, 0;
T_5.5 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5638a83f0a80;
T_6 ;
    %wait E_0x5638a83cfbb0;
    %load/vec4 v0x5638a83f31e0_0;
    %load/vec4 v0x5638a83f3040_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %load/vec4 v0x5638a83f2af0_0;
    %assign/vec4 v0x5638a83f2af0_0, 0;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x5638a83f2af0_0;
    %assign/vec4 v0x5638a83f2af0_0, 0;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x5638a83f2af0_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x5638a83f2af0_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x5638a83f2af0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5638a83f2af0_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x5638a83f2af0_0;
    %assign/vec4 v0x5638a83f2af0_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5638a83cd7e0;
T_7 ;
    %wait E_0x5638a83ce860;
    %load/vec4 v0x5638a83f4710_0;
    %assign/vec4 v0x5638a83f47d0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5638a83c4fa0;
T_8 ;
    %wait E_0x5638a83f48f0;
    %load/vec4 v0x5638a83f4c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5638a83f4af0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5638a83f4b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5638a83f4af0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5638a83f4a30_0;
    %assign/vec4 v0x5638a83f4af0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "Banco_Fifo.v";
    "./Fifo.v";
    "./memoria.v";
    "./probador_fifo.v";
