=====
SETUP
7.025
32.830
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n6993_s14
30.300
31.399
i4/u_picorv32/n6993_s12
32.204
32.830
i4/u_picorv32/reg_op1_7_s0
32.830
=====
SETUP
7.164
32.690
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n6997_s14
30.621
31.653
i4/u_picorv32/n6997_s12
31.658
32.690
i4/u_picorv32/reg_op1_5_s0
32.690
=====
SETUP
7.263
32.591
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n6985_s14
29.171
30.270
i4/u_picorv32/n6985_s12
31.559
32.591
i4/u_picorv32/reg_op1_11_s0
32.591
=====
SETUP
7.920
31.934
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n7635_s3
24.376
25.437
i4/u_picorv32/n6945_s14
25.866
26.898
i4/u_picorv32/n6983_s12
31.112
31.934
i4/u_picorv32/reg_op1_12_s0
31.934
=====
SETUP
7.962
31.893
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n6989_s14
29.822
30.848
i4/u_picorv32/n6989_s12
31.267
31.893
i4/u_picorv32/reg_op1_9_s0
31.893
=====
SETUP
8.028
31.826
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n7635_s3
24.376
25.437
i4/u_picorv32/n6945_s14
25.866
26.898
i4/u_picorv32/n6979_s12
30.794
31.826
i4/u_picorv32/reg_op1_14_s0
31.826
=====
SETUP
8.128
31.727
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n7635_s3
24.376
25.437
i4/u_picorv32/n6945_s14
25.866
26.898
i4/u_picorv32/n6973_s12
30.628
31.727
i4/u_picorv32/reg_op1_17_s0
31.727
=====
SETUP
8.623
31.232
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n6961_s14
28.193
29.225
i4/u_picorv32/n6961_s12
30.200
31.232
i4/u_picorv32/reg_op1_23_s0
31.232
=====
SETUP
8.659
31.196
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n6971_s14
28.655
29.281
i4/u_picorv32/n6971_s12
30.570
31.196
i4/u_picorv32/reg_op1_18_s0
31.196
=====
SETUP
8.844
31.011
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n7635_s3
24.376
25.437
i4/u_picorv32/n6945_s14
25.866
26.898
i4/u_picorv32/n6981_s12
29.979
31.011
i4/u_picorv32/reg_op1_13_s0
31.011
=====
SETUP
8.953
30.902
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n6987_s14
29.171
30.270
i4/u_picorv32/n6987_s12
30.276
30.902
i4/u_picorv32/reg_op1_10_s0
30.902
=====
SETUP
8.973
30.881
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n6977_s14
28.678
29.777
i4/u_picorv32/n6977_s12
29.782
30.881
i4/u_picorv32/reg_op1_15_s0
30.881
=====
SETUP
9.003
30.851
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n6953_s14
28.193
29.225
i4/u_picorv32/n6953_s12
30.029
30.851
i4/u_picorv32/reg_op1_27_s0
30.851
=====
SETUP
9.042
30.813
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n7635_s3
24.376
25.437
i4/u_picorv32/n6945_s14
25.866
26.898
i4/u_picorv32/n6969_s12
29.991
30.813
i4/u_picorv32/reg_op1_19_s0
30.813
=====
SETUP
9.176
30.679
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n6951_s14
27.686
28.508
i4/u_picorv32/n6951_s12
29.647
30.679
i4/u_picorv32/reg_op1_28_s0
30.679
=====
SETUP
9.201
30.654
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n6975_s14
28.175
28.801
i4/u_picorv32/n6975_s12
29.622
30.654
i4/u_picorv32/reg_op1_16_s0
30.654
=====
SETUP
9.227
30.628
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n7005_s14
27.695
28.517
i4/u_picorv32/n7005_s12
29.806
30.628
i4/u_picorv32/reg_op1_1_s0
30.628
=====
SETUP
9.427
30.427
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n6959_s14
27.690
28.316
i4/u_picorv32/n6959_s12
29.605
30.427
i4/u_picorv32/reg_op1_24_s0
30.427
=====
SETUP
9.436
30.418
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n6967_s14
27.681
28.307
i4/u_picorv32/n6967_s12
29.596
30.418
i4/u_picorv32/reg_op1_20_s0
30.418
=====
SETUP
9.449
30.406
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n6963_s14
27.695
28.321
i4/u_picorv32/n6963_s12
29.780
30.406
i4/u_picorv32/reg_op1_22_s0
30.406
=====
SETUP
9.480
30.374
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n6949_s14
27.699
28.521
i4/u_picorv32/n6949_s12
29.342
30.374
i4/u_picorv32/reg_op1_29_s0
30.374
=====
SETUP
9.811
30.043
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n6945_s16
24.036
25.068
i4/u_picorv32/n7007_s14
28.184
29.216
i4/u_picorv32/n7007_s12
29.221
30.043
i4/u_picorv32/reg_op1_0_s0
30.043
=====
SETUP
9.858
29.996
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n7635_s3
24.376
25.437
i4/u_picorv32/n6945_s14
25.866
26.898
i4/u_picorv32/n6965_s12
28.897
29.996
i4/u_picorv32/reg_op1_21_s0
29.996
=====
SETUP
9.858
29.996
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n7635_s3
24.376
25.437
i4/u_picorv32/n6945_s14
25.866
26.898
i4/u_picorv32/n6945_s12
28.897
29.996
i4/u_picorv32/reg_op1_31_s0
29.996
=====
SETUP
9.868
29.986
39.855
i4/u_picorv32/mem_addr_2_s0
0.572
1.030
i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0
5.140
6.098
i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0
6.098
6.155
i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0
6.155
6.212
i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0
6.212
6.269
i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0
6.269
6.326
i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0
6.326
6.383
i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0
6.383
6.440
i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0
6.440
6.497
i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0
6.497
6.554
i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0
6.554
6.611
i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0
6.611
6.668
i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0
6.668
6.725
i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0
6.725
6.782
i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0
6.782
6.839
i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0
6.839
6.896
i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0
6.896
6.953
i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0
6.953
7.010
i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0
7.010
7.067
i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0
7.067
7.124
i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0
7.124
7.181
i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0
7.181
7.238
i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0
7.238
7.295
i4/u_picorv32/mem_xfer_s6
9.328
10.427
i4/u_picorv32/mem_xfer_s5
11.566
12.388
i4/u_picorv32/mem_xfer_s4
13.527
14.329
i4/u_picorv32/mem_xfer_s1
14.748
15.570
i4/u_picorv32/n7682_s3
18.679
19.778
i4/u_picorv32/n7682_s2
20.599
21.421
i4/u_picorv32/n7635_s3
24.376
25.437
i4/u_picorv32/n6945_s14
25.866
26.898
i4/u_picorv32/n7003_s12
28.887
29.986
i4/u_picorv32/reg_op1_2_s0
29.986
=====
HOLD
0.318
0.846
0.528
i4/u_hdmi/svo_term/mem_portA_wen_s0
0.513
0.846
i4/u_hdmi/svo_term/mem_mem_0_0_s
0.846
=====
HOLD
0.512
1.111
0.599
i4/u_hdmi/svo_term/mem_portA_wdata_3_s0
0.513
0.846
i4/u_hdmi/svo_term/mem_mem_0_0_s
1.111
=====
HOLD
0.550
1.078
0.528
i4/u_hdmi/svo_tmds_2/q_out_4_s0
0.513
0.846
i4/u_hdmi/svo_tmds_2/dout_buf2_0_s6
1.078
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_enc/vcursor_7_s0
0.513
0.846
i4/u_hdmi/svo_enc/n86_s2
0.849
1.221
i4/u_hdmi/svo_enc/vcursor_7_s0
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_enc/vcursor_13_s0
0.513
0.846
i4/u_hdmi/svo_enc/n80_s2
0.849
1.221
i4/u_hdmi/svo_enc/vcursor_13_s0
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_enc/hcursor_3_s0
0.513
0.846
i4/u_hdmi/svo_enc/n119_s3
0.849
1.221
i4/u_hdmi/svo_enc/hcursor_3_s0
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_enc/hcursor_10_s0
0.513
0.846
i4/u_hdmi/svo_enc/n112_s2
0.849
1.221
i4/u_hdmi/svo_enc/hcursor_10_s0
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_enc/hcursor_13_s0
0.513
0.846
i4/u_hdmi/svo_enc/n109_s2
0.849
1.221
i4/u_hdmi/svo_enc/hcursor_13_s0
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_term/request_remove_line_oclk_s2
0.513
0.846
i4/u_hdmi/svo_term/n1183_s5
0.849
1.221
i4/u_hdmi/svo_term/request_remove_line_oclk_s2
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_term/p2_x_2_s0
0.513
0.846
i4/u_hdmi/svo_term/n1095_s0
0.849
1.221
i4/u_hdmi/svo_term/p2_x_2_s0
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_term/p2_last_req_remline_s0
0.513
0.846
i4/u_hdmi/svo_term/n984_s0
0.849
1.221
i4/u_hdmi/svo_term/p2_last_req_remline_s0
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_term/p1_ypos_13_s0
0.513
0.846
i4/u_hdmi/svo_term/n781_s2
0.849
1.221
i4/u_hdmi/svo_term/p1_ypos_13_s0
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_term/p1_xpos_12_s0
0.513
0.846
i4/u_hdmi/svo_term/n811_s2
0.849
1.221
i4/u_hdmi/svo_term/p1_xpos_12_s0
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_tcard/hcursor_0_s1
0.513
0.846
i4/u_hdmi/svo_tcard/n1706_s7
0.849
1.221
i4/u_hdmi/svo_tcard/hcursor_0_s1
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_tcard/rng_22_s0
0.513
0.846
i4/u_hdmi/svo_tcard/n1120_s0
0.849
1.221
i4/u_hdmi/svo_tcard/rng_22_s0
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_tcard/rng_24_s0
0.513
0.846
i4/u_hdmi/svo_tcard/n1122_s2
0.849
1.221
i4/u_hdmi/svo_tcard/rng_24_s0
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_tcard/rng_29_s0
0.513
0.846
i4/u_hdmi/svo_tcard/n1127_s0
0.849
1.221
i4/u_hdmi/svo_tcard/rng_29_s0
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_tcard/vcursor_6_s0
0.513
0.846
i4/u_hdmi/svo_tcard/n1631_s4
0.849
1.221
i4/u_hdmi/svo_tcard/vcursor_6_s0
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_hdmi/svo_tcard/vcursor_13_s0
0.513
0.846
i4/u_hdmi/svo_tcard/n1624_s2
0.849
1.221
i4/u_hdmi/svo_tcard/vcursor_13_s0
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_PicoUART/u_simpleuart/send_bitcnt_0_s1
0.513
0.846
i4/u_PicoUART/u_simpleuart/n614_s3
0.849
1.221
i4/u_PicoUART/u_simpleuart/send_bitcnt_0_s1
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_PicoUART/u_simpleuart/send_bitcnt_3_s1
0.513
0.846
i4/u_PicoUART/u_simpleuart/n565_s1
0.849
1.221
i4/u_PicoUART/u_simpleuart/send_bitcnt_3_s1
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_PicoUART/u_simpleuart/recv_divcnt_19_s0
0.513
0.846
i4/u_PicoUART/u_simpleuart/n334_s5
0.849
1.221
i4/u_PicoUART/u_simpleuart/recv_divcnt_19_s0
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_PicoSPI_Flash_18/u_spimemio/din_tag_2_s1
0.513
0.846
i4/u_PicoSPI_Flash_18/u_spimemio/n558_s31
0.849
1.221
i4/u_PicoSPI_Flash_18/u_spimemio/din_tag_2_s1
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_3_s1
0.513
0.846
i4/u_PicoSPI_Flash_18/u_spimemio/n565_s22
0.849
1.221
i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_3_s1
1.221
=====
HOLD
0.708
1.221
0.513
i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_6_s1
0.513
0.846
i4/u_PicoSPI_Flash_18/u_spimemio/n562_s22
0.849
1.221
i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_6_s1
1.221
