
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rs,rt,code,51}                      Premise(F2)
	S3= GPR[rs]=a                                               Premise(F3)
	S4= GPR[rt]=b                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= FU.OutID1=>A_EX.In                                      Premise(F5)
	S8= A_MEM.Out=>A_WB.In                                      Premise(F6)
	S9= FU.OutID2=>B_EX.In                                      Premise(F7)
	S10= B_MEM.Out=>B_WB.In                                     Premise(F8)
	S11= A_EX.Out=>CMPU.A                                       Premise(F9)
	S12= B_EX.Out=>CMPU.B                                       Premise(F10)
	S13= PC.Out=>CP0.EPCIn                                      Premise(F11)
	S14= CP0.EPCIn=addr                                         Path(S6,S13)
	S15= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F12)
	S16= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F13)
	S17= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F14)
	S18= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F15)
	S19= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F16)
	S20= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F17)
	S21= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F18)
	S22= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F19)
	S23= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F20)
	S24= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F21)
	S25= FU.Bub_ID=>CU_ID.Bub                                   Premise(F22)
	S26= FU.Halt_ID=>CU_ID.Halt                                 Premise(F23)
	S27= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F24)
	S28= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F25)
	S29= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F26)
	S30= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F27)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F28)
	S32= FU.Halt_IF=>CU_IF.Halt                                 Premise(F29)
	S33= ICache.Hit=>CU_IF.ICacheHit                            Premise(F30)
	S34= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F31)
	S35= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F32)
	S36= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F33)
	S37= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F34)
	S38= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F35)
	S39= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F36)
	S40= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F37)
	S41= ConditionReg_MEM.Out=>CU_MEM.lt                        Premise(F38)
	S42= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F39)
	S43= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F40)
	S44= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F41)
	S45= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F42)
	S46= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F43)
	S47= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F44)
	S48= CMPU.lt=>ConditionReg_MEM.In                           Premise(F45)
	S49= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F46)
	S50= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F47)
	S51= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F48)
	S52= ICache.Hit=>FU.ICacheHit                               Premise(F49)
	S53= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F50)
	S54= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F51)
	S55= IR_EX.Out=>FU.IR_EX                                    Premise(F52)
	S56= IR_ID.Out=>FU.IR_ID                                    Premise(F53)
	S57= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F54)
	S58= IR_MEM.Out=>FU.IR_MEM                                  Premise(F55)
	S59= IR_WB.Out=>FU.IR_WB                                    Premise(F56)
	S60= GPR.Rdata1=>FU.InID1                                   Premise(F57)
	S61= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F58)
	S62= GPR.Rdata2=>FU.InID2                                   Premise(F59)
	S63= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F60)
	S64= IR_ID.Out25_21=>GPR.RReg1                              Premise(F61)
	S65= IR_ID.Out20_16=>GPR.RReg2                              Premise(F62)
	S66= IMMU.Addr=>IAddrReg.In                                 Premise(F63)
	S67= PC.Out=>ICache.IEA                                     Premise(F64)
	S68= ICache.IEA=addr                                        Path(S6,S67)
	S69= ICache.Hit=ICacheHit(addr)                             ICache-Search(S68)
	S70= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S69,S33)
	S71= FU.ICacheHit=ICacheHit(addr)                           Path(S69,S52)
	S72= PC.Out=>ICache.IEA                                     Premise(F65)
	S73= IMem.MEM8WordOut=>ICache.WData                         Premise(F66)
	S74= ICache.Out=>ICacheReg.In                               Premise(F67)
	S75= PC.Out=>IMMU.IEA                                       Premise(F68)
	S76= IMMU.IEA=addr                                          Path(S6,S75)
	S77= CP0.ASID=>IMMU.PID                                     Premise(F69)
	S78= IMMU.PID=pid                                           Path(S5,S77)
	S79= IMMU.Addr={pid,addr}                                   IMMU-Search(S78,S76)
	S80= IAddrReg.In={pid,addr}                                 Path(S79,S66)
	S81= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S78,S76)
	S82= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S81,S34)
	S83= IAddrReg.Out=>IMem.RAddr                               Premise(F70)
	S84= ICacheReg.Out=>IRMux.CacheData                         Premise(F71)
	S85= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F72)
	S86= IMem.Out=>IRMux.MemData                                Premise(F73)
	S87= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F74)
	S88= IR_MEM.Out=>IR_DMMU1.In                                Premise(F75)
	S89= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F76)
	S90= IR_ID.Out=>IR_EX.In                                    Premise(F77)
	S91= ICache.Out=>IR_ID.In                                   Premise(F78)
	S92= IRMux.Out=>IR_ID.In                                    Premise(F79)
	S93= ICache.Out=>IR_IMMU.In                                 Premise(F80)
	S94= IR_EX.Out=>IR_MEM.In                                   Premise(F81)
	S95= IR_DMMU2.Out=>IR_WB.In                                 Premise(F82)
	S96= IR_MEM.Out=>IR_WB.In                                   Premise(F83)
	S97= CU_MEM.TrapAddr=>PC.In                                 Premise(F84)
	S98= CP0.ASID=>PIDReg.In                                    Premise(F85)
	S99= PIDReg.In=pid                                          Path(S5,S98)
	S100= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F86)
	S101= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F87)
	S102= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F88)
	S103= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F89)
	S104= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F90)
	S105= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F91)
	S106= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F92)
	S107= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F93)
	S108= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F94)
	S109= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F95)
	S110= IR_EX.Out31_26=>CU_EX.Op                              Premise(F96)
	S111= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F97)
	S112= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F98)
	S113= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F99)
	S114= IR_ID.Out31_26=>CU_ID.Op                              Premise(F100)
	S115= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F101)
	S116= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F102)
	S117= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F103)
	S118= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F104)
	S119= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F105)
	S120= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F106)
	S121= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F107)
	S122= IR_WB.Out31_26=>CU_WB.Op                              Premise(F108)
	S123= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F109)
	S124= CtrlA_EX=0                                            Premise(F110)
	S125= CtrlA_MEM=0                                           Premise(F111)
	S126= CtrlA_WB=0                                            Premise(F112)
	S127= CtrlB_EX=0                                            Premise(F113)
	S128= CtrlB_MEM=0                                           Premise(F114)
	S129= CtrlB_WB=0                                            Premise(F115)
	S130= CtrlPC=0                                              Premise(F116)
	S131= CtrlPCInc=0                                           Premise(F117)
	S132= PC[Out]=addr                                          PC-Hold(S1,S130,S131)
	S133= CtrlASIDIn=0                                          Premise(F118)
	S134= CtrlCP0=0                                             Premise(F119)
	S135= CP0[ASID]=pid                                         CP0-Hold(S0,S134)
	S136= CtrlEPCIn=0                                           Premise(F120)
	S137= CtrlExCodeIn=0                                        Premise(F121)
	S138= CtrlICache=0                                          Premise(F122)
	S139= CtrlIMMU=0                                            Premise(F123)
	S140= CtrlConditionReg_MEM=0                                Premise(F124)
	S141= CtrlConditionReg_DMMU1=0                              Premise(F125)
	S142= CtrlConditionReg_DMMU2=0                              Premise(F126)
	S143= CtrlConditionReg_WB=0                                 Premise(F127)
	S144= CtrlIR_DMMU1=0                                        Premise(F128)
	S145= CtrlIR_DMMU2=0                                        Premise(F129)
	S146= CtrlIR_EX=0                                           Premise(F130)
	S147= CtrlIR_ID=0                                           Premise(F131)
	S148= CtrlIR_IMMU=1                                         Premise(F132)
	S149= CtrlIR_MEM=0                                          Premise(F133)
	S150= CtrlIR_WB=0                                           Premise(F134)
	S151= CtrlGPR=0                                             Premise(F135)
	S152= GPR[rs]=a                                             GPR-Hold(S3,S151)
	S153= GPR[rt]=b                                             GPR-Hold(S4,S151)
	S154= CtrlIAddrReg=1                                        Premise(F136)
	S155= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S80,S154)
	S156= CtrlIMem=0                                            Premise(F137)
	S157= IMem[{pid,addr}]={0,rs,rt,code,51}                    IMem-Hold(S2,S156)
	S158= CtrlICacheReg=1                                       Premise(F138)
	S159= CtrlIRMux=0                                           Premise(F139)
	S160= CtrlPIDReg=0                                          Premise(F140)

IMMU	S161= PC.Out=addr                                           PC-Out(S132)
	S162= CP0.ASID=pid                                          CP0-Read-ASID(S135)
	S163= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S155)
	S164= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S155)
	S165= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S155)
	S166= FU.OutID1=>A_EX.In                                    Premise(F141)
	S167= A_MEM.Out=>A_WB.In                                    Premise(F142)
	S168= FU.OutID2=>B_EX.In                                    Premise(F143)
	S169= B_MEM.Out=>B_WB.In                                    Premise(F144)
	S170= A_EX.Out=>CMPU.A                                      Premise(F145)
	S171= B_EX.Out=>CMPU.B                                      Premise(F146)
	S172= PC.Out=>CP0.EPCIn                                     Premise(F147)
	S173= CP0.EPCIn=addr                                        Path(S161,S172)
	S174= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F148)
	S175= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F149)
	S176= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F150)
	S177= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F151)
	S178= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F152)
	S179= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F153)
	S180= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F154)
	S181= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F155)
	S182= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F156)
	S183= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F157)
	S184= FU.Bub_ID=>CU_ID.Bub                                  Premise(F158)
	S185= FU.Halt_ID=>CU_ID.Halt                                Premise(F159)
	S186= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F160)
	S187= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F161)
	S188= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F162)
	S189= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F163)
	S190= FU.Bub_IF=>CU_IF.Bub                                  Premise(F164)
	S191= FU.Halt_IF=>CU_IF.Halt                                Premise(F165)
	S192= ICache.Hit=>CU_IF.ICacheHit                           Premise(F166)
	S193= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F167)
	S194= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F168)
	S195= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F169)
	S196= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F170)
	S197= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F171)
	S198= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F172)
	S199= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F173)
	S200= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F174)
	S201= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F175)
	S202= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F176)
	S203= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F177)
	S204= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F178)
	S205= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F179)
	S206= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F180)
	S207= CMPU.lt=>ConditionReg_MEM.In                          Premise(F181)
	S208= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F182)
	S209= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F183)
	S210= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F184)
	S211= ICache.Hit=>FU.ICacheHit                              Premise(F185)
	S212= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F186)
	S213= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F187)
	S214= IR_EX.Out=>FU.IR_EX                                   Premise(F188)
	S215= IR_ID.Out=>FU.IR_ID                                   Premise(F189)
	S216= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F190)
	S217= IR_MEM.Out=>FU.IR_MEM                                 Premise(F191)
	S218= IR_WB.Out=>FU.IR_WB                                   Premise(F192)
	S219= GPR.Rdata1=>FU.InID1                                  Premise(F193)
	S220= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F194)
	S221= GPR.Rdata2=>FU.InID2                                  Premise(F195)
	S222= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F196)
	S223= IR_ID.Out25_21=>GPR.RReg1                             Premise(F197)
	S224= IR_ID.Out20_16=>GPR.RReg2                             Premise(F198)
	S225= IMMU.Addr=>IAddrReg.In                                Premise(F199)
	S226= PC.Out=>ICache.IEA                                    Premise(F200)
	S227= ICache.IEA=addr                                       Path(S161,S226)
	S228= ICache.Hit=ICacheHit(addr)                            ICache-Search(S227)
	S229= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S228,S192)
	S230= FU.ICacheHit=ICacheHit(addr)                          Path(S228,S211)
	S231= PC.Out=>ICache.IEA                                    Premise(F201)
	S232= IMem.MEM8WordOut=>ICache.WData                        Premise(F202)
	S233= ICache.Out=>ICacheReg.In                              Premise(F203)
	S234= PC.Out=>IMMU.IEA                                      Premise(F204)
	S235= IMMU.IEA=addr                                         Path(S161,S234)
	S236= CP0.ASID=>IMMU.PID                                    Premise(F205)
	S237= IMMU.PID=pid                                          Path(S162,S236)
	S238= IMMU.Addr={pid,addr}                                  IMMU-Search(S237,S235)
	S239= IAddrReg.In={pid,addr}                                Path(S238,S225)
	S240= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S237,S235)
	S241= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S240,S193)
	S242= IAddrReg.Out=>IMem.RAddr                              Premise(F206)
	S243= IMem.RAddr={pid,addr}                                 Path(S163,S242)
	S244= IMem.Out={0,rs,rt,code,51}                            IMem-Read(S243,S157)
	S245= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S243,S157)
	S246= ICache.WData=IMemGet8Word({pid,addr})                 Path(S245,S232)
	S247= ICacheReg.Out=>IRMux.CacheData                        Premise(F207)
	S248= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F208)
	S249= IMem.Out=>IRMux.MemData                               Premise(F209)
	S250= IRMux.MemData={0,rs,rt,code,51}                       Path(S244,S249)
	S251= IRMux.Out={0,rs,rt,code,51}                           IRMux-Select2(S250)
	S252= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F210)
	S253= IR_MEM.Out=>IR_DMMU1.In                               Premise(F211)
	S254= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F212)
	S255= IR_ID.Out=>IR_EX.In                                   Premise(F213)
	S256= ICache.Out=>IR_ID.In                                  Premise(F214)
	S257= IRMux.Out=>IR_ID.In                                   Premise(F215)
	S258= IR_ID.In={0,rs,rt,code,51}                            Path(S251,S257)
	S259= ICache.Out=>IR_IMMU.In                                Premise(F216)
	S260= IR_EX.Out=>IR_MEM.In                                  Premise(F217)
	S261= IR_DMMU2.Out=>IR_WB.In                                Premise(F218)
	S262= IR_MEM.Out=>IR_WB.In                                  Premise(F219)
	S263= CU_MEM.TrapAddr=>PC.In                                Premise(F220)
	S264= CP0.ASID=>PIDReg.In                                   Premise(F221)
	S265= PIDReg.In=pid                                         Path(S162,S264)
	S266= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F222)
	S267= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F223)
	S268= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F224)
	S269= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F225)
	S270= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F226)
	S271= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F227)
	S272= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F228)
	S273= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F229)
	S274= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F230)
	S275= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F231)
	S276= IR_EX.Out31_26=>CU_EX.Op                              Premise(F232)
	S277= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F233)
	S278= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F234)
	S279= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F235)
	S280= IR_ID.Out31_26=>CU_ID.Op                              Premise(F236)
	S281= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F237)
	S282= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F238)
	S283= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F239)
	S284= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F240)
	S285= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F241)
	S286= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F242)
	S287= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F243)
	S288= IR_WB.Out31_26=>CU_WB.Op                              Premise(F244)
	S289= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F245)
	S290= CtrlA_EX=0                                            Premise(F246)
	S291= CtrlA_MEM=0                                           Premise(F247)
	S292= CtrlA_WB=0                                            Premise(F248)
	S293= CtrlB_EX=0                                            Premise(F249)
	S294= CtrlB_MEM=0                                           Premise(F250)
	S295= CtrlB_WB=0                                            Premise(F251)
	S296= CtrlPC=0                                              Premise(F252)
	S297= CtrlPCInc=1                                           Premise(F253)
	S298= PC[Out]=addr+4                                        PC-Inc(S132,S296,S297)
	S299= PC[CIA]=addr                                          PC-Inc(S132,S296,S297)
	S300= CtrlASIDIn=0                                          Premise(F254)
	S301= CtrlCP0=0                                             Premise(F255)
	S302= CP0[ASID]=pid                                         CP0-Hold(S135,S301)
	S303= CtrlEPCIn=0                                           Premise(F256)
	S304= CtrlExCodeIn=0                                        Premise(F257)
	S305= CtrlICache=1                                          Premise(F258)
	S306= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S227,S246,S305)
	S307= CtrlIMMU=0                                            Premise(F259)
	S308= CtrlConditionReg_MEM=0                                Premise(F260)
	S309= CtrlConditionReg_DMMU1=0                              Premise(F261)
	S310= CtrlConditionReg_DMMU2=0                              Premise(F262)
	S311= CtrlConditionReg_WB=0                                 Premise(F263)
	S312= CtrlIR_DMMU1=0                                        Premise(F264)
	S313= CtrlIR_DMMU2=0                                        Premise(F265)
	S314= CtrlIR_EX=0                                           Premise(F266)
	S315= CtrlIR_ID=1                                           Premise(F267)
	S316= [IR_ID]={0,rs,rt,code,51}                             IR_ID-Write(S258,S315)
	S317= CtrlIR_IMMU=0                                         Premise(F268)
	S318= CtrlIR_MEM=0                                          Premise(F269)
	S319= CtrlIR_WB=0                                           Premise(F270)
	S320= CtrlGPR=0                                             Premise(F271)
	S321= GPR[rs]=a                                             GPR-Hold(S152,S320)
	S322= GPR[rt]=b                                             GPR-Hold(S153,S320)
	S323= CtrlIAddrReg=0                                        Premise(F272)
	S324= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S155,S323)
	S325= CtrlIMem=0                                            Premise(F273)
	S326= IMem[{pid,addr}]={0,rs,rt,code,51}                    IMem-Hold(S157,S325)
	S327= CtrlICacheReg=0                                       Premise(F274)
	S328= CtrlIRMux=0                                           Premise(F275)
	S329= CtrlPIDReg=0                                          Premise(F276)

ID	S330= PC.Out=addr+4                                         PC-Out(S298)
	S331= PC.CIA=addr                                           PC-Out(S299)
	S332= PC.CIA31_28=addr[31:28]                               PC-Out(S299)
	S333= CP0.ASID=pid                                          CP0-Read-ASID(S302)
	S334= IR_ID.Out={0,rs,rt,code,51}                           IR-Out(S316)
	S335= IR_ID.Out31_26=0                                      IR-Out(S316)
	S336= IR_ID.Out25_21=rs                                     IR-Out(S316)
	S337= IR_ID.Out20_16=rt                                     IR-Out(S316)
	S338= IR_ID.Out15_6=code                                    IR-Out(S316)
	S339= IR_ID.Out5_0=51                                       IR-Out(S316)
	S340= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S324)
	S341= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S324)
	S342= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S324)
	S343= FU.OutID1=>A_EX.In                                    Premise(F277)
	S344= A_MEM.Out=>A_WB.In                                    Premise(F278)
	S345= FU.OutID2=>B_EX.In                                    Premise(F279)
	S346= B_MEM.Out=>B_WB.In                                    Premise(F280)
	S347= A_EX.Out=>CMPU.A                                      Premise(F281)
	S348= B_EX.Out=>CMPU.B                                      Premise(F282)
	S349= PC.Out=>CP0.EPCIn                                     Premise(F283)
	S350= CP0.EPCIn=addr+4                                      Path(S330,S349)
	S351= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F284)
	S352= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F285)
	S353= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F286)
	S354= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F287)
	S355= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F288)
	S356= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F289)
	S357= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F290)
	S358= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F291)
	S359= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F292)
	S360= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F293)
	S361= FU.Bub_ID=>CU_ID.Bub                                  Premise(F294)
	S362= FU.Halt_ID=>CU_ID.Halt                                Premise(F295)
	S363= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F296)
	S364= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F297)
	S365= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F298)
	S366= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F299)
	S367= FU.Bub_IF=>CU_IF.Bub                                  Premise(F300)
	S368= FU.Halt_IF=>CU_IF.Halt                                Premise(F301)
	S369= ICache.Hit=>CU_IF.ICacheHit                           Premise(F302)
	S370= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F303)
	S371= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F304)
	S372= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F305)
	S373= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F306)
	S374= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F307)
	S375= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F308)
	S376= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F309)
	S377= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F310)
	S378= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F311)
	S379= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F312)
	S380= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F313)
	S381= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F314)
	S382= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F315)
	S383= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F316)
	S384= CMPU.lt=>ConditionReg_MEM.In                          Premise(F317)
	S385= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F318)
	S386= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F319)
	S387= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F320)
	S388= ICache.Hit=>FU.ICacheHit                              Premise(F321)
	S389= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F322)
	S390= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F323)
	S391= IR_EX.Out=>FU.IR_EX                                   Premise(F324)
	S392= IR_ID.Out=>FU.IR_ID                                   Premise(F325)
	S393= FU.IR_ID={0,rs,rt,code,51}                            Path(S334,S392)
	S394= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F326)
	S395= IR_MEM.Out=>FU.IR_MEM                                 Premise(F327)
	S396= IR_WB.Out=>FU.IR_WB                                   Premise(F328)
	S397= GPR.Rdata1=>FU.InID1                                  Premise(F329)
	S398= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F330)
	S399= FU.InID1_RReg=rs                                      Path(S336,S398)
	S400= GPR.Rdata2=>FU.InID2                                  Premise(F331)
	S401= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F332)
	S402= FU.InID2_RReg=rt                                      Path(S337,S401)
	S403= IR_ID.Out25_21=>GPR.RReg1                             Premise(F333)
	S404= GPR.RReg1=rs                                          Path(S336,S403)
	S405= GPR.Rdata1=a                                          GPR-Read(S404,S321)
	S406= FU.InID1=a                                            Path(S405,S397)
	S407= FU.OutID1=FU(a)                                       FU-Forward(S406)
	S408= A_EX.In=FU(a)                                         Path(S407,S343)
	S409= IR_ID.Out20_16=>GPR.RReg2                             Premise(F334)
	S410= GPR.RReg2=rt                                          Path(S337,S409)
	S411= GPR.Rdata2=b                                          GPR-Read(S410,S322)
	S412= FU.InID2=b                                            Path(S411,S400)
	S413= FU.OutID2=FU(b)                                       FU-Forward(S412)
	S414= B_EX.In=FU(b)                                         Path(S413,S345)
	S415= IMMU.Addr=>IAddrReg.In                                Premise(F335)
	S416= PC.Out=>ICache.IEA                                    Premise(F336)
	S417= ICache.IEA=addr+4                                     Path(S330,S416)
	S418= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S417)
	S419= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S418,S369)
	S420= FU.ICacheHit=ICacheHit(addr+4)                        Path(S418,S388)
	S421= PC.Out=>ICache.IEA                                    Premise(F337)
	S422= IMem.MEM8WordOut=>ICache.WData                        Premise(F338)
	S423= ICache.Out=>ICacheReg.In                              Premise(F339)
	S424= PC.Out=>IMMU.IEA                                      Premise(F340)
	S425= IMMU.IEA=addr+4                                       Path(S330,S424)
	S426= CP0.ASID=>IMMU.PID                                    Premise(F341)
	S427= IMMU.PID=pid                                          Path(S333,S426)
	S428= IMMU.Addr={pid,addr+4}                                IMMU-Search(S427,S425)
	S429= IAddrReg.In={pid,addr+4}                              Path(S428,S415)
	S430= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S427,S425)
	S431= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S430,S370)
	S432= IAddrReg.Out=>IMem.RAddr                              Premise(F342)
	S433= IMem.RAddr={pid,addr}                                 Path(S340,S432)
	S434= IMem.Out={0,rs,rt,code,51}                            IMem-Read(S433,S326)
	S435= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S433,S326)
	S436= ICache.WData=IMemGet8Word({pid,addr})                 Path(S435,S422)
	S437= ICacheReg.Out=>IRMux.CacheData                        Premise(F343)
	S438= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F344)
	S439= IMem.Out=>IRMux.MemData                               Premise(F345)
	S440= IRMux.MemData={0,rs,rt,code,51}                       Path(S434,S439)
	S441= IRMux.Out={0,rs,rt,code,51}                           IRMux-Select2(S440)
	S442= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F346)
	S443= IR_MEM.Out=>IR_DMMU1.In                               Premise(F347)
	S444= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F348)
	S445= IR_ID.Out=>IR_EX.In                                   Premise(F349)
	S446= IR_EX.In={0,rs,rt,code,51}                            Path(S334,S445)
	S447= ICache.Out=>IR_ID.In                                  Premise(F350)
	S448= IRMux.Out=>IR_ID.In                                   Premise(F351)
	S449= IR_ID.In={0,rs,rt,code,51}                            Path(S441,S448)
	S450= ICache.Out=>IR_IMMU.In                                Premise(F352)
	S451= IR_EX.Out=>IR_MEM.In                                  Premise(F353)
	S452= IR_DMMU2.Out=>IR_WB.In                                Premise(F354)
	S453= IR_MEM.Out=>IR_WB.In                                  Premise(F355)
	S454= CU_MEM.TrapAddr=>PC.In                                Premise(F356)
	S455= CP0.ASID=>PIDReg.In                                   Premise(F357)
	S456= PIDReg.In=pid                                         Path(S333,S455)
	S457= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F358)
	S458= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F359)
	S459= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F360)
	S460= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F361)
	S461= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F362)
	S462= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F363)
	S463= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F364)
	S464= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F365)
	S465= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F366)
	S466= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F367)
	S467= IR_EX.Out31_26=>CU_EX.Op                              Premise(F368)
	S468= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F369)
	S469= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F370)
	S470= CU_ID.IRFunc1=rt                                      Path(S337,S469)
	S471= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F371)
	S472= CU_ID.IRFunc2=rs                                      Path(S336,S471)
	S473= IR_ID.Out31_26=>CU_ID.Op                              Premise(F372)
	S474= CU_ID.Op=0                                            Path(S335,S473)
	S475= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F373)
	S476= CU_ID.IRFunc=51                                       Path(S339,S475)
	S477= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F374)
	S478= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F375)
	S479= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F376)
	S480= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F377)
	S481= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F378)
	S482= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F379)
	S483= IR_WB.Out31_26=>CU_WB.Op                              Premise(F380)
	S484= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F381)
	S485= CtrlA_EX=1                                            Premise(F382)
	S486= [A_EX]=FU(a)                                          A_EX-Write(S408,S485)
	S487= CtrlA_MEM=0                                           Premise(F383)
	S488= CtrlA_WB=0                                            Premise(F384)
	S489= CtrlB_EX=1                                            Premise(F385)
	S490= [B_EX]=FU(b)                                          B_EX-Write(S414,S489)
	S491= CtrlB_MEM=0                                           Premise(F386)
	S492= CtrlB_WB=0                                            Premise(F387)
	S493= CtrlPC=0                                              Premise(F388)
	S494= CtrlPCInc=0                                           Premise(F389)
	S495= PC[CIA]=addr                                          PC-Hold(S299,S494)
	S496= PC[Out]=addr+4                                        PC-Hold(S298,S493,S494)
	S497= CtrlASIDIn=0                                          Premise(F390)
	S498= CtrlCP0=0                                             Premise(F391)
	S499= CP0[ASID]=pid                                         CP0-Hold(S302,S498)
	S500= CtrlEPCIn=0                                           Premise(F392)
	S501= CtrlExCodeIn=0                                        Premise(F393)
	S502= CtrlICache=0                                          Premise(F394)
	S503= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S306,S502)
	S504= CtrlIMMU=0                                            Premise(F395)
	S505= CtrlConditionReg_MEM=0                                Premise(F396)
	S506= CtrlConditionReg_DMMU1=0                              Premise(F397)
	S507= CtrlConditionReg_DMMU2=0                              Premise(F398)
	S508= CtrlConditionReg_WB=0                                 Premise(F399)
	S509= CtrlIR_DMMU1=0                                        Premise(F400)
	S510= CtrlIR_DMMU2=0                                        Premise(F401)
	S511= CtrlIR_EX=1                                           Premise(F402)
	S512= [IR_EX]={0,rs,rt,code,51}                             IR_EX-Write(S446,S511)
	S513= CtrlIR_ID=0                                           Premise(F403)
	S514= [IR_ID]={0,rs,rt,code,51}                             IR_ID-Hold(S316,S513)
	S515= CtrlIR_IMMU=0                                         Premise(F404)
	S516= CtrlIR_MEM=0                                          Premise(F405)
	S517= CtrlIR_WB=0                                           Premise(F406)
	S518= CtrlGPR=0                                             Premise(F407)
	S519= GPR[rs]=a                                             GPR-Hold(S321,S518)
	S520= GPR[rt]=b                                             GPR-Hold(S322,S518)
	S521= CtrlIAddrReg=0                                        Premise(F408)
	S522= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S324,S521)
	S523= CtrlIMem=0                                            Premise(F409)
	S524= IMem[{pid,addr}]={0,rs,rt,code,51}                    IMem-Hold(S326,S523)
	S525= CtrlICacheReg=0                                       Premise(F410)
	S526= CtrlIRMux=0                                           Premise(F411)
	S527= CtrlPIDReg=0                                          Premise(F412)

EX	S528= A_EX.Out=FU(a)                                        A_EX-Out(S486)
	S529= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S486)
	S530= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S486)
	S531= B_EX.Out=FU(b)                                        B_EX-Out(S490)
	S532= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S490)
	S533= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S490)
	S534= PC.CIA=addr                                           PC-Out(S495)
	S535= PC.CIA31_28=addr[31:28]                               PC-Out(S495)
	S536= PC.Out=addr+4                                         PC-Out(S496)
	S537= CP0.ASID=pid                                          CP0-Read-ASID(S499)
	S538= IR_EX.Out={0,rs,rt,code,51}                           IR_EX-Out(S512)
	S539= IR_EX.Out31_26=0                                      IR_EX-Out(S512)
	S540= IR_EX.Out25_21=rs                                     IR_EX-Out(S512)
	S541= IR_EX.Out20_16=rt                                     IR_EX-Out(S512)
	S542= IR_EX.Out15_6=code                                    IR_EX-Out(S512)
	S543= IR_EX.Out5_0=51                                       IR_EX-Out(S512)
	S544= IR_ID.Out={0,rs,rt,code,51}                           IR-Out(S514)
	S545= IR_ID.Out31_26=0                                      IR-Out(S514)
	S546= IR_ID.Out25_21=rs                                     IR-Out(S514)
	S547= IR_ID.Out20_16=rt                                     IR-Out(S514)
	S548= IR_ID.Out15_6=code                                    IR-Out(S514)
	S549= IR_ID.Out5_0=51                                       IR-Out(S514)
	S550= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S522)
	S551= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S522)
	S552= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S522)
	S553= FU.OutID1=>A_EX.In                                    Premise(F413)
	S554= A_MEM.Out=>A_WB.In                                    Premise(F414)
	S555= FU.OutID2=>B_EX.In                                    Premise(F415)
	S556= B_MEM.Out=>B_WB.In                                    Premise(F416)
	S557= A_EX.Out=>CMPU.A                                      Premise(F417)
	S558= CMPU.A=FU(a)                                          Path(S528,S557)
	S559= B_EX.Out=>CMPU.B                                      Premise(F418)
	S560= CMPU.B=FU(b)                                          Path(S531,S559)
	S561= CMPU.Func=6'b000000                                   Premise(F419)
	S562= CMPU.Out=CompareU(FU(a),FU(b))                        CMPU-CMPU(S558,S560)
	S563= CMPU.zero=CompareU(FU(a),FU(b))                       CMPU-CMPU(S558,S560)
	S564= CMPU.gt=CompareU(FU(a),FU(b))                         CMPU-CMPU(S558,S560)
	S565= CMPU.lt=CompareU(FU(a),FU(b))                         CMPU-CMPU(S558,S560)
	S566= PC.Out=>CP0.EPCIn                                     Premise(F420)
	S567= CP0.EPCIn=addr+4                                      Path(S536,S566)
	S568= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F421)
	S569= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F422)
	S570= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F423)
	S571= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F424)
	S572= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F425)
	S573= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F426)
	S574= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F427)
	S575= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F428)
	S576= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F429)
	S577= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F430)
	S578= FU.Bub_ID=>CU_ID.Bub                                  Premise(F431)
	S579= FU.Halt_ID=>CU_ID.Halt                                Premise(F432)
	S580= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F433)
	S581= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F434)
	S582= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F435)
	S583= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F436)
	S584= FU.Bub_IF=>CU_IF.Bub                                  Premise(F437)
	S585= FU.Halt_IF=>CU_IF.Halt                                Premise(F438)
	S586= ICache.Hit=>CU_IF.ICacheHit                           Premise(F439)
	S587= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F440)
	S588= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F441)
	S589= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F442)
	S590= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F443)
	S591= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F444)
	S592= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F445)
	S593= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F446)
	S594= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F447)
	S595= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F448)
	S596= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F449)
	S597= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F450)
	S598= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F451)
	S599= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F452)
	S600= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F453)
	S601= CMPU.lt=>ConditionReg_MEM.In                          Premise(F454)
	S602= ConditionReg_MEM.In=CompareU(FU(a),FU(b))             Path(S565,S601)
	S603= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F455)
	S604= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F456)
	S605= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F457)
	S606= ICache.Hit=>FU.ICacheHit                              Premise(F458)
	S607= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F459)
	S608= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F460)
	S609= IR_EX.Out=>FU.IR_EX                                   Premise(F461)
	S610= FU.IR_EX={0,rs,rt,code,51}                            Path(S538,S609)
	S611= IR_ID.Out=>FU.IR_ID                                   Premise(F462)
	S612= FU.IR_ID={0,rs,rt,code,51}                            Path(S544,S611)
	S613= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F463)
	S614= IR_MEM.Out=>FU.IR_MEM                                 Premise(F464)
	S615= IR_WB.Out=>FU.IR_WB                                   Premise(F465)
	S616= FU.InEX_WReg=5'b00000                                 Premise(F466)
	S617= GPR.Rdata1=>FU.InID1                                  Premise(F467)
	S618= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F468)
	S619= FU.InID1_RReg=rs                                      Path(S546,S618)
	S620= GPR.Rdata2=>FU.InID2                                  Premise(F469)
	S621= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F470)
	S622= FU.InID2_RReg=rt                                      Path(S547,S621)
	S623= IR_ID.Out25_21=>GPR.RReg1                             Premise(F471)
	S624= GPR.RReg1=rs                                          Path(S546,S623)
	S625= GPR.Rdata1=a                                          GPR-Read(S624,S519)
	S626= FU.InID1=a                                            Path(S625,S617)
	S627= FU.OutID1=FU(a)                                       FU-Forward(S626)
	S628= A_EX.In=FU(a)                                         Path(S627,S553)
	S629= IR_ID.Out20_16=>GPR.RReg2                             Premise(F472)
	S630= GPR.RReg2=rt                                          Path(S547,S629)
	S631= GPR.Rdata2=b                                          GPR-Read(S630,S520)
	S632= FU.InID2=b                                            Path(S631,S620)
	S633= FU.OutID2=FU(b)                                       FU-Forward(S632)
	S634= B_EX.In=FU(b)                                         Path(S633,S555)
	S635= IMMU.Addr=>IAddrReg.In                                Premise(F473)
	S636= PC.Out=>ICache.IEA                                    Premise(F474)
	S637= ICache.IEA=addr+4                                     Path(S536,S636)
	S638= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S637)
	S639= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S638,S586)
	S640= FU.ICacheHit=ICacheHit(addr+4)                        Path(S638,S606)
	S641= PC.Out=>ICache.IEA                                    Premise(F475)
	S642= IMem.MEM8WordOut=>ICache.WData                        Premise(F476)
	S643= ICache.Out=>ICacheReg.In                              Premise(F477)
	S644= PC.Out=>IMMU.IEA                                      Premise(F478)
	S645= IMMU.IEA=addr+4                                       Path(S536,S644)
	S646= CP0.ASID=>IMMU.PID                                    Premise(F479)
	S647= IMMU.PID=pid                                          Path(S537,S646)
	S648= IMMU.Addr={pid,addr+4}                                IMMU-Search(S647,S645)
	S649= IAddrReg.In={pid,addr+4}                              Path(S648,S635)
	S650= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S647,S645)
	S651= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S650,S587)
	S652= IAddrReg.Out=>IMem.RAddr                              Premise(F480)
	S653= IMem.RAddr={pid,addr}                                 Path(S550,S652)
	S654= IMem.Out={0,rs,rt,code,51}                            IMem-Read(S653,S524)
	S655= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S653,S524)
	S656= ICache.WData=IMemGet8Word({pid,addr})                 Path(S655,S642)
	S657= ICacheReg.Out=>IRMux.CacheData                        Premise(F481)
	S658= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F482)
	S659= IMem.Out=>IRMux.MemData                               Premise(F483)
	S660= IRMux.MemData={0,rs,rt,code,51}                       Path(S654,S659)
	S661= IRMux.Out={0,rs,rt,code,51}                           IRMux-Select2(S660)
	S662= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F484)
	S663= IR_MEM.Out=>IR_DMMU1.In                               Premise(F485)
	S664= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F486)
	S665= IR_ID.Out=>IR_EX.In                                   Premise(F487)
	S666= IR_EX.In={0,rs,rt,code,51}                            Path(S544,S665)
	S667= ICache.Out=>IR_ID.In                                  Premise(F488)
	S668= IRMux.Out=>IR_ID.In                                   Premise(F489)
	S669= IR_ID.In={0,rs,rt,code,51}                            Path(S661,S668)
	S670= ICache.Out=>IR_IMMU.In                                Premise(F490)
	S671= IR_EX.Out=>IR_MEM.In                                  Premise(F491)
	S672= IR_MEM.In={0,rs,rt,code,51}                           Path(S538,S671)
	S673= IR_DMMU2.Out=>IR_WB.In                                Premise(F492)
	S674= IR_MEM.Out=>IR_WB.In                                  Premise(F493)
	S675= CU_MEM.TrapAddr=>PC.In                                Premise(F494)
	S676= CP0.ASID=>PIDReg.In                                   Premise(F495)
	S677= PIDReg.In=pid                                         Path(S537,S676)
	S678= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F496)
	S679= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F497)
	S680= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F498)
	S681= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F499)
	S682= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F500)
	S683= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F501)
	S684= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F502)
	S685= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F503)
	S686= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F504)
	S687= CU_EX.IRFunc1=rt                                      Path(S541,S686)
	S688= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F505)
	S689= CU_EX.IRFunc2=rs                                      Path(S540,S688)
	S690= IR_EX.Out31_26=>CU_EX.Op                              Premise(F506)
	S691= CU_EX.Op=0                                            Path(S539,S690)
	S692= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F507)
	S693= CU_EX.IRFunc=51                                       Path(S543,S692)
	S694= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F508)
	S695= CU_ID.IRFunc1=rt                                      Path(S547,S694)
	S696= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F509)
	S697= CU_ID.IRFunc2=rs                                      Path(S546,S696)
	S698= IR_ID.Out31_26=>CU_ID.Op                              Premise(F510)
	S699= CU_ID.Op=0                                            Path(S545,S698)
	S700= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F511)
	S701= CU_ID.IRFunc=51                                       Path(S549,S700)
	S702= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F512)
	S703= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F513)
	S704= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F514)
	S705= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F515)
	S706= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F516)
	S707= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F517)
	S708= IR_WB.Out31_26=>CU_WB.Op                              Premise(F518)
	S709= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F519)
	S710= CtrlA_EX=0                                            Premise(F520)
	S711= [A_EX]=FU(a)                                          A_EX-Hold(S486,S710)
	S712= CtrlA_MEM=0                                           Premise(F521)
	S713= CtrlA_WB=0                                            Premise(F522)
	S714= CtrlB_EX=0                                            Premise(F523)
	S715= [B_EX]=FU(b)                                          B_EX-Hold(S490,S714)
	S716= CtrlB_MEM=0                                           Premise(F524)
	S717= CtrlB_WB=0                                            Premise(F525)
	S718= CtrlPC=0                                              Premise(F526)
	S719= CtrlPCInc=0                                           Premise(F527)
	S720= PC[CIA]=addr                                          PC-Hold(S495,S719)
	S721= PC[Out]=addr+4                                        PC-Hold(S496,S718,S719)
	S722= CtrlASIDIn=0                                          Premise(F528)
	S723= CtrlCP0=0                                             Premise(F529)
	S724= CP0[ASID]=pid                                         CP0-Hold(S499,S723)
	S725= CtrlEPCIn=0                                           Premise(F530)
	S726= CtrlExCodeIn=0                                        Premise(F531)
	S727= CtrlICache=0                                          Premise(F532)
	S728= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S503,S727)
	S729= CtrlIMMU=0                                            Premise(F533)
	S730= CtrlConditionReg_MEM=1                                Premise(F534)
	S731= [ConditionReg_MEM]=CompareU(FU(a),FU(b))              ConditionReg_MEM-Write(S602,S730)
	S732= CtrlConditionReg_DMMU1=0                              Premise(F535)
	S733= CtrlConditionReg_DMMU2=0                              Premise(F536)
	S734= CtrlConditionReg_WB=0                                 Premise(F537)
	S735= CtrlIR_DMMU1=0                                        Premise(F538)
	S736= CtrlIR_DMMU2=0                                        Premise(F539)
	S737= CtrlIR_EX=0                                           Premise(F540)
	S738= [IR_EX]={0,rs,rt,code,51}                             IR_EX-Hold(S512,S737)
	S739= CtrlIR_ID=0                                           Premise(F541)
	S740= [IR_ID]={0,rs,rt,code,51}                             IR_ID-Hold(S514,S739)
	S741= CtrlIR_IMMU=0                                         Premise(F542)
	S742= CtrlIR_MEM=1                                          Premise(F543)
	S743= [IR_MEM]={0,rs,rt,code,51}                            IR_MEM-Write(S672,S742)
	S744= CtrlIR_WB=0                                           Premise(F544)
	S745= CtrlGPR=0                                             Premise(F545)
	S746= GPR[rs]=a                                             GPR-Hold(S519,S745)
	S747= GPR[rt]=b                                             GPR-Hold(S520,S745)
	S748= CtrlIAddrReg=0                                        Premise(F546)
	S749= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S522,S748)
	S750= CtrlIMem=0                                            Premise(F547)
	S751= IMem[{pid,addr}]={0,rs,rt,code,51}                    IMem-Hold(S524,S750)
	S752= CtrlICacheReg=0                                       Premise(F548)
	S753= CtrlIRMux=0                                           Premise(F549)
	S754= CtrlPIDReg=0                                          Premise(F550)

MEM	S755= A_EX.Out=FU(a)                                        A_EX-Out(S711)
	S756= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S711)
	S757= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S711)
	S758= B_EX.Out=FU(b)                                        B_EX-Out(S715)
	S759= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S715)
	S760= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S715)
	S761= PC.CIA=addr                                           PC-Out(S720)
	S762= PC.CIA31_28=addr[31:28]                               PC-Out(S720)
	S763= PC.Out=addr+4                                         PC-Out(S721)
	S764= CP0.ASID=pid                                          CP0-Read-ASID(S724)
	S765= ConditionReg_MEM.Out=CompareU(FU(a),FU(b))            ConditionReg_MEM-Out(S731)
	S766= ConditionReg_MEM.Out1_0={CompareU(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S731)
	S767= ConditionReg_MEM.Out4_0={CompareU(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S731)
	S768= IR_EX.Out={0,rs,rt,code,51}                           IR_EX-Out(S738)
	S769= IR_EX.Out31_26=0                                      IR_EX-Out(S738)
	S770= IR_EX.Out25_21=rs                                     IR_EX-Out(S738)
	S771= IR_EX.Out20_16=rt                                     IR_EX-Out(S738)
	S772= IR_EX.Out15_6=code                                    IR_EX-Out(S738)
	S773= IR_EX.Out5_0=51                                       IR_EX-Out(S738)
	S774= IR_ID.Out={0,rs,rt,code,51}                           IR-Out(S740)
	S775= IR_ID.Out31_26=0                                      IR-Out(S740)
	S776= IR_ID.Out25_21=rs                                     IR-Out(S740)
	S777= IR_ID.Out20_16=rt                                     IR-Out(S740)
	S778= IR_ID.Out15_6=code                                    IR-Out(S740)
	S779= IR_ID.Out5_0=51                                       IR-Out(S740)
	S780= IR_MEM.Out={0,rs,rt,code,51}                          IR_MEM-Out(S743)
	S781= IR_MEM.Out31_26=0                                     IR_MEM-Out(S743)
	S782= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S743)
	S783= IR_MEM.Out20_16=rt                                    IR_MEM-Out(S743)
	S784= IR_MEM.Out15_6=code                                   IR_MEM-Out(S743)
	S785= IR_MEM.Out5_0=51                                      IR_MEM-Out(S743)
	S786= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S749)
	S787= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S749)
	S788= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S749)
	S789= FU.OutID1=>A_EX.In                                    Premise(F551)
	S790= A_MEM.Out=>A_WB.In                                    Premise(F552)
	S791= FU.OutID2=>B_EX.In                                    Premise(F553)
	S792= B_MEM.Out=>B_WB.In                                    Premise(F554)
	S793= A_EX.Out=>CMPU.A                                      Premise(F555)
	S794= CMPU.A=FU(a)                                          Path(S755,S793)
	S795= B_EX.Out=>CMPU.B                                      Premise(F556)
	S796= CMPU.B=FU(b)                                          Path(S758,S795)
	S797= PC.Out=>CP0.EPCIn                                     Premise(F557)
	S798= CP0.EPCIn=addr+4                                      Path(S763,S797)
	S799= CP0.ExCodeIn=5'h0d                                    Premise(F558)
	S800= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F559)
	S801= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F560)
	S802= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F561)
	S803= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F562)
	S804= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F563)
	S805= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F564)
	S806= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F565)
	S807= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F566)
	S808= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F567)
	S809= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F568)
	S810= FU.Bub_ID=>CU_ID.Bub                                  Premise(F569)
	S811= FU.Halt_ID=>CU_ID.Halt                                Premise(F570)
	S812= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F571)
	S813= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F572)
	S814= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F573)
	S815= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F574)
	S816= FU.Bub_IF=>CU_IF.Bub                                  Premise(F575)
	S817= FU.Halt_IF=>CU_IF.Halt                                Premise(F576)
	S818= ICache.Hit=>CU_IF.ICacheHit                           Premise(F577)
	S819= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F578)
	S820= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F579)
	S821= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F580)
	S822= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F581)
	S823= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F582)
	S824= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F583)
	S825= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F584)
	S826= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F585)
	S827= CU_MEM.lt=CompareU(FU(a),FU(b))                       Path(S765,S826)
	S828= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F586)
	S829= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F587)
	S830= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F588)
	S831= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F589)
	S832= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F590)
	S833= ConditionReg_DMMU1.In=CompareU(FU(a),FU(b))           Path(S765,S832)
	S834= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F591)
	S835= CMPU.lt=>ConditionReg_MEM.In                          Premise(F592)
	S836= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F593)
	S837= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F594)
	S838= ConditionReg_WB.In=CompareU(FU(a),FU(b))              Path(S765,S837)
	S839= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F595)
	S840= ICache.Hit=>FU.ICacheHit                              Premise(F596)
	S841= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F597)
	S842= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F598)
	S843= IR_EX.Out=>FU.IR_EX                                   Premise(F599)
	S844= FU.IR_EX={0,rs,rt,code,51}                            Path(S768,S843)
	S845= IR_ID.Out=>FU.IR_ID                                   Premise(F600)
	S846= FU.IR_ID={0,rs,rt,code,51}                            Path(S774,S845)
	S847= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F601)
	S848= IR_MEM.Out=>FU.IR_MEM                                 Premise(F602)
	S849= FU.IR_MEM={0,rs,rt,code,51}                           Path(S780,S848)
	S850= IR_WB.Out=>FU.IR_WB                                   Premise(F603)
	S851= GPR.Rdata1=>FU.InID1                                  Premise(F604)
	S852= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F605)
	S853= FU.InID1_RReg=rs                                      Path(S776,S852)
	S854= GPR.Rdata2=>FU.InID2                                  Premise(F606)
	S855= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F607)
	S856= FU.InID2_RReg=rt                                      Path(S777,S855)
	S857= FU.InMEM_WReg=5'b00000                                Premise(F608)
	S858= IR_ID.Out25_21=>GPR.RReg1                             Premise(F609)
	S859= GPR.RReg1=rs                                          Path(S776,S858)
	S860= GPR.Rdata1=a                                          GPR-Read(S859,S746)
	S861= FU.InID1=a                                            Path(S860,S851)
	S862= FU.OutID1=FU(a)                                       FU-Forward(S861)
	S863= A_EX.In=FU(a)                                         Path(S862,S789)
	S864= IR_ID.Out20_16=>GPR.RReg2                             Premise(F610)
	S865= GPR.RReg2=rt                                          Path(S777,S864)
	S866= GPR.Rdata2=b                                          GPR-Read(S865,S747)
	S867= FU.InID2=b                                            Path(S866,S854)
	S868= FU.OutID2=FU(b)                                       FU-Forward(S867)
	S869= B_EX.In=FU(b)                                         Path(S868,S791)
	S870= IMMU.Addr=>IAddrReg.In                                Premise(F611)
	S871= PC.Out=>ICache.IEA                                    Premise(F612)
	S872= ICache.IEA=addr+4                                     Path(S763,S871)
	S873= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S872)
	S874= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S873,S818)
	S875= FU.ICacheHit=ICacheHit(addr+4)                        Path(S873,S840)
	S876= PC.Out=>ICache.IEA                                    Premise(F613)
	S877= IMem.MEM8WordOut=>ICache.WData                        Premise(F614)
	S878= ICache.Out=>ICacheReg.In                              Premise(F615)
	S879= PC.Out=>IMMU.IEA                                      Premise(F616)
	S880= IMMU.IEA=addr+4                                       Path(S763,S879)
	S881= CP0.ASID=>IMMU.PID                                    Premise(F617)
	S882= IMMU.PID=pid                                          Path(S764,S881)
	S883= IMMU.Addr={pid,addr+4}                                IMMU-Search(S882,S880)
	S884= IAddrReg.In={pid,addr+4}                              Path(S883,S870)
	S885= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S882,S880)
	S886= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S885,S819)
	S887= IAddrReg.Out=>IMem.RAddr                              Premise(F618)
	S888= IMem.RAddr={pid,addr}                                 Path(S786,S887)
	S889= IMem.Out={0,rs,rt,code,51}                            IMem-Read(S888,S751)
	S890= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S888,S751)
	S891= ICache.WData=IMemGet8Word({pid,addr})                 Path(S890,S877)
	S892= ICacheReg.Out=>IRMux.CacheData                        Premise(F619)
	S893= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F620)
	S894= IMem.Out=>IRMux.MemData                               Premise(F621)
	S895= IRMux.MemData={0,rs,rt,code,51}                       Path(S889,S894)
	S896= IRMux.Out={0,rs,rt,code,51}                           IRMux-Select2(S895)
	S897= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F622)
	S898= IR_MEM.Out=>IR_DMMU1.In                               Premise(F623)
	S899= IR_DMMU1.In={0,rs,rt,code,51}                         Path(S780,S898)
	S900= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F624)
	S901= IR_ID.Out=>IR_EX.In                                   Premise(F625)
	S902= IR_EX.In={0,rs,rt,code,51}                            Path(S774,S901)
	S903= ICache.Out=>IR_ID.In                                  Premise(F626)
	S904= IRMux.Out=>IR_ID.In                                   Premise(F627)
	S905= IR_ID.In={0,rs,rt,code,51}                            Path(S896,S904)
	S906= ICache.Out=>IR_IMMU.In                                Premise(F628)
	S907= IR_EX.Out=>IR_MEM.In                                  Premise(F629)
	S908= IR_MEM.In={0,rs,rt,code,51}                           Path(S768,S907)
	S909= IR_DMMU2.Out=>IR_WB.In                                Premise(F630)
	S910= IR_MEM.Out=>IR_WB.In                                  Premise(F631)
	S911= IR_WB.In={0,rs,rt,code,51}                            Path(S780,S910)
	S912= CU_MEM.TrapAddr=>PC.In                                Premise(F632)
	S913= CP0.ASID=>PIDReg.In                                   Premise(F633)
	S914= PIDReg.In=pid                                         Path(S764,S913)
	S915= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F634)
	S916= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F635)
	S917= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F636)
	S918= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F637)
	S919= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F638)
	S920= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F639)
	S921= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F640)
	S922= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F641)
	S923= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F642)
	S924= CU_EX.IRFunc1=rt                                      Path(S771,S923)
	S925= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F643)
	S926= CU_EX.IRFunc2=rs                                      Path(S770,S925)
	S927= IR_EX.Out31_26=>CU_EX.Op                              Premise(F644)
	S928= CU_EX.Op=0                                            Path(S769,S927)
	S929= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F645)
	S930= CU_EX.IRFunc=51                                       Path(S773,S929)
	S931= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F646)
	S932= CU_ID.IRFunc1=rt                                      Path(S777,S931)
	S933= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F647)
	S934= CU_ID.IRFunc2=rs                                      Path(S776,S933)
	S935= IR_ID.Out31_26=>CU_ID.Op                              Premise(F648)
	S936= CU_ID.Op=0                                            Path(S775,S935)
	S937= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F649)
	S938= CU_ID.IRFunc=51                                       Path(S779,S937)
	S939= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F650)
	S940= CU_MEM.IRFunc1=rt                                     Path(S783,S939)
	S941= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F651)
	S942= CU_MEM.IRFunc2=rs                                     Path(S782,S941)
	S943= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F652)
	S944= CU_MEM.Op=0                                           Path(S781,S943)
	S945= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F653)
	S946= CU_MEM.IRFunc=51                                      Path(S785,S945)
	S947= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F654)
	S948= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F655)
	S949= IR_WB.Out31_26=>CU_WB.Op                              Premise(F656)
	S950= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F657)
	S951= CtrlA_EX=0                                            Premise(F658)
	S952= [A_EX]=FU(a)                                          A_EX-Hold(S711,S951)
	S953= CtrlA_MEM=0                                           Premise(F659)
	S954= CtrlA_WB=1                                            Premise(F660)
	S955= CtrlB_EX=0                                            Premise(F661)
	S956= [B_EX]=FU(b)                                          B_EX-Hold(S715,S955)
	S957= CtrlB_MEM=0                                           Premise(F662)
	S958= CtrlB_WB=1                                            Premise(F663)
	S959= CtrlPC=1                                              Premise(F664)
	S960= CtrlPCInc=0                                           Premise(F665)
	S961= PC[CIA]=addr                                          PC-Hold(S720,S960)
	S962= CtrlASIDIn=0                                          Premise(F666)
	S963= CtrlCP0=0                                             Premise(F667)
	S964= CP0[ASID]=pid                                         CP0-Hold(S724,S963)
	S965= CtrlEPCIn=1                                           Premise(F668)
	S966= CP0[EPC]=addr+4                                       CP0-Write-EPC(S798,S965)
	S967= CtrlExCodeIn=1                                        Premise(F669)
	S968= CP0[ExCode]=5'h0d                                     CP0-Write-ExCode(S799,S967)
	S969= CtrlICache=0                                          Premise(F670)
	S970= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S728,S969)
	S971= CtrlIMMU=0                                            Premise(F671)
	S972= CtrlConditionReg_MEM=0                                Premise(F672)
	S973= [ConditionReg_MEM]=CompareU(FU(a),FU(b))              ConditionReg_MEM-Hold(S731,S972)
	S974= CtrlConditionReg_DMMU1=1                              Premise(F673)
	S975= [ConditionReg_DMMU1]=CompareU(FU(a),FU(b))            ConditionReg_DMMU1-Write(S833,S974)
	S976= CtrlConditionReg_DMMU2=0                              Premise(F674)
	S977= CtrlConditionReg_WB=1                                 Premise(F675)
	S978= [ConditionReg_WB]=CompareU(FU(a),FU(b))               ConditionReg_WB-Write(S838,S977)
	S979= CtrlIR_DMMU1=1                                        Premise(F676)
	S980= [IR_DMMU1]={0,rs,rt,code,51}                          IR_DMMU1-Write(S899,S979)
	S981= CtrlIR_DMMU2=0                                        Premise(F677)
	S982= CtrlIR_EX=0                                           Premise(F678)
	S983= [IR_EX]={0,rs,rt,code,51}                             IR_EX-Hold(S738,S982)
	S984= CtrlIR_ID=0                                           Premise(F679)
	S985= [IR_ID]={0,rs,rt,code,51}                             IR_ID-Hold(S740,S984)
	S986= CtrlIR_IMMU=0                                         Premise(F680)
	S987= CtrlIR_MEM=0                                          Premise(F681)
	S988= [IR_MEM]={0,rs,rt,code,51}                            IR_MEM-Hold(S743,S987)
	S989= CtrlIR_WB=1                                           Premise(F682)
	S990= [IR_WB]={0,rs,rt,code,51}                             IR_WB-Write(S911,S989)
	S991= CtrlGPR=0                                             Premise(F683)
	S992= GPR[rs]=a                                             GPR-Hold(S746,S991)
	S993= GPR[rt]=b                                             GPR-Hold(S747,S991)
	S994= CtrlIAddrReg=0                                        Premise(F684)
	S995= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S749,S994)
	S996= CtrlIMem=0                                            Premise(F685)
	S997= IMem[{pid,addr}]={0,rs,rt,code,51}                    IMem-Hold(S751,S996)
	S998= CtrlICacheReg=0                                       Premise(F686)
	S999= CtrlIRMux=0                                           Premise(F687)
	S1000= CtrlPIDReg=1                                         Premise(F688)
	S1001= [PIDReg]=pid                                         PIDReg-Write(S914,S1000)

DMMU1	S1002= A_EX.Out=FU(a)                                       A_EX-Out(S952)
	S1003= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S952)
	S1004= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S952)
	S1005= B_EX.Out=FU(b)                                       B_EX-Out(S956)
	S1006= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S956)
	S1007= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S956)
	S1008= PC.CIA=addr                                          PC-Out(S961)
	S1009= PC.CIA31_28=addr[31:28]                              PC-Out(S961)
	S1010= CP0.ASID=pid                                         CP0-Read-ASID(S964)
	S1011= CP0.EPC=addr+4                                       CP0-Read-EPC(S966)
	S1012= ConditionReg_MEM.Out=CompareU(FU(a),FU(b))           ConditionReg_MEM-Out(S973)
	S1013= ConditionReg_MEM.Out1_0={CompareU(FU(a),FU(b))}[1:0] ConditionReg_MEM-Out(S973)
	S1014= ConditionReg_MEM.Out4_0={CompareU(FU(a),FU(b))}[4:0] ConditionReg_MEM-Out(S973)
	S1015= ConditionReg_DMMU1.Out=CompareU(FU(a),FU(b))         ConditionReg_DMMU1-Out(S975)
	S1016= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),FU(b))}[1:0]ConditionReg_DMMU1-Out(S975)
	S1017= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),FU(b))}[4:0]ConditionReg_DMMU1-Out(S975)
	S1018= ConditionReg_WB.Out=CompareU(FU(a),FU(b))            ConditionReg_WB-Out(S978)
	S1019= ConditionReg_WB.Out1_0={CompareU(FU(a),FU(b))}[1:0]  ConditionReg_WB-Out(S978)
	S1020= ConditionReg_WB.Out4_0={CompareU(FU(a),FU(b))}[4:0]  ConditionReg_WB-Out(S978)
	S1021= IR_DMMU1.Out={0,rs,rt,code,51}                       IR_DMMU1-Out(S980)
	S1022= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S980)
	S1023= IR_DMMU1.Out25_21=rs                                 IR_DMMU1-Out(S980)
	S1024= IR_DMMU1.Out20_16=rt                                 IR_DMMU1-Out(S980)
	S1025= IR_DMMU1.Out15_6=code                                IR_DMMU1-Out(S980)
	S1026= IR_DMMU1.Out5_0=51                                   IR_DMMU1-Out(S980)
	S1027= IR_EX.Out={0,rs,rt,code,51}                          IR_EX-Out(S983)
	S1028= IR_EX.Out31_26=0                                     IR_EX-Out(S983)
	S1029= IR_EX.Out25_21=rs                                    IR_EX-Out(S983)
	S1030= IR_EX.Out20_16=rt                                    IR_EX-Out(S983)
	S1031= IR_EX.Out15_6=code                                   IR_EX-Out(S983)
	S1032= IR_EX.Out5_0=51                                      IR_EX-Out(S983)
	S1033= IR_ID.Out={0,rs,rt,code,51}                          IR-Out(S985)
	S1034= IR_ID.Out31_26=0                                     IR-Out(S985)
	S1035= IR_ID.Out25_21=rs                                    IR-Out(S985)
	S1036= IR_ID.Out20_16=rt                                    IR-Out(S985)
	S1037= IR_ID.Out15_6=code                                   IR-Out(S985)
	S1038= IR_ID.Out5_0=51                                      IR-Out(S985)
	S1039= IR_MEM.Out={0,rs,rt,code,51}                         IR_MEM-Out(S988)
	S1040= IR_MEM.Out31_26=0                                    IR_MEM-Out(S988)
	S1041= IR_MEM.Out25_21=rs                                   IR_MEM-Out(S988)
	S1042= IR_MEM.Out20_16=rt                                   IR_MEM-Out(S988)
	S1043= IR_MEM.Out15_6=code                                  IR_MEM-Out(S988)
	S1044= IR_MEM.Out5_0=51                                     IR_MEM-Out(S988)
	S1045= IR_WB.Out={0,rs,rt,code,51}                          IR-Out(S990)
	S1046= IR_WB.Out31_26=0                                     IR-Out(S990)
	S1047= IR_WB.Out25_21=rs                                    IR-Out(S990)
	S1048= IR_WB.Out20_16=rt                                    IR-Out(S990)
	S1049= IR_WB.Out15_6=code                                   IR-Out(S990)
	S1050= IR_WB.Out5_0=51                                      IR-Out(S990)
	S1051= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S995)
	S1052= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S995)
	S1053= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S995)
	S1054= PIDReg.Out=pid                                       PIDReg-Out(S1001)
	S1055= PIDReg.Out1_0={pid}[1:0]                             PIDReg-Out(S1001)
	S1056= PIDReg.Out4_0={pid}[4:0]                             PIDReg-Out(S1001)
	S1057= FU.OutID1=>A_EX.In                                   Premise(F689)
	S1058= A_MEM.Out=>A_WB.In                                   Premise(F690)
	S1059= FU.OutID2=>B_EX.In                                   Premise(F691)
	S1060= B_MEM.Out=>B_WB.In                                   Premise(F692)
	S1061= A_EX.Out=>CMPU.A                                     Premise(F693)
	S1062= CMPU.A=FU(a)                                         Path(S1002,S1061)
	S1063= B_EX.Out=>CMPU.B                                     Premise(F694)
	S1064= CMPU.B=FU(b)                                         Path(S1005,S1063)
	S1065= PC.Out=>CP0.EPCIn                                    Premise(F695)
	S1066= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F696)
	S1067= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F697)
	S1068= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F698)
	S1069= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F699)
	S1070= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F700)
	S1071= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F701)
	S1072= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F702)
	S1073= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F703)
	S1074= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F704)
	S1075= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F705)
	S1076= FU.Bub_ID=>CU_ID.Bub                                 Premise(F706)
	S1077= FU.Halt_ID=>CU_ID.Halt                               Premise(F707)
	S1078= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F708)
	S1079= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F709)
	S1080= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F710)
	S1081= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F711)
	S1082= FU.Bub_IF=>CU_IF.Bub                                 Premise(F712)
	S1083= FU.Halt_IF=>CU_IF.Halt                               Premise(F713)
	S1084= ICache.Hit=>CU_IF.ICacheHit                          Premise(F714)
	S1085= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F715)
	S1086= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F716)
	S1087= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F717)
	S1088= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F718)
	S1089= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F719)
	S1090= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F720)
	S1091= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F721)
	S1092= ConditionReg_MEM.Out=>CU_MEM.lt                      Premise(F722)
	S1093= CU_MEM.lt=CompareU(FU(a),FU(b))                      Path(S1012,S1092)
	S1094= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F723)
	S1095= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F724)
	S1096= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F725)
	S1097= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F726)
	S1098= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F727)
	S1099= ConditionReg_DMMU1.In=CompareU(FU(a),FU(b))          Path(S1012,S1098)
	S1100= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F728)
	S1101= ConditionReg_DMMU2.In=CompareU(FU(a),FU(b))          Path(S1015,S1100)
	S1102= CMPU.lt=>ConditionReg_MEM.In                         Premise(F729)
	S1103= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F730)
	S1104= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F731)
	S1105= ConditionReg_WB.In=CompareU(FU(a),FU(b))             Path(S1012,S1104)
	S1106= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F732)
	S1107= ICache.Hit=>FU.ICacheHit                             Premise(F733)
	S1108= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F734)
	S1109= FU.IR_DMMU1={0,rs,rt,code,51}                        Path(S1021,S1108)
	S1110= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F735)
	S1111= IR_EX.Out=>FU.IR_EX                                  Premise(F736)
	S1112= FU.IR_EX={0,rs,rt,code,51}                           Path(S1027,S1111)
	S1113= IR_ID.Out=>FU.IR_ID                                  Premise(F737)
	S1114= FU.IR_ID={0,rs,rt,code,51}                           Path(S1033,S1113)
	S1115= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F738)
	S1116= IR_MEM.Out=>FU.IR_MEM                                Premise(F739)
	S1117= FU.IR_MEM={0,rs,rt,code,51}                          Path(S1039,S1116)
	S1118= IR_WB.Out=>FU.IR_WB                                  Premise(F740)
	S1119= FU.IR_WB={0,rs,rt,code,51}                           Path(S1045,S1118)
	S1120= FU.InDMMU1_WReg=5'b00000                             Premise(F741)
	S1121= GPR.Rdata1=>FU.InID1                                 Premise(F742)
	S1122= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F743)
	S1123= FU.InID1_RReg=rs                                     Path(S1035,S1122)
	S1124= GPR.Rdata2=>FU.InID2                                 Premise(F744)
	S1125= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F745)
	S1126= FU.InID2_RReg=rt                                     Path(S1036,S1125)
	S1127= IR_ID.Out25_21=>GPR.RReg1                            Premise(F746)
	S1128= GPR.RReg1=rs                                         Path(S1035,S1127)
	S1129= GPR.Rdata1=a                                         GPR-Read(S1128,S992)
	S1130= FU.InID1=a                                           Path(S1129,S1121)
	S1131= FU.OutID1=FU(a)                                      FU-Forward(S1130)
	S1132= A_EX.In=FU(a)                                        Path(S1131,S1057)
	S1133= IR_ID.Out20_16=>GPR.RReg2                            Premise(F747)
	S1134= GPR.RReg2=rt                                         Path(S1036,S1133)
	S1135= GPR.Rdata2=b                                         GPR-Read(S1134,S993)
	S1136= FU.InID2=b                                           Path(S1135,S1124)
	S1137= FU.OutID2=FU(b)                                      FU-Forward(S1136)
	S1138= B_EX.In=FU(b)                                        Path(S1137,S1059)
	S1139= IMMU.Addr=>IAddrReg.In                               Premise(F748)
	S1140= PC.Out=>ICache.IEA                                   Premise(F749)
	S1141= PC.Out=>ICache.IEA                                   Premise(F750)
	S1142= IMem.MEM8WordOut=>ICache.WData                       Premise(F751)
	S1143= ICache.Out=>ICacheReg.In                             Premise(F752)
	S1144= PC.Out=>IMMU.IEA                                     Premise(F753)
	S1145= CP0.ASID=>IMMU.PID                                   Premise(F754)
	S1146= IMMU.PID=pid                                         Path(S1010,S1145)
	S1147= IAddrReg.Out=>IMem.RAddr                             Premise(F755)
	S1148= IMem.RAddr={pid,addr}                                Path(S1051,S1147)
	S1149= IMem.Out={0,rs,rt,code,51}                           IMem-Read(S1148,S997)
	S1150= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1148,S997)
	S1151= ICache.WData=IMemGet8Word({pid,addr})                Path(S1150,S1142)
	S1152= ICacheReg.Out=>IRMux.CacheData                       Premise(F756)
	S1153= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F757)
	S1154= IMem.Out=>IRMux.MemData                              Premise(F758)
	S1155= IRMux.MemData={0,rs,rt,code,51}                      Path(S1149,S1154)
	S1156= IRMux.Out={0,rs,rt,code,51}                          IRMux-Select2(S1155)
	S1157= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F759)
	S1158= IR_MEM.Out=>IR_DMMU1.In                              Premise(F760)
	S1159= IR_DMMU1.In={0,rs,rt,code,51}                        Path(S1039,S1158)
	S1160= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F761)
	S1161= IR_DMMU2.In={0,rs,rt,code,51}                        Path(S1021,S1160)
	S1162= IR_ID.Out=>IR_EX.In                                  Premise(F762)
	S1163= IR_EX.In={0,rs,rt,code,51}                           Path(S1033,S1162)
	S1164= ICache.Out=>IR_ID.In                                 Premise(F763)
	S1165= IRMux.Out=>IR_ID.In                                  Premise(F764)
	S1166= IR_ID.In={0,rs,rt,code,51}                           Path(S1156,S1165)
	S1167= ICache.Out=>IR_IMMU.In                               Premise(F765)
	S1168= IR_EX.Out=>IR_MEM.In                                 Premise(F766)
	S1169= IR_MEM.In={0,rs,rt,code,51}                          Path(S1027,S1168)
	S1170= IR_DMMU2.Out=>IR_WB.In                               Premise(F767)
	S1171= IR_MEM.Out=>IR_WB.In                                 Premise(F768)
	S1172= IR_WB.In={0,rs,rt,code,51}                           Path(S1039,S1171)
	S1173= CU_MEM.TrapAddr=>PC.In                               Premise(F769)
	S1174= CP0.ASID=>PIDReg.In                                  Premise(F770)
	S1175= PIDReg.In=pid                                        Path(S1010,S1174)
	S1176= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F771)
	S1177= CU_DMMU1.IRFunc1=rt                                  Path(S1024,S1176)
	S1178= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F772)
	S1179= CU_DMMU1.IRFunc2=rs                                  Path(S1023,S1178)
	S1180= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F773)
	S1181= CU_DMMU1.Op=0                                        Path(S1022,S1180)
	S1182= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F774)
	S1183= CU_DMMU1.IRFunc=51                                   Path(S1026,S1182)
	S1184= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F775)
	S1185= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F776)
	S1186= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F777)
	S1187= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F778)
	S1188= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F779)
	S1189= CU_EX.IRFunc1=rt                                     Path(S1030,S1188)
	S1190= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F780)
	S1191= CU_EX.IRFunc2=rs                                     Path(S1029,S1190)
	S1192= IR_EX.Out31_26=>CU_EX.Op                             Premise(F781)
	S1193= CU_EX.Op=0                                           Path(S1028,S1192)
	S1194= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F782)
	S1195= CU_EX.IRFunc=51                                      Path(S1032,S1194)
	S1196= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F783)
	S1197= CU_ID.IRFunc1=rt                                     Path(S1036,S1196)
	S1198= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F784)
	S1199= CU_ID.IRFunc2=rs                                     Path(S1035,S1198)
	S1200= IR_ID.Out31_26=>CU_ID.Op                             Premise(F785)
	S1201= CU_ID.Op=0                                           Path(S1034,S1200)
	S1202= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F786)
	S1203= CU_ID.IRFunc=51                                      Path(S1038,S1202)
	S1204= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F787)
	S1205= CU_MEM.IRFunc1=rt                                    Path(S1042,S1204)
	S1206= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F788)
	S1207= CU_MEM.IRFunc2=rs                                    Path(S1041,S1206)
	S1208= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F789)
	S1209= CU_MEM.Op=0                                          Path(S1040,S1208)
	S1210= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F790)
	S1211= CU_MEM.IRFunc=51                                     Path(S1044,S1210)
	S1212= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F791)
	S1213= CU_WB.IRFunc1=rt                                     Path(S1048,S1212)
	S1214= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F792)
	S1215= CU_WB.IRFunc2=rs                                     Path(S1047,S1214)
	S1216= IR_WB.Out31_26=>CU_WB.Op                             Premise(F793)
	S1217= CU_WB.Op=0                                           Path(S1046,S1216)
	S1218= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F794)
	S1219= CU_WB.IRFunc=51                                      Path(S1050,S1218)
	S1220= CtrlA_EX=0                                           Premise(F795)
	S1221= [A_EX]=FU(a)                                         A_EX-Hold(S952,S1220)
	S1222= CtrlA_MEM=0                                          Premise(F796)
	S1223= CtrlA_WB=0                                           Premise(F797)
	S1224= CtrlB_EX=0                                           Premise(F798)
	S1225= [B_EX]=FU(b)                                         B_EX-Hold(S956,S1224)
	S1226= CtrlB_MEM=0                                          Premise(F799)
	S1227= CtrlB_WB=0                                           Premise(F800)
	S1228= CtrlPC=0                                             Premise(F801)
	S1229= CtrlPCInc=0                                          Premise(F802)
	S1230= PC[CIA]=addr                                         PC-Hold(S961,S1229)
	S1231= CtrlASIDIn=0                                         Premise(F803)
	S1232= CtrlCP0=0                                            Premise(F804)
	S1233= CP0[ASID]=pid                                        CP0-Hold(S964,S1232)
	S1234= CP0[EPC]=addr+4                                      CP0-Hold(S966,S1232)
	S1235= CP0[ExCode]=5'h0d                                    CP0-Hold(S968,S1232)
	S1236= CtrlEPCIn=0                                          Premise(F805)
	S1237= CtrlExCodeIn=0                                       Premise(F806)
	S1238= CtrlICache=0                                         Premise(F807)
	S1239= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S970,S1238)
	S1240= CtrlIMMU=0                                           Premise(F808)
	S1241= CtrlConditionReg_MEM=0                               Premise(F809)
	S1242= [ConditionReg_MEM]=CompareU(FU(a),FU(b))             ConditionReg_MEM-Hold(S973,S1241)
	S1243= CtrlConditionReg_DMMU1=0                             Premise(F810)
	S1244= [ConditionReg_DMMU1]=CompareU(FU(a),FU(b))           ConditionReg_DMMU1-Hold(S975,S1243)
	S1245= CtrlConditionReg_DMMU2=1                             Premise(F811)
	S1246= [ConditionReg_DMMU2]=CompareU(FU(a),FU(b))           ConditionReg_DMMU2-Write(S1101,S1245)
	S1247= CtrlConditionReg_WB=0                                Premise(F812)
	S1248= [ConditionReg_WB]=CompareU(FU(a),FU(b))              ConditionReg_WB-Hold(S978,S1247)
	S1249= CtrlIR_DMMU1=0                                       Premise(F813)
	S1250= [IR_DMMU1]={0,rs,rt,code,51}                         IR_DMMU1-Hold(S980,S1249)
	S1251= CtrlIR_DMMU2=1                                       Premise(F814)
	S1252= [IR_DMMU2]={0,rs,rt,code,51}                         IR_DMMU2-Write(S1161,S1251)
	S1253= CtrlIR_EX=0                                          Premise(F815)
	S1254= [IR_EX]={0,rs,rt,code,51}                            IR_EX-Hold(S983,S1253)
	S1255= CtrlIR_ID=0                                          Premise(F816)
	S1256= [IR_ID]={0,rs,rt,code,51}                            IR_ID-Hold(S985,S1255)
	S1257= CtrlIR_IMMU=0                                        Premise(F817)
	S1258= CtrlIR_MEM=0                                         Premise(F818)
	S1259= [IR_MEM]={0,rs,rt,code,51}                           IR_MEM-Hold(S988,S1258)
	S1260= CtrlIR_WB=0                                          Premise(F819)
	S1261= [IR_WB]={0,rs,rt,code,51}                            IR_WB-Hold(S990,S1260)
	S1262= CtrlGPR=0                                            Premise(F820)
	S1263= GPR[rs]=a                                            GPR-Hold(S992,S1262)
	S1264= GPR[rt]=b                                            GPR-Hold(S993,S1262)
	S1265= CtrlIAddrReg=0                                       Premise(F821)
	S1266= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S995,S1265)
	S1267= CtrlIMem=0                                           Premise(F822)
	S1268= IMem[{pid,addr}]={0,rs,rt,code,51}                   IMem-Hold(S997,S1267)
	S1269= CtrlICacheReg=0                                      Premise(F823)
	S1270= CtrlIRMux=0                                          Premise(F824)
	S1271= CtrlPIDReg=0                                         Premise(F825)
	S1272= [PIDReg]=pid                                         PIDReg-Hold(S1001,S1271)

DMMU2	S1273= A_EX.Out=FU(a)                                       A_EX-Out(S1221)
	S1274= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1221)
	S1275= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1221)
	S1276= B_EX.Out=FU(b)                                       B_EX-Out(S1225)
	S1277= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S1225)
	S1278= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S1225)
	S1279= PC.CIA=addr                                          PC-Out(S1230)
	S1280= PC.CIA31_28=addr[31:28]                              PC-Out(S1230)
	S1281= CP0.ASID=pid                                         CP0-Read-ASID(S1233)
	S1282= CP0.EPC=addr+4                                       CP0-Read-EPC(S1234)
	S1283= ConditionReg_MEM.Out=CompareU(FU(a),FU(b))           ConditionReg_MEM-Out(S1242)
	S1284= ConditionReg_MEM.Out1_0={CompareU(FU(a),FU(b))}[1:0] ConditionReg_MEM-Out(S1242)
	S1285= ConditionReg_MEM.Out4_0={CompareU(FU(a),FU(b))}[4:0] ConditionReg_MEM-Out(S1242)
	S1286= ConditionReg_DMMU1.Out=CompareU(FU(a),FU(b))         ConditionReg_DMMU1-Out(S1244)
	S1287= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),FU(b))}[1:0]ConditionReg_DMMU1-Out(S1244)
	S1288= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),FU(b))}[4:0]ConditionReg_DMMU1-Out(S1244)
	S1289= ConditionReg_DMMU2.Out=CompareU(FU(a),FU(b))         ConditionReg_DMMU2-Out(S1246)
	S1290= ConditionReg_DMMU2.Out1_0={CompareU(FU(a),FU(b))}[1:0]ConditionReg_DMMU2-Out(S1246)
	S1291= ConditionReg_DMMU2.Out4_0={CompareU(FU(a),FU(b))}[4:0]ConditionReg_DMMU2-Out(S1246)
	S1292= ConditionReg_WB.Out=CompareU(FU(a),FU(b))            ConditionReg_WB-Out(S1248)
	S1293= ConditionReg_WB.Out1_0={CompareU(FU(a),FU(b))}[1:0]  ConditionReg_WB-Out(S1248)
	S1294= ConditionReg_WB.Out4_0={CompareU(FU(a),FU(b))}[4:0]  ConditionReg_WB-Out(S1248)
	S1295= IR_DMMU1.Out={0,rs,rt,code,51}                       IR_DMMU1-Out(S1250)
	S1296= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1250)
	S1297= IR_DMMU1.Out25_21=rs                                 IR_DMMU1-Out(S1250)
	S1298= IR_DMMU1.Out20_16=rt                                 IR_DMMU1-Out(S1250)
	S1299= IR_DMMU1.Out15_6=code                                IR_DMMU1-Out(S1250)
	S1300= IR_DMMU1.Out5_0=51                                   IR_DMMU1-Out(S1250)
	S1301= IR_DMMU2.Out={0,rs,rt,code,51}                       IR_DMMU2-Out(S1252)
	S1302= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1252)
	S1303= IR_DMMU2.Out25_21=rs                                 IR_DMMU2-Out(S1252)
	S1304= IR_DMMU2.Out20_16=rt                                 IR_DMMU2-Out(S1252)
	S1305= IR_DMMU2.Out15_6=code                                IR_DMMU2-Out(S1252)
	S1306= IR_DMMU2.Out5_0=51                                   IR_DMMU2-Out(S1252)
	S1307= IR_EX.Out={0,rs,rt,code,51}                          IR_EX-Out(S1254)
	S1308= IR_EX.Out31_26=0                                     IR_EX-Out(S1254)
	S1309= IR_EX.Out25_21=rs                                    IR_EX-Out(S1254)
	S1310= IR_EX.Out20_16=rt                                    IR_EX-Out(S1254)
	S1311= IR_EX.Out15_6=code                                   IR_EX-Out(S1254)
	S1312= IR_EX.Out5_0=51                                      IR_EX-Out(S1254)
	S1313= IR_ID.Out={0,rs,rt,code,51}                          IR-Out(S1256)
	S1314= IR_ID.Out31_26=0                                     IR-Out(S1256)
	S1315= IR_ID.Out25_21=rs                                    IR-Out(S1256)
	S1316= IR_ID.Out20_16=rt                                    IR-Out(S1256)
	S1317= IR_ID.Out15_6=code                                   IR-Out(S1256)
	S1318= IR_ID.Out5_0=51                                      IR-Out(S1256)
	S1319= IR_MEM.Out={0,rs,rt,code,51}                         IR_MEM-Out(S1259)
	S1320= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1259)
	S1321= IR_MEM.Out25_21=rs                                   IR_MEM-Out(S1259)
	S1322= IR_MEM.Out20_16=rt                                   IR_MEM-Out(S1259)
	S1323= IR_MEM.Out15_6=code                                  IR_MEM-Out(S1259)
	S1324= IR_MEM.Out5_0=51                                     IR_MEM-Out(S1259)
	S1325= IR_WB.Out={0,rs,rt,code,51}                          IR-Out(S1261)
	S1326= IR_WB.Out31_26=0                                     IR-Out(S1261)
	S1327= IR_WB.Out25_21=rs                                    IR-Out(S1261)
	S1328= IR_WB.Out20_16=rt                                    IR-Out(S1261)
	S1329= IR_WB.Out15_6=code                                   IR-Out(S1261)
	S1330= IR_WB.Out5_0=51                                      IR-Out(S1261)
	S1331= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1266)
	S1332= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1266)
	S1333= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1266)
	S1334= PIDReg.Out=pid                                       PIDReg-Out(S1272)
	S1335= PIDReg.Out1_0={pid}[1:0]                             PIDReg-Out(S1272)
	S1336= PIDReg.Out4_0={pid}[4:0]                             PIDReg-Out(S1272)
	S1337= FU.OutID1=>A_EX.In                                   Premise(F826)
	S1338= A_MEM.Out=>A_WB.In                                   Premise(F827)
	S1339= FU.OutID2=>B_EX.In                                   Premise(F828)
	S1340= B_MEM.Out=>B_WB.In                                   Premise(F829)
	S1341= A_EX.Out=>CMPU.A                                     Premise(F830)
	S1342= CMPU.A=FU(a)                                         Path(S1273,S1341)
	S1343= B_EX.Out=>CMPU.B                                     Premise(F831)
	S1344= CMPU.B=FU(b)                                         Path(S1276,S1343)
	S1345= PC.Out=>CP0.EPCIn                                    Premise(F832)
	S1346= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F833)
	S1347= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F834)
	S1348= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F835)
	S1349= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F836)
	S1350= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F837)
	S1351= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F838)
	S1352= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F839)
	S1353= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F840)
	S1354= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F841)
	S1355= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F842)
	S1356= FU.Bub_ID=>CU_ID.Bub                                 Premise(F843)
	S1357= FU.Halt_ID=>CU_ID.Halt                               Premise(F844)
	S1358= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F845)
	S1359= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F846)
	S1360= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F847)
	S1361= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F848)
	S1362= FU.Bub_IF=>CU_IF.Bub                                 Premise(F849)
	S1363= FU.Halt_IF=>CU_IF.Halt                               Premise(F850)
	S1364= ICache.Hit=>CU_IF.ICacheHit                          Premise(F851)
	S1365= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F852)
	S1366= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F853)
	S1367= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F854)
	S1368= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F855)
	S1369= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F856)
	S1370= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F857)
	S1371= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F858)
	S1372= ConditionReg_MEM.Out=>CU_MEM.lt                      Premise(F859)
	S1373= CU_MEM.lt=CompareU(FU(a),FU(b))                      Path(S1283,S1372)
	S1374= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F860)
	S1375= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F861)
	S1376= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F862)
	S1377= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F863)
	S1378= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F864)
	S1379= ConditionReg_DMMU1.In=CompareU(FU(a),FU(b))          Path(S1283,S1378)
	S1380= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F865)
	S1381= ConditionReg_DMMU2.In=CompareU(FU(a),FU(b))          Path(S1286,S1380)
	S1382= CMPU.lt=>ConditionReg_MEM.In                         Premise(F866)
	S1383= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F867)
	S1384= ConditionReg_WB.In=CompareU(FU(a),FU(b))             Path(S1289,S1383)
	S1385= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F868)
	S1386= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F869)
	S1387= ICache.Hit=>FU.ICacheHit                             Premise(F870)
	S1388= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F871)
	S1389= FU.IR_DMMU1={0,rs,rt,code,51}                        Path(S1295,S1388)
	S1390= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F872)
	S1391= FU.IR_DMMU2={0,rs,rt,code,51}                        Path(S1301,S1390)
	S1392= IR_EX.Out=>FU.IR_EX                                  Premise(F873)
	S1393= FU.IR_EX={0,rs,rt,code,51}                           Path(S1307,S1392)
	S1394= IR_ID.Out=>FU.IR_ID                                  Premise(F874)
	S1395= FU.IR_ID={0,rs,rt,code,51}                           Path(S1313,S1394)
	S1396= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F875)
	S1397= IR_MEM.Out=>FU.IR_MEM                                Premise(F876)
	S1398= FU.IR_MEM={0,rs,rt,code,51}                          Path(S1319,S1397)
	S1399= IR_WB.Out=>FU.IR_WB                                  Premise(F877)
	S1400= FU.IR_WB={0,rs,rt,code,51}                           Path(S1325,S1399)
	S1401= FU.InDMMU2_WReg=5'b00000                             Premise(F878)
	S1402= GPR.Rdata1=>FU.InID1                                 Premise(F879)
	S1403= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F880)
	S1404= FU.InID1_RReg=rs                                     Path(S1315,S1403)
	S1405= GPR.Rdata2=>FU.InID2                                 Premise(F881)
	S1406= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F882)
	S1407= FU.InID2_RReg=rt                                     Path(S1316,S1406)
	S1408= IR_ID.Out25_21=>GPR.RReg1                            Premise(F883)
	S1409= GPR.RReg1=rs                                         Path(S1315,S1408)
	S1410= GPR.Rdata1=a                                         GPR-Read(S1409,S1263)
	S1411= FU.InID1=a                                           Path(S1410,S1402)
	S1412= FU.OutID1=FU(a)                                      FU-Forward(S1411)
	S1413= A_EX.In=FU(a)                                        Path(S1412,S1337)
	S1414= IR_ID.Out20_16=>GPR.RReg2                            Premise(F884)
	S1415= GPR.RReg2=rt                                         Path(S1316,S1414)
	S1416= GPR.Rdata2=b                                         GPR-Read(S1415,S1264)
	S1417= FU.InID2=b                                           Path(S1416,S1405)
	S1418= FU.OutID2=FU(b)                                      FU-Forward(S1417)
	S1419= B_EX.In=FU(b)                                        Path(S1418,S1339)
	S1420= IMMU.Addr=>IAddrReg.In                               Premise(F885)
	S1421= PC.Out=>ICache.IEA                                   Premise(F886)
	S1422= PC.Out=>ICache.IEA                                   Premise(F887)
	S1423= IMem.MEM8WordOut=>ICache.WData                       Premise(F888)
	S1424= ICache.Out=>ICacheReg.In                             Premise(F889)
	S1425= PC.Out=>IMMU.IEA                                     Premise(F890)
	S1426= CP0.ASID=>IMMU.PID                                   Premise(F891)
	S1427= IMMU.PID=pid                                         Path(S1281,S1426)
	S1428= IAddrReg.Out=>IMem.RAddr                             Premise(F892)
	S1429= IMem.RAddr={pid,addr}                                Path(S1331,S1428)
	S1430= IMem.Out={0,rs,rt,code,51}                           IMem-Read(S1429,S1268)
	S1431= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1429,S1268)
	S1432= ICache.WData=IMemGet8Word({pid,addr})                Path(S1431,S1423)
	S1433= ICacheReg.Out=>IRMux.CacheData                       Premise(F893)
	S1434= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F894)
	S1435= IMem.Out=>IRMux.MemData                              Premise(F895)
	S1436= IRMux.MemData={0,rs,rt,code,51}                      Path(S1430,S1435)
	S1437= IRMux.Out={0,rs,rt,code,51}                          IRMux-Select2(S1436)
	S1438= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F896)
	S1439= IR_MEM.Out=>IR_DMMU1.In                              Premise(F897)
	S1440= IR_DMMU1.In={0,rs,rt,code,51}                        Path(S1319,S1439)
	S1441= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F898)
	S1442= IR_DMMU2.In={0,rs,rt,code,51}                        Path(S1295,S1441)
	S1443= IR_ID.Out=>IR_EX.In                                  Premise(F899)
	S1444= IR_EX.In={0,rs,rt,code,51}                           Path(S1313,S1443)
	S1445= ICache.Out=>IR_ID.In                                 Premise(F900)
	S1446= IRMux.Out=>IR_ID.In                                  Premise(F901)
	S1447= IR_ID.In={0,rs,rt,code,51}                           Path(S1437,S1446)
	S1448= ICache.Out=>IR_IMMU.In                               Premise(F902)
	S1449= IR_EX.Out=>IR_MEM.In                                 Premise(F903)
	S1450= IR_MEM.In={0,rs,rt,code,51}                          Path(S1307,S1449)
	S1451= IR_DMMU2.Out=>IR_WB.In                               Premise(F904)
	S1452= IR_WB.In={0,rs,rt,code,51}                           Path(S1301,S1451)
	S1453= IR_MEM.Out=>IR_WB.In                                 Premise(F905)
	S1454= CU_MEM.TrapAddr=>PC.In                               Premise(F906)
	S1455= CP0.ASID=>PIDReg.In                                  Premise(F907)
	S1456= PIDReg.In=pid                                        Path(S1281,S1455)
	S1457= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F908)
	S1458= CU_DMMU1.IRFunc1=rt                                  Path(S1298,S1457)
	S1459= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F909)
	S1460= CU_DMMU1.IRFunc2=rs                                  Path(S1297,S1459)
	S1461= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F910)
	S1462= CU_DMMU1.Op=0                                        Path(S1296,S1461)
	S1463= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F911)
	S1464= CU_DMMU1.IRFunc=51                                   Path(S1300,S1463)
	S1465= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F912)
	S1466= CU_DMMU2.IRFunc1=rt                                  Path(S1304,S1465)
	S1467= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F913)
	S1468= CU_DMMU2.IRFunc2=rs                                  Path(S1303,S1467)
	S1469= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F914)
	S1470= CU_DMMU2.Op=0                                        Path(S1302,S1469)
	S1471= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F915)
	S1472= CU_DMMU2.IRFunc=51                                   Path(S1306,S1471)
	S1473= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F916)
	S1474= CU_EX.IRFunc1=rt                                     Path(S1310,S1473)
	S1475= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F917)
	S1476= CU_EX.IRFunc2=rs                                     Path(S1309,S1475)
	S1477= IR_EX.Out31_26=>CU_EX.Op                             Premise(F918)
	S1478= CU_EX.Op=0                                           Path(S1308,S1477)
	S1479= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F919)
	S1480= CU_EX.IRFunc=51                                      Path(S1312,S1479)
	S1481= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F920)
	S1482= CU_ID.IRFunc1=rt                                     Path(S1316,S1481)
	S1483= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F921)
	S1484= CU_ID.IRFunc2=rs                                     Path(S1315,S1483)
	S1485= IR_ID.Out31_26=>CU_ID.Op                             Premise(F922)
	S1486= CU_ID.Op=0                                           Path(S1314,S1485)
	S1487= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F923)
	S1488= CU_ID.IRFunc=51                                      Path(S1318,S1487)
	S1489= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F924)
	S1490= CU_MEM.IRFunc1=rt                                    Path(S1322,S1489)
	S1491= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F925)
	S1492= CU_MEM.IRFunc2=rs                                    Path(S1321,S1491)
	S1493= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F926)
	S1494= CU_MEM.Op=0                                          Path(S1320,S1493)
	S1495= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F927)
	S1496= CU_MEM.IRFunc=51                                     Path(S1324,S1495)
	S1497= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F928)
	S1498= CU_WB.IRFunc1=rt                                     Path(S1328,S1497)
	S1499= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F929)
	S1500= CU_WB.IRFunc2=rs                                     Path(S1327,S1499)
	S1501= IR_WB.Out31_26=>CU_WB.Op                             Premise(F930)
	S1502= CU_WB.Op=0                                           Path(S1326,S1501)
	S1503= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F931)
	S1504= CU_WB.IRFunc=51                                      Path(S1330,S1503)
	S1505= CtrlA_EX=0                                           Premise(F932)
	S1506= [A_EX]=FU(a)                                         A_EX-Hold(S1221,S1505)
	S1507= CtrlA_MEM=0                                          Premise(F933)
	S1508= CtrlA_WB=0                                           Premise(F934)
	S1509= CtrlB_EX=0                                           Premise(F935)
	S1510= [B_EX]=FU(b)                                         B_EX-Hold(S1225,S1509)
	S1511= CtrlB_MEM=0                                          Premise(F936)
	S1512= CtrlB_WB=0                                           Premise(F937)
	S1513= CtrlPC=0                                             Premise(F938)
	S1514= CtrlPCInc=0                                          Premise(F939)
	S1515= PC[CIA]=addr                                         PC-Hold(S1230,S1514)
	S1516= CtrlASIDIn=0                                         Premise(F940)
	S1517= CtrlCP0=0                                            Premise(F941)
	S1518= CP0[ASID]=pid                                        CP0-Hold(S1233,S1517)
	S1519= CP0[EPC]=addr+4                                      CP0-Hold(S1234,S1517)
	S1520= CP0[ExCode]=5'h0d                                    CP0-Hold(S1235,S1517)
	S1521= CtrlEPCIn=0                                          Premise(F942)
	S1522= CtrlExCodeIn=0                                       Premise(F943)
	S1523= CtrlICache=0                                         Premise(F944)
	S1524= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1239,S1523)
	S1525= CtrlIMMU=0                                           Premise(F945)
	S1526= CtrlConditionReg_MEM=0                               Premise(F946)
	S1527= [ConditionReg_MEM]=CompareU(FU(a),FU(b))             ConditionReg_MEM-Hold(S1242,S1526)
	S1528= CtrlConditionReg_DMMU1=0                             Premise(F947)
	S1529= [ConditionReg_DMMU1]=CompareU(FU(a),FU(b))           ConditionReg_DMMU1-Hold(S1244,S1528)
	S1530= CtrlConditionReg_DMMU2=0                             Premise(F948)
	S1531= [ConditionReg_DMMU2]=CompareU(FU(a),FU(b))           ConditionReg_DMMU2-Hold(S1246,S1530)
	S1532= CtrlConditionReg_WB=1                                Premise(F949)
	S1533= [ConditionReg_WB]=CompareU(FU(a),FU(b))              ConditionReg_WB-Write(S1384,S1532)
	S1534= CtrlIR_DMMU1=0                                       Premise(F950)
	S1535= [IR_DMMU1]={0,rs,rt,code,51}                         IR_DMMU1-Hold(S1250,S1534)
	S1536= CtrlIR_DMMU2=0                                       Premise(F951)
	S1537= [IR_DMMU2]={0,rs,rt,code,51}                         IR_DMMU2-Hold(S1252,S1536)
	S1538= CtrlIR_EX=0                                          Premise(F952)
	S1539= [IR_EX]={0,rs,rt,code,51}                            IR_EX-Hold(S1254,S1538)
	S1540= CtrlIR_ID=0                                          Premise(F953)
	S1541= [IR_ID]={0,rs,rt,code,51}                            IR_ID-Hold(S1256,S1540)
	S1542= CtrlIR_IMMU=0                                        Premise(F954)
	S1543= CtrlIR_MEM=0                                         Premise(F955)
	S1544= [IR_MEM]={0,rs,rt,code,51}                           IR_MEM-Hold(S1259,S1543)
	S1545= CtrlIR_WB=1                                          Premise(F956)
	S1546= [IR_WB]={0,rs,rt,code,51}                            IR_WB-Write(S1452,S1545)
	S1547= CtrlGPR=0                                            Premise(F957)
	S1548= GPR[rs]=a                                            GPR-Hold(S1263,S1547)
	S1549= GPR[rt]=b                                            GPR-Hold(S1264,S1547)
	S1550= CtrlIAddrReg=0                                       Premise(F958)
	S1551= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1266,S1550)
	S1552= CtrlIMem=0                                           Premise(F959)
	S1553= IMem[{pid,addr}]={0,rs,rt,code,51}                   IMem-Hold(S1268,S1552)
	S1554= CtrlICacheReg=0                                      Premise(F960)
	S1555= CtrlIRMux=0                                          Premise(F961)
	S1556= CtrlPIDReg=0                                         Premise(F962)
	S1557= [PIDReg]=pid                                         PIDReg-Hold(S1272,S1556)

WB	S1558= A_EX.Out=FU(a)                                       A_EX-Out(S1506)
	S1559= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1506)
	S1560= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1506)
	S1561= B_EX.Out=FU(b)                                       B_EX-Out(S1510)
	S1562= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S1510)
	S1563= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S1510)
	S1564= PC.CIA=addr                                          PC-Out(S1515)
	S1565= PC.CIA31_28=addr[31:28]                              PC-Out(S1515)
	S1566= CP0.ASID=pid                                         CP0-Read-ASID(S1518)
	S1567= CP0.EPC=addr+4                                       CP0-Read-EPC(S1519)
	S1568= ConditionReg_MEM.Out=CompareU(FU(a),FU(b))           ConditionReg_MEM-Out(S1527)
	S1569= ConditionReg_MEM.Out1_0={CompareU(FU(a),FU(b))}[1:0] ConditionReg_MEM-Out(S1527)
	S1570= ConditionReg_MEM.Out4_0={CompareU(FU(a),FU(b))}[4:0] ConditionReg_MEM-Out(S1527)
	S1571= ConditionReg_DMMU1.Out=CompareU(FU(a),FU(b))         ConditionReg_DMMU1-Out(S1529)
	S1572= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),FU(b))}[1:0]ConditionReg_DMMU1-Out(S1529)
	S1573= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),FU(b))}[4:0]ConditionReg_DMMU1-Out(S1529)
	S1574= ConditionReg_DMMU2.Out=CompareU(FU(a),FU(b))         ConditionReg_DMMU2-Out(S1531)
	S1575= ConditionReg_DMMU2.Out1_0={CompareU(FU(a),FU(b))}[1:0]ConditionReg_DMMU2-Out(S1531)
	S1576= ConditionReg_DMMU2.Out4_0={CompareU(FU(a),FU(b))}[4:0]ConditionReg_DMMU2-Out(S1531)
	S1577= ConditionReg_WB.Out=CompareU(FU(a),FU(b))            ConditionReg_WB-Out(S1533)
	S1578= ConditionReg_WB.Out1_0={CompareU(FU(a),FU(b))}[1:0]  ConditionReg_WB-Out(S1533)
	S1579= ConditionReg_WB.Out4_0={CompareU(FU(a),FU(b))}[4:0]  ConditionReg_WB-Out(S1533)
	S1580= IR_DMMU1.Out={0,rs,rt,code,51}                       IR_DMMU1-Out(S1535)
	S1581= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1535)
	S1582= IR_DMMU1.Out25_21=rs                                 IR_DMMU1-Out(S1535)
	S1583= IR_DMMU1.Out20_16=rt                                 IR_DMMU1-Out(S1535)
	S1584= IR_DMMU1.Out15_6=code                                IR_DMMU1-Out(S1535)
	S1585= IR_DMMU1.Out5_0=51                                   IR_DMMU1-Out(S1535)
	S1586= IR_DMMU2.Out={0,rs,rt,code,51}                       IR_DMMU2-Out(S1537)
	S1587= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1537)
	S1588= IR_DMMU2.Out25_21=rs                                 IR_DMMU2-Out(S1537)
	S1589= IR_DMMU2.Out20_16=rt                                 IR_DMMU2-Out(S1537)
	S1590= IR_DMMU2.Out15_6=code                                IR_DMMU2-Out(S1537)
	S1591= IR_DMMU2.Out5_0=51                                   IR_DMMU2-Out(S1537)
	S1592= IR_EX.Out={0,rs,rt,code,51}                          IR_EX-Out(S1539)
	S1593= IR_EX.Out31_26=0                                     IR_EX-Out(S1539)
	S1594= IR_EX.Out25_21=rs                                    IR_EX-Out(S1539)
	S1595= IR_EX.Out20_16=rt                                    IR_EX-Out(S1539)
	S1596= IR_EX.Out15_6=code                                   IR_EX-Out(S1539)
	S1597= IR_EX.Out5_0=51                                      IR_EX-Out(S1539)
	S1598= IR_ID.Out={0,rs,rt,code,51}                          IR-Out(S1541)
	S1599= IR_ID.Out31_26=0                                     IR-Out(S1541)
	S1600= IR_ID.Out25_21=rs                                    IR-Out(S1541)
	S1601= IR_ID.Out20_16=rt                                    IR-Out(S1541)
	S1602= IR_ID.Out15_6=code                                   IR-Out(S1541)
	S1603= IR_ID.Out5_0=51                                      IR-Out(S1541)
	S1604= IR_MEM.Out={0,rs,rt,code,51}                         IR_MEM-Out(S1544)
	S1605= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1544)
	S1606= IR_MEM.Out25_21=rs                                   IR_MEM-Out(S1544)
	S1607= IR_MEM.Out20_16=rt                                   IR_MEM-Out(S1544)
	S1608= IR_MEM.Out15_6=code                                  IR_MEM-Out(S1544)
	S1609= IR_MEM.Out5_0=51                                     IR_MEM-Out(S1544)
	S1610= IR_WB.Out={0,rs,rt,code,51}                          IR-Out(S1546)
	S1611= IR_WB.Out31_26=0                                     IR-Out(S1546)
	S1612= IR_WB.Out25_21=rs                                    IR-Out(S1546)
	S1613= IR_WB.Out20_16=rt                                    IR-Out(S1546)
	S1614= IR_WB.Out15_6=code                                   IR-Out(S1546)
	S1615= IR_WB.Out5_0=51                                      IR-Out(S1546)
	S1616= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1551)
	S1617= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1551)
	S1618= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1551)
	S1619= PIDReg.Out=pid                                       PIDReg-Out(S1557)
	S1620= PIDReg.Out1_0={pid}[1:0]                             PIDReg-Out(S1557)
	S1621= PIDReg.Out4_0={pid}[4:0]                             PIDReg-Out(S1557)
	S1622= FU.OutID1=>A_EX.In                                   Premise(F963)
	S1623= A_MEM.Out=>A_WB.In                                   Premise(F964)
	S1624= FU.OutID2=>B_EX.In                                   Premise(F965)
	S1625= B_MEM.Out=>B_WB.In                                   Premise(F966)
	S1626= A_EX.Out=>CMPU.A                                     Premise(F967)
	S1627= CMPU.A=FU(a)                                         Path(S1558,S1626)
	S1628= B_EX.Out=>CMPU.B                                     Premise(F968)
	S1629= CMPU.B=FU(b)                                         Path(S1561,S1628)
	S1630= PC.Out=>CP0.EPCIn                                    Premise(F969)
	S1631= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F970)
	S1632= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F971)
	S1633= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F972)
	S1634= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F973)
	S1635= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F974)
	S1636= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F975)
	S1637= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F976)
	S1638= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F977)
	S1639= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F978)
	S1640= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F979)
	S1641= FU.Bub_ID=>CU_ID.Bub                                 Premise(F980)
	S1642= FU.Halt_ID=>CU_ID.Halt                               Premise(F981)
	S1643= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F982)
	S1644= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F983)
	S1645= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F984)
	S1646= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F985)
	S1647= FU.Bub_IF=>CU_IF.Bub                                 Premise(F986)
	S1648= FU.Halt_IF=>CU_IF.Halt                               Premise(F987)
	S1649= ICache.Hit=>CU_IF.ICacheHit                          Premise(F988)
	S1650= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F989)
	S1651= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F990)
	S1652= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F991)
	S1653= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F992)
	S1654= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F993)
	S1655= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F994)
	S1656= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F995)
	S1657= ConditionReg_MEM.Out=>CU_MEM.lt                      Premise(F996)
	S1658= CU_MEM.lt=CompareU(FU(a),FU(b))                      Path(S1568,S1657)
	S1659= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F997)
	S1660= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F998)
	S1661= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F999)
	S1662= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1000)
	S1663= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F1001)
	S1664= ConditionReg_DMMU1.In=CompareU(FU(a),FU(b))          Path(S1568,S1663)
	S1665= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F1002)
	S1666= ConditionReg_DMMU2.In=CompareU(FU(a),FU(b))          Path(S1571,S1665)
	S1667= CMPU.lt=>ConditionReg_MEM.In                         Premise(F1003)
	S1668= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F1004)
	S1669= ConditionReg_WB.In=CompareU(FU(a),FU(b))             Path(S1574,S1668)
	S1670= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F1005)
	S1671= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1006)
	S1672= ICache.Hit=>FU.ICacheHit                             Premise(F1007)
	S1673= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1008)
	S1674= FU.IR_DMMU1={0,rs,rt,code,51}                        Path(S1580,S1673)
	S1675= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1009)
	S1676= FU.IR_DMMU2={0,rs,rt,code,51}                        Path(S1586,S1675)
	S1677= IR_EX.Out=>FU.IR_EX                                  Premise(F1010)
	S1678= FU.IR_EX={0,rs,rt,code,51}                           Path(S1592,S1677)
	S1679= IR_ID.Out=>FU.IR_ID                                  Premise(F1011)
	S1680= FU.IR_ID={0,rs,rt,code,51}                           Path(S1598,S1679)
	S1681= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1012)
	S1682= IR_MEM.Out=>FU.IR_MEM                                Premise(F1013)
	S1683= FU.IR_MEM={0,rs,rt,code,51}                          Path(S1604,S1682)
	S1684= IR_WB.Out=>FU.IR_WB                                  Premise(F1014)
	S1685= FU.IR_WB={0,rs,rt,code,51}                           Path(S1610,S1684)
	S1686= GPR.Rdata1=>FU.InID1                                 Premise(F1015)
	S1687= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1016)
	S1688= FU.InID1_RReg=rs                                     Path(S1600,S1687)
	S1689= GPR.Rdata2=>FU.InID2                                 Premise(F1017)
	S1690= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F1018)
	S1691= FU.InID2_RReg=rt                                     Path(S1601,S1690)
	S1692= FU.InWB_WReg=5'b00000                                Premise(F1019)
	S1693= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1020)
	S1694= GPR.RReg1=rs                                         Path(S1600,S1693)
	S1695= GPR.Rdata1=a                                         GPR-Read(S1694,S1548)
	S1696= FU.InID1=a                                           Path(S1695,S1686)
	S1697= FU.OutID1=FU(a)                                      FU-Forward(S1696)
	S1698= A_EX.In=FU(a)                                        Path(S1697,S1622)
	S1699= IR_ID.Out20_16=>GPR.RReg2                            Premise(F1021)
	S1700= GPR.RReg2=rt                                         Path(S1601,S1699)
	S1701= GPR.Rdata2=b                                         GPR-Read(S1700,S1549)
	S1702= FU.InID2=b                                           Path(S1701,S1689)
	S1703= FU.OutID2=FU(b)                                      FU-Forward(S1702)
	S1704= B_EX.In=FU(b)                                        Path(S1703,S1624)
	S1705= IMMU.Addr=>IAddrReg.In                               Premise(F1022)
	S1706= PC.Out=>ICache.IEA                                   Premise(F1023)
	S1707= PC.Out=>ICache.IEA                                   Premise(F1024)
	S1708= IMem.MEM8WordOut=>ICache.WData                       Premise(F1025)
	S1709= ICache.Out=>ICacheReg.In                             Premise(F1026)
	S1710= PC.Out=>IMMU.IEA                                     Premise(F1027)
	S1711= CP0.ASID=>IMMU.PID                                   Premise(F1028)
	S1712= IMMU.PID=pid                                         Path(S1566,S1711)
	S1713= IAddrReg.Out=>IMem.RAddr                             Premise(F1029)
	S1714= IMem.RAddr={pid,addr}                                Path(S1616,S1713)
	S1715= IMem.Out={0,rs,rt,code,51}                           IMem-Read(S1714,S1553)
	S1716= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1714,S1553)
	S1717= ICache.WData=IMemGet8Word({pid,addr})                Path(S1716,S1708)
	S1718= ICacheReg.Out=>IRMux.CacheData                       Premise(F1030)
	S1719= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1031)
	S1720= IMem.Out=>IRMux.MemData                              Premise(F1032)
	S1721= IRMux.MemData={0,rs,rt,code,51}                      Path(S1715,S1720)
	S1722= IRMux.Out={0,rs,rt,code,51}                          IRMux-Select2(S1721)
	S1723= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1033)
	S1724= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1034)
	S1725= IR_DMMU1.In={0,rs,rt,code,51}                        Path(S1604,S1724)
	S1726= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1035)
	S1727= IR_DMMU2.In={0,rs,rt,code,51}                        Path(S1580,S1726)
	S1728= IR_ID.Out=>IR_EX.In                                  Premise(F1036)
	S1729= IR_EX.In={0,rs,rt,code,51}                           Path(S1598,S1728)
	S1730= ICache.Out=>IR_ID.In                                 Premise(F1037)
	S1731= IRMux.Out=>IR_ID.In                                  Premise(F1038)
	S1732= IR_ID.In={0,rs,rt,code,51}                           Path(S1722,S1731)
	S1733= ICache.Out=>IR_IMMU.In                               Premise(F1039)
	S1734= IR_EX.Out=>IR_MEM.In                                 Premise(F1040)
	S1735= IR_MEM.In={0,rs,rt,code,51}                          Path(S1592,S1734)
	S1736= IR_DMMU2.Out=>IR_WB.In                               Premise(F1041)
	S1737= IR_WB.In={0,rs,rt,code,51}                           Path(S1586,S1736)
	S1738= IR_MEM.Out=>IR_WB.In                                 Premise(F1042)
	S1739= CU_MEM.TrapAddr=>PC.In                               Premise(F1043)
	S1740= CP0.ASID=>PIDReg.In                                  Premise(F1044)
	S1741= PIDReg.In=pid                                        Path(S1566,S1740)
	S1742= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1045)
	S1743= CU_DMMU1.IRFunc1=rt                                  Path(S1583,S1742)
	S1744= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1046)
	S1745= CU_DMMU1.IRFunc2=rs                                  Path(S1582,S1744)
	S1746= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1047)
	S1747= CU_DMMU1.Op=0                                        Path(S1581,S1746)
	S1748= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1048)
	S1749= CU_DMMU1.IRFunc=51                                   Path(S1585,S1748)
	S1750= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1049)
	S1751= CU_DMMU2.IRFunc1=rt                                  Path(S1589,S1750)
	S1752= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1050)
	S1753= CU_DMMU2.IRFunc2=rs                                  Path(S1588,S1752)
	S1754= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1051)
	S1755= CU_DMMU2.Op=0                                        Path(S1587,S1754)
	S1756= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1052)
	S1757= CU_DMMU2.IRFunc=51                                   Path(S1591,S1756)
	S1758= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1053)
	S1759= CU_EX.IRFunc1=rt                                     Path(S1595,S1758)
	S1760= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1054)
	S1761= CU_EX.IRFunc2=rs                                     Path(S1594,S1760)
	S1762= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1055)
	S1763= CU_EX.Op=0                                           Path(S1593,S1762)
	S1764= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1056)
	S1765= CU_EX.IRFunc=51                                      Path(S1597,S1764)
	S1766= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1057)
	S1767= CU_ID.IRFunc1=rt                                     Path(S1601,S1766)
	S1768= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1058)
	S1769= CU_ID.IRFunc2=rs                                     Path(S1600,S1768)
	S1770= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1059)
	S1771= CU_ID.Op=0                                           Path(S1599,S1770)
	S1772= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1060)
	S1773= CU_ID.IRFunc=51                                      Path(S1603,S1772)
	S1774= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1061)
	S1775= CU_MEM.IRFunc1=rt                                    Path(S1607,S1774)
	S1776= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1062)
	S1777= CU_MEM.IRFunc2=rs                                    Path(S1606,S1776)
	S1778= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1063)
	S1779= CU_MEM.Op=0                                          Path(S1605,S1778)
	S1780= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1064)
	S1781= CU_MEM.IRFunc=51                                     Path(S1609,S1780)
	S1782= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1065)
	S1783= CU_WB.IRFunc1=rt                                     Path(S1613,S1782)
	S1784= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1066)
	S1785= CU_WB.IRFunc2=rs                                     Path(S1612,S1784)
	S1786= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1067)
	S1787= CU_WB.Op=0                                           Path(S1611,S1786)
	S1788= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1068)
	S1789= CU_WB.IRFunc=51                                      Path(S1615,S1788)
	S1790= CtrlA_EX=0                                           Premise(F1069)
	S1791= [A_EX]=FU(a)                                         A_EX-Hold(S1506,S1790)
	S1792= CtrlA_MEM=0                                          Premise(F1070)
	S1793= CtrlA_WB=0                                           Premise(F1071)
	S1794= CtrlB_EX=0                                           Premise(F1072)
	S1795= [B_EX]=FU(b)                                         B_EX-Hold(S1510,S1794)
	S1796= CtrlB_MEM=0                                          Premise(F1073)
	S1797= CtrlB_WB=0                                           Premise(F1074)
	S1798= CtrlPC=0                                             Premise(F1075)
	S1799= CtrlPCInc=0                                          Premise(F1076)
	S1800= PC[CIA]=addr                                         PC-Hold(S1515,S1799)
	S1801= CtrlASIDIn=0                                         Premise(F1077)
	S1802= CtrlCP0=0                                            Premise(F1078)
	S1803= CP0[ASID]=pid                                        CP0-Hold(S1518,S1802)
	S1804= CP0[EPC]=addr+4                                      CP0-Hold(S1519,S1802)
	S1805= CP0[ExCode]=5'h0d                                    CP0-Hold(S1520,S1802)
	S1806= CtrlEPCIn=0                                          Premise(F1079)
	S1807= CtrlExCodeIn=0                                       Premise(F1080)
	S1808= CtrlICache=0                                         Premise(F1081)
	S1809= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1524,S1808)
	S1810= CtrlIMMU=0                                           Premise(F1082)
	S1811= CtrlConditionReg_MEM=0                               Premise(F1083)
	S1812= [ConditionReg_MEM]=CompareU(FU(a),FU(b))             ConditionReg_MEM-Hold(S1527,S1811)
	S1813= CtrlConditionReg_DMMU1=0                             Premise(F1084)
	S1814= [ConditionReg_DMMU1]=CompareU(FU(a),FU(b))           ConditionReg_DMMU1-Hold(S1529,S1813)
	S1815= CtrlConditionReg_DMMU2=0                             Premise(F1085)
	S1816= [ConditionReg_DMMU2]=CompareU(FU(a),FU(b))           ConditionReg_DMMU2-Hold(S1531,S1815)
	S1817= CtrlConditionReg_WB=0                                Premise(F1086)
	S1818= [ConditionReg_WB]=CompareU(FU(a),FU(b))              ConditionReg_WB-Hold(S1533,S1817)
	S1819= CtrlIR_DMMU1=0                                       Premise(F1087)
	S1820= [IR_DMMU1]={0,rs,rt,code,51}                         IR_DMMU1-Hold(S1535,S1819)
	S1821= CtrlIR_DMMU2=0                                       Premise(F1088)
	S1822= [IR_DMMU2]={0,rs,rt,code,51}                         IR_DMMU2-Hold(S1537,S1821)
	S1823= CtrlIR_EX=0                                          Premise(F1089)
	S1824= [IR_EX]={0,rs,rt,code,51}                            IR_EX-Hold(S1539,S1823)
	S1825= CtrlIR_ID=0                                          Premise(F1090)
	S1826= [IR_ID]={0,rs,rt,code,51}                            IR_ID-Hold(S1541,S1825)
	S1827= CtrlIR_IMMU=0                                        Premise(F1091)
	S1828= CtrlIR_MEM=0                                         Premise(F1092)
	S1829= [IR_MEM]={0,rs,rt,code,51}                           IR_MEM-Hold(S1544,S1828)
	S1830= CtrlIR_WB=0                                          Premise(F1093)
	S1831= [IR_WB]={0,rs,rt,code,51}                            IR_WB-Hold(S1546,S1830)
	S1832= CtrlGPR=0                                            Premise(F1094)
	S1833= GPR[rs]=a                                            GPR-Hold(S1548,S1832)
	S1834= GPR[rt]=b                                            GPR-Hold(S1549,S1832)
	S1835= CtrlIAddrReg=0                                       Premise(F1095)
	S1836= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1551,S1835)
	S1837= CtrlIMem=0                                           Premise(F1096)
	S1838= IMem[{pid,addr}]={0,rs,rt,code,51}                   IMem-Hold(S1553,S1837)
	S1839= CtrlICacheReg=0                                      Premise(F1097)
	S1840= CtrlIRMux=0                                          Premise(F1098)
	S1841= CtrlPIDReg=0                                         Premise(F1099)
	S1842= [PIDReg]=pid                                         PIDReg-Hold(S1557,S1841)

POST	S1791= [A_EX]=FU(a)                                         A_EX-Hold(S1506,S1790)
	S1795= [B_EX]=FU(b)                                         B_EX-Hold(S1510,S1794)
	S1800= PC[CIA]=addr                                         PC-Hold(S1515,S1799)
	S1803= CP0[ASID]=pid                                        CP0-Hold(S1518,S1802)
	S1804= CP0[EPC]=addr+4                                      CP0-Hold(S1519,S1802)
	S1805= CP0[ExCode]=5'h0d                                    CP0-Hold(S1520,S1802)
	S1809= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1524,S1808)
	S1812= [ConditionReg_MEM]=CompareU(FU(a),FU(b))             ConditionReg_MEM-Hold(S1527,S1811)
	S1814= [ConditionReg_DMMU1]=CompareU(FU(a),FU(b))           ConditionReg_DMMU1-Hold(S1529,S1813)
	S1816= [ConditionReg_DMMU2]=CompareU(FU(a),FU(b))           ConditionReg_DMMU2-Hold(S1531,S1815)
	S1818= [ConditionReg_WB]=CompareU(FU(a),FU(b))              ConditionReg_WB-Hold(S1533,S1817)
	S1820= [IR_DMMU1]={0,rs,rt,code,51}                         IR_DMMU1-Hold(S1535,S1819)
	S1822= [IR_DMMU2]={0,rs,rt,code,51}                         IR_DMMU2-Hold(S1537,S1821)
	S1824= [IR_EX]={0,rs,rt,code,51}                            IR_EX-Hold(S1539,S1823)
	S1826= [IR_ID]={0,rs,rt,code,51}                            IR_ID-Hold(S1541,S1825)
	S1829= [IR_MEM]={0,rs,rt,code,51}                           IR_MEM-Hold(S1544,S1828)
	S1831= [IR_WB]={0,rs,rt,code,51}                            IR_WB-Hold(S1546,S1830)
	S1833= GPR[rs]=a                                            GPR-Hold(S1548,S1832)
	S1834= GPR[rt]=b                                            GPR-Hold(S1549,S1832)
	S1836= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1551,S1835)
	S1838= IMem[{pid,addr}]={0,rs,rt,code,51}                   IMem-Hold(S1553,S1837)
	S1842= [PIDReg]=pid                                         PIDReg-Hold(S1557,S1841)

