

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s'
================================================================
* Date:           Mon Apr 28 20:13:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  14.121 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      170|      170|  5.100 us|  5.100 us|  169|  169|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      168|      168|         1|          1|          1|   169|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    460|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     54|    -|
|Register         |        -|   -|     11|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     11|    514|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln52_5_fu_427_p2              |         +|   0|  0|  14|           6|           6|
    |add_ln52_6_fu_605_p2              |         +|   0|  0|  14|           6|           6|
    |add_ln52_7_fu_783_p2              |         +|   0|  0|  14|           6|           6|
    |add_ln52_fu_249_p2                |         +|   0|  0|  14|           6|           6|
    |i_fu_894_p2                       |         +|   0|  0|  15|           8|           1|
    |and_ln52_6_fu_417_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln52_7_fu_595_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln52_8_fu_773_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln52_fu_239_p2                |       and|   0|  0|   2|           1|           1|
    |empty_42_fu_469_p2                |       and|   0|  0|   2|           1|           1|
    |empty_43_fu_647_p2                |       and|   0|  0|   2|           1|           1|
    |empty_44_fu_825_p2                |       and|   0|  0|   2|           1|           1|
    |empty_fu_291_p2                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_900_p2               |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln51_5_fu_347_p2             |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln51_6_fu_525_p2             |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln51_7_fu_703_p2             |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln51_fu_175_p2               |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln52_10_fu_265_p2            |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_11_fu_389_p2            |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln52_12_fu_443_p2            |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_13_fu_567_p2            |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln52_14_fu_621_p2            |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_15_fu_745_p2            |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln52_16_fu_799_p2            |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_fu_211_p2               |      icmp|   0|  0|  11|           3|           1|
    |and_ln52_13_fu_285_p2             |        or|   0|  0|   2|           1|           1|
    |and_ln52_15_fu_463_p2             |        or|   0|  0|   2|           1|           1|
    |and_ln52_17_fu_641_p2             |        or|   0|  0|   2|           1|           1|
    |and_ln52_18_fu_819_p2             |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln52_15_fu_297_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_16_fu_309_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_17_fu_411_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_18_fu_475_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_19_fu_487_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_20_fu_589_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_21_fu_653_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_22_fu_665_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_23_fu_767_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_24_fu_831_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_25_fu_843_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_fu_233_p2                 |        or|   0|  0|   2|           1|           1|
    |out_data_5_fu_517_p3              |    select|   0|  0|   6|           1|           6|
    |out_data_6_fu_695_p3              |    select|   0|  0|   6|           1|           6|
    |out_data_7_fu_873_p3              |    select|   0|  0|   6|           1|           6|
    |out_data_fu_339_p3                |    select|   0|  0|   6|           1|           6|
    |select_ln52_15_fu_323_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_16_fu_331_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_17_fu_493_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln52_18_fu_501_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_19_fu_509_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_20_fu_671_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln52_21_fu_679_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_22_fu_687_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_23_fu_849_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln52_24_fu_857_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_25_fu_865_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_fu_315_p3             |    select|   0|  0|   6|           1|           1|
    |not_tmp_37_fu_279_p2              |       xor|   0|  0|   2|           1|           2|
    |not_tmp_44_fu_457_p2              |       xor|   0|  0|   2|           1|           2|
    |not_tmp_51_fu_635_p2              |       xor|   0|  0|   2|           1|           2|
    |not_tmp_58_fu_813_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_5_fu_481_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_6_fu_659_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_7_fu_837_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_fu_303_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 460|         213|         162|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load  |   9|          2|    8|         16|
    |i1_fu_116                 |   9|          2|    8|         16|
    |layer5_out_blk_n          |   9|          2|    1|          2|
    |layer7_out_blk_n          |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  54|         12|   20|         40|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i1_fu_116       |  8|   0|    8|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 11|   0|   11|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>|  return value|
|layer5_out_dout            |   in|   76|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_empty_n         |   in|    1|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_read            |  out|    1|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    9|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    9|     ap_fifo|                                                            layer5_out|       pointer|
|layer7_out_din             |  out|   24|     ap_fifo|                                                            layer7_out|       pointer|
|layer7_out_full_n          |   in|    1|     ap_fifo|                                                            layer7_out|       pointer|
|layer7_out_write           |  out|    1|     ap_fifo|                                                            layer7_out|       pointer|
|layer7_out_num_data_valid  |   in|    9|     ap_fifo|                                                            layer7_out|       pointer|
|layer7_out_fifo_cap        |   in|    9|     ap_fifo|                                                            layer7_out|       pointer|
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.1>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 4 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %layer7_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i76 %layer5_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i8 0, i8 %i1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln41 = br void %ReLUPackLoop.split_ifconv" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 8 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1_load = load i8 %i1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 10 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 169, i64 169, i64 169" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] ( I:3.78ns O:3.78ns )   --->   "%layer5_out_read = read i76 @_ssdm_op_Read.ap_fifo.volatile.i76P0A, i76 %layer5_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 13 'read' 'layer5_out_read' <Predicate = true> <Delay = 3.78> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.78> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 76> <Depth = 169> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i76 %layer5_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 14 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln44_6 = partselect i19 @_ssdm_op_PartSelect.i19.i76.i32.i32, i76 %layer5_out_read, i32 19, i32 37" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 15 'partselect' 'trunc_ln44_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln44_7 = partselect i19 @_ssdm_op_PartSelect.i19.i76.i32.i32, i76 %layer5_out_read, i32 38, i32 56" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 16 'partselect' 'trunc_ln44_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln44_8 = partselect i19 @_ssdm_op_PartSelect.i19.i76.i32.i32, i76 %layer5_out_read, i32 57, i32 75" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 17 'partselect' 'trunc_ln44_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.25ns)   --->   "%icmp_ln51 = icmp_sgt  i19 %trunc_ln44, i19 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 18 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%trunc_ln2 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %layer5_out_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 20 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 21 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i76 %layer5_out_read" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 22 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.68ns)   --->   "%icmp_ln52 = icmp_ne  i3 %trunc_ln52, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 23 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 24 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 25 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%or_ln52 = or i1 %tmp_35, i1 %icmp_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 26 'or' 'or_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%and_ln52 = and i1 %or_ln52, i1 %tmp_33" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 27 'and' 'and_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%zext_ln52 = zext i1 %and_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 28 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52 = add i6 %trunc_ln2, i6 %zext_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 29 'add' 'add_ln52' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = partselect i9 @_ssdm_op_PartSelect.i9.i76.i32.i32, i76 %layer5_out_read, i32 10, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 30 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.11ns)   --->   "%icmp_ln52_10 = icmp_eq  i9 %tmp_s, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 31 'icmp' 'icmp_ln52_10' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 32 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_37 = xor i1 %tmp_34, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 33 'xor' 'not_tmp_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln52_13 = or i1 %tmp_36, i1 %not_tmp_37" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 34 'or' 'and_ln52_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln52_10, i1 %and_ln52_13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 35 'and' 'empty' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_15)   --->   "%or_ln52_15 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 36 'or' 'or_ln52_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%xor_ln52 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 37 'xor' 'xor_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%or_ln52_16 = or i1 %tmp, i1 %xor_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 38 'or' 'or_ln52_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_15)   --->   "%select_ln52 = select i1 %tmp, i6 0, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 39 'select' 'select_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_15 = select i1 %or_ln52_15, i6 %select_ln52, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 40 'select' 'select_ln52_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%select_ln52_16 = select i1 %or_ln52_16, i6 %select_ln52_15, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 41 'select' 'select_ln52_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data = select i1 %icmp_ln51, i6 %select_ln52_16, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 42 'select' 'out_data' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.25ns)   --->   "%icmp_ln51_5 = icmp_sgt  i19 %trunc_ln44_6, i19 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 43 'icmp' 'icmp_ln51_5' <Predicate = true> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 37" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 44 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%trunc_ln52_6 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %layer5_out_read, i32 23, i32 28" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 45 'partselect' 'trunc_ln52_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 22" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 46 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i3 @_ssdm_op_PartSelect.i3.i76.i32.i32, i76 %layer5_out_read, i32 19, i32 21" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 47 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.68ns)   --->   "%icmp_ln52_11 = icmp_ne  i3 %tmp_32, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 48 'icmp' 'icmp_ln52_11' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 28" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 49 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 50 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%or_ln52_17 = or i1 %tmp_40, i1 %icmp_ln52_11" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 51 'or' 'or_ln52_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%and_ln52_6 = and i1 %or_ln52_17, i1 %tmp_38" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 52 'and' 'and_ln52_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%zext_ln52_5 = zext i1 %and_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 53 'zext' 'zext_ln52_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_5 = add i6 %trunc_ln52_6, i6 %zext_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 54 'add' 'add_ln52_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i9 @_ssdm_op_PartSelect.i9.i76.i32.i32, i76 %layer5_out_read, i32 29, i32 37" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 55 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.11ns)   --->   "%icmp_ln52_12 = icmp_eq  i9 %tmp_41, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 56 'icmp' 'icmp_ln52_12' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_5, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 57 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%not_tmp_44 = xor i1 %tmp_39, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 58 'xor' 'not_tmp_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%and_ln52_15 = or i1 %tmp_42, i1 %not_tmp_44" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 59 'or' 'and_ln52_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_42 = and i1 %icmp_ln52_12, i1 %and_ln52_15" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 60 'and' 'empty_42' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_18)   --->   "%or_ln52_18 = or i1 %empty_42, i1 %tmp_37" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 61 'or' 'or_ln52_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node out_data_5)   --->   "%xor_ln52_5 = xor i1 %empty_42, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 62 'xor' 'xor_ln52_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node out_data_5)   --->   "%or_ln52_19 = or i1 %tmp_37, i1 %xor_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 63 'or' 'or_ln52_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_18)   --->   "%select_ln52_17 = select i1 %tmp_37, i6 0, i6 %add_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 64 'select' 'select_ln52_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_18 = select i1 %or_ln52_18, i6 %select_ln52_17, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 65 'select' 'select_ln52_18' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node out_data_5)   --->   "%select_ln52_19 = select i1 %or_ln52_19, i6 %select_ln52_18, i6 %add_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 66 'select' 'select_ln52_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_5 = select i1 %icmp_ln51_5, i6 %select_ln52_19, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 67 'select' 'out_data_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (2.25ns)   --->   "%icmp_ln51_6 = icmp_sgt  i19 %trunc_ln44_7, i19 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 68 'icmp' 'icmp_ln51_6' <Predicate = true> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 56" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 69 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%trunc_ln52_7 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %layer5_out_read, i32 42, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 70 'partselect' 'trunc_ln52_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 41" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 71 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i3 @_ssdm_op_PartSelect.i3.i76.i32.i32, i76 %layer5_out_read, i32 38, i32 40" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 72 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.68ns)   --->   "%icmp_ln52_13 = icmp_ne  i3 %tmp_45, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 73 'icmp' 'icmp_ln52_13' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 74 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 42" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 75 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%or_ln52_20 = or i1 %tmp_47, i1 %icmp_ln52_13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 76 'or' 'or_ln52_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%and_ln52_7 = and i1 %or_ln52_20, i1 %tmp_44" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 77 'and' 'and_ln52_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%zext_ln52_6 = zext i1 %and_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 78 'zext' 'zext_ln52_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_6 = add i6 %trunc_ln52_7, i6 %zext_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 79 'add' 'add_ln52_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i9 @_ssdm_op_PartSelect.i9.i76.i32.i32, i76 %layer5_out_read, i32 48, i32 56" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 80 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.11ns)   --->   "%icmp_ln52_14 = icmp_eq  i9 %tmp_48, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 81 'icmp' 'icmp_ln52_14' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_6, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 82 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%not_tmp_51 = xor i1 %tmp_46, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 83 'xor' 'not_tmp_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%and_ln52_17 = or i1 %tmp_49, i1 %not_tmp_51" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 84 'or' 'and_ln52_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_43 = and i1 %icmp_ln52_14, i1 %and_ln52_17" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 85 'and' 'empty_43' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_21)   --->   "%or_ln52_21 = or i1 %empty_43, i1 %tmp_43" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 86 'or' 'or_ln52_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node out_data_6)   --->   "%xor_ln52_6 = xor i1 %empty_43, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 87 'xor' 'xor_ln52_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node out_data_6)   --->   "%or_ln52_22 = or i1 %tmp_43, i1 %xor_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 88 'or' 'or_ln52_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_21)   --->   "%select_ln52_20 = select i1 %tmp_43, i6 0, i6 %add_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 89 'select' 'select_ln52_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_21 = select i1 %or_ln52_21, i6 %select_ln52_20, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 90 'select' 'select_ln52_21' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node out_data_6)   --->   "%select_ln52_22 = select i1 %or_ln52_22, i6 %select_ln52_21, i6 %add_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 91 'select' 'select_ln52_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_6 = select i1 %icmp_ln51_6, i6 %select_ln52_22, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 92 'select' 'out_data_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (2.25ns)   --->   "%icmp_ln51_7 = icmp_sgt  i19 %trunc_ln44_8, i19 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 93 'icmp' 'icmp_ln51_7' <Predicate = true> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 75" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 94 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%trunc_ln52_8 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %layer5_out_read, i32 61, i32 66" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 95 'partselect' 'trunc_ln52_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 60" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 96 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i3 @_ssdm_op_PartSelect.i3.i76.i32.i32, i76 %layer5_out_read, i32 57, i32 59" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 97 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.68ns)   --->   "%icmp_ln52_15 = icmp_ne  i3 %tmp_52, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 98 'icmp' 'icmp_ln52_15' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 66" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 99 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 61" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 100 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%or_ln52_23 = or i1 %tmp_54, i1 %icmp_ln52_15" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 101 'or' 'or_ln52_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%and_ln52_8 = and i1 %or_ln52_23, i1 %tmp_51" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 102 'and' 'and_ln52_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%zext_ln52_7 = zext i1 %and_ln52_8" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 103 'zext' 'zext_ln52_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_7 = add i6 %trunc_ln52_8, i6 %zext_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 104 'add' 'add_ln52_7' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i9 @_ssdm_op_PartSelect.i9.i76.i32.i32, i76 %layer5_out_read, i32 67, i32 75" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 105 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (2.11ns)   --->   "%icmp_ln52_16 = icmp_eq  i9 %tmp_55, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 106 'icmp' 'icmp_ln52_16' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_7, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 107 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%not_tmp_58 = xor i1 %tmp_53, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 108 'xor' 'not_tmp_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%and_ln52_18 = or i1 %tmp_56, i1 %not_tmp_58" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 109 'or' 'and_ln52_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_44 = and i1 %icmp_ln52_16, i1 %and_ln52_18" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 110 'and' 'empty_44' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_24)   --->   "%or_ln52_24 = or i1 %empty_44, i1 %tmp_50" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 111 'or' 'or_ln52_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node out_data_7)   --->   "%xor_ln52_7 = xor i1 %empty_44, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 112 'xor' 'xor_ln52_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node out_data_7)   --->   "%or_ln52_25 = or i1 %tmp_50, i1 %xor_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 113 'or' 'or_ln52_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_24)   --->   "%select_ln52_23 = select i1 %tmp_50, i6 0, i6 %add_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 114 'select' 'select_ln52_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_24 = select i1 %or_ln52_24, i6 %select_ln52_23, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 115 'select' 'select_ln52_24' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node out_data_7)   --->   "%select_ln52_25 = select i1 %or_ln52_25, i6 %select_ln52_24, i6 %add_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 116 'select' 'select_ln52_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_7 = select i1 %icmp_ln51_7, i6 %select_ln52_25, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 117 'select' 'out_data_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln57_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i6.i6.i6.i6, i6 %out_data_7, i6 %out_data_6, i6 %out_data_5, i6 %out_data" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 118 'bitconcatenate' 'or_ln57_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] ( I:3.78ns O:3.78ns )   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %layer7_out, i24 %or_ln57_s" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 119 'write' 'write_ln57' <Predicate = true> <Delay = 3.78> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.78> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 169> <FIFO>
ST_1 : Operation 120 [1/1] (2.11ns)   --->   "%i = add i8 %i1_load, i8 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 120 'add' 'i' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (2.11ns)   --->   "%icmp_ln41 = icmp_eq  i8 %i1_load, i8 168" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 121 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (1.61ns)   --->   "%store_ln41 = store i8 %i, i8 %i1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 122 'store' 'store_ln41' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split_ifconv, void %for.end15" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 123 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.61ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 124 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 1.61>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer7_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                     (alloca           ) [ 01]
specinterface_ln0      (specinterface    ) [ 00]
specinterface_ln0      (specinterface    ) [ 00]
store_ln0              (store            ) [ 00]
br_ln41                (br               ) [ 00]
i1_load                (load             ) [ 00]
specpipeline_ln42      (specpipeline     ) [ 00]
speclooptripcount_ln41 (speclooptripcount) [ 00]
specloopname_ln41      (specloopname     ) [ 00]
layer5_out_read        (read             ) [ 00]
trunc_ln44             (trunc            ) [ 00]
trunc_ln44_6           (partselect       ) [ 00]
trunc_ln44_7           (partselect       ) [ 00]
trunc_ln44_8           (partselect       ) [ 00]
icmp_ln51              (icmp             ) [ 00]
tmp                    (bitselect        ) [ 00]
trunc_ln2              (partselect       ) [ 00]
tmp_33                 (bitselect        ) [ 00]
trunc_ln52             (trunc            ) [ 00]
icmp_ln52              (icmp             ) [ 00]
tmp_34                 (bitselect        ) [ 00]
tmp_35                 (bitselect        ) [ 00]
or_ln52                (or               ) [ 00]
and_ln52               (and              ) [ 00]
zext_ln52              (zext             ) [ 00]
add_ln52               (add              ) [ 00]
tmp_s                  (partselect       ) [ 00]
icmp_ln52_10           (icmp             ) [ 00]
tmp_36                 (bitselect        ) [ 00]
not_tmp_37             (xor              ) [ 00]
and_ln52_13            (or               ) [ 00]
empty                  (and              ) [ 00]
or_ln52_15             (or               ) [ 00]
xor_ln52               (xor              ) [ 00]
or_ln52_16             (or               ) [ 00]
select_ln52            (select           ) [ 00]
select_ln52_15         (select           ) [ 00]
select_ln52_16         (select           ) [ 00]
out_data               (select           ) [ 00]
icmp_ln51_5            (icmp             ) [ 00]
tmp_37                 (bitselect        ) [ 00]
trunc_ln52_6           (partselect       ) [ 00]
tmp_38                 (bitselect        ) [ 00]
tmp_32                 (partselect       ) [ 00]
icmp_ln52_11           (icmp             ) [ 00]
tmp_39                 (bitselect        ) [ 00]
tmp_40                 (bitselect        ) [ 00]
or_ln52_17             (or               ) [ 00]
and_ln52_6             (and              ) [ 00]
zext_ln52_5            (zext             ) [ 00]
add_ln52_5             (add              ) [ 00]
tmp_41                 (partselect       ) [ 00]
icmp_ln52_12           (icmp             ) [ 00]
tmp_42                 (bitselect        ) [ 00]
not_tmp_44             (xor              ) [ 00]
and_ln52_15            (or               ) [ 00]
empty_42               (and              ) [ 00]
or_ln52_18             (or               ) [ 00]
xor_ln52_5             (xor              ) [ 00]
or_ln52_19             (or               ) [ 00]
select_ln52_17         (select           ) [ 00]
select_ln52_18         (select           ) [ 00]
select_ln52_19         (select           ) [ 00]
out_data_5             (select           ) [ 00]
icmp_ln51_6            (icmp             ) [ 00]
tmp_43                 (bitselect        ) [ 00]
trunc_ln52_7           (partselect       ) [ 00]
tmp_44                 (bitselect        ) [ 00]
tmp_45                 (partselect       ) [ 00]
icmp_ln52_13           (icmp             ) [ 00]
tmp_46                 (bitselect        ) [ 00]
tmp_47                 (bitselect        ) [ 00]
or_ln52_20             (or               ) [ 00]
and_ln52_7             (and              ) [ 00]
zext_ln52_6            (zext             ) [ 00]
add_ln52_6             (add              ) [ 00]
tmp_48                 (partselect       ) [ 00]
icmp_ln52_14           (icmp             ) [ 00]
tmp_49                 (bitselect        ) [ 00]
not_tmp_51             (xor              ) [ 00]
and_ln52_17            (or               ) [ 00]
empty_43               (and              ) [ 00]
or_ln52_21             (or               ) [ 00]
xor_ln52_6             (xor              ) [ 00]
or_ln52_22             (or               ) [ 00]
select_ln52_20         (select           ) [ 00]
select_ln52_21         (select           ) [ 00]
select_ln52_22         (select           ) [ 00]
out_data_6             (select           ) [ 00]
icmp_ln51_7            (icmp             ) [ 00]
tmp_50                 (bitselect        ) [ 00]
trunc_ln52_8           (partselect       ) [ 00]
tmp_51                 (bitselect        ) [ 00]
tmp_52                 (partselect       ) [ 00]
icmp_ln52_15           (icmp             ) [ 00]
tmp_53                 (bitselect        ) [ 00]
tmp_54                 (bitselect        ) [ 00]
or_ln52_23             (or               ) [ 00]
and_ln52_8             (and              ) [ 00]
zext_ln52_7            (zext             ) [ 00]
add_ln52_7             (add              ) [ 00]
tmp_55                 (partselect       ) [ 00]
icmp_ln52_16           (icmp             ) [ 00]
tmp_56                 (bitselect        ) [ 00]
not_tmp_58             (xor              ) [ 00]
and_ln52_18            (or               ) [ 00]
empty_44               (and              ) [ 00]
or_ln52_24             (or               ) [ 00]
xor_ln52_7             (xor              ) [ 00]
or_ln52_25             (or               ) [ 00]
select_ln52_23         (select           ) [ 00]
select_ln52_24         (select           ) [ 00]
select_ln52_25         (select           ) [ 00]
out_data_7             (select           ) [ 00]
or_ln57_s              (bitconcatenate   ) [ 00]
write_ln57             (write            ) [ 00]
i                      (add              ) [ 00]
icmp_ln41              (icmp             ) [ 01]
store_ln41             (store            ) [ 00]
br_ln41                (br               ) [ 00]
ret_ln59               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer5_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer7_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer7_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i76P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i76.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i6.i6.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="i1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="layer5_out_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="76" slack="0"/>
<pin id="122" dir="0" index="1" bw="76" slack="0"/>
<pin id="123" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer5_out_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln57_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="0"/>
<pin id="129" dir="0" index="2" bw="24" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i1_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln44_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="76" slack="0"/>
<pin id="143" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln44_6_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="19" slack="0"/>
<pin id="147" dir="0" index="1" bw="76" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="0" index="3" bw="7" slack="0"/>
<pin id="150" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_6/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln44_7_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="19" slack="0"/>
<pin id="157" dir="0" index="1" bw="76" slack="0"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="0" index="3" bw="7" slack="0"/>
<pin id="160" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_7/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln44_8_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="19" slack="0"/>
<pin id="167" dir="0" index="1" bw="76" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="0"/>
<pin id="169" dir="0" index="3" bw="8" slack="0"/>
<pin id="170" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_8/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln51_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="19" slack="0"/>
<pin id="177" dir="0" index="1" bw="19" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="76" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="0" index="1" bw="76" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="0" index="3" bw="5" slack="0"/>
<pin id="194" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_33_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="76" slack="0"/>
<pin id="202" dir="0" index="2" bw="3" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="trunc_ln52_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="76" slack="0"/>
<pin id="209" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln52_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_34_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="76" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_35_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="76" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="or_ln52_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="and_ln52_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln52_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln52_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="0" index="1" bw="76" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="0" index="3" bw="6" slack="0"/>
<pin id="260" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln52_10_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="0" index="1" bw="9" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_10/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_36_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="6" slack="0"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="not_tmp_37_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_37/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="and_ln52_13_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln52_13/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="empty_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="or_ln52_15_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_15/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="xor_ln52_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="or_ln52_16_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_16/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln52_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="6" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln52_15_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="6" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_15/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="select_ln52_16_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="6" slack="0"/>
<pin id="334" dir="0" index="2" bw="6" slack="0"/>
<pin id="335" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_16/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="out_data_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="0" index="2" bw="6" slack="0"/>
<pin id="343" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln51_5_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="19" slack="0"/>
<pin id="349" dir="0" index="1" bw="19" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_5/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_37_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="76" slack="0"/>
<pin id="356" dir="0" index="2" bw="7" slack="0"/>
<pin id="357" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln52_6_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="0"/>
<pin id="363" dir="0" index="1" bw="76" slack="0"/>
<pin id="364" dir="0" index="2" bw="6" slack="0"/>
<pin id="365" dir="0" index="3" bw="6" slack="0"/>
<pin id="366" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_6/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_38_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="76" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_32_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="0" index="1" bw="76" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="0" index="3" bw="6" slack="0"/>
<pin id="384" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln52_11_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="0"/>
<pin id="391" dir="0" index="1" bw="3" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_11/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_39_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="76" slack="0"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_40_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="76" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="or_ln52_17_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_17/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="and_ln52_6_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_6/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln52_5_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_5/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln52_5_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_5/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_41_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="0"/>
<pin id="435" dir="0" index="1" bw="76" slack="0"/>
<pin id="436" dir="0" index="2" bw="6" slack="0"/>
<pin id="437" dir="0" index="3" bw="7" slack="0"/>
<pin id="438" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln52_12_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="9" slack="0"/>
<pin id="445" dir="0" index="1" bw="9" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_12/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_42_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="6" slack="0"/>
<pin id="452" dir="0" index="2" bw="4" slack="0"/>
<pin id="453" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="not_tmp_44_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_44/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="and_ln52_15_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln52_15/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="empty_42_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_42/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="or_ln52_18_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_18/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="xor_ln52_5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_5/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="or_ln52_19_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_19/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln52_17_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="6" slack="0"/>
<pin id="496" dir="0" index="2" bw="6" slack="0"/>
<pin id="497" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_17/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="select_ln52_18_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="6" slack="0"/>
<pin id="504" dir="0" index="2" bw="6" slack="0"/>
<pin id="505" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_18/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln52_19_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="6" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_19/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="out_data_5_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="6" slack="0"/>
<pin id="520" dir="0" index="2" bw="6" slack="0"/>
<pin id="521" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_5/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln51_6_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="19" slack="0"/>
<pin id="527" dir="0" index="1" bw="19" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_6/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_43_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="76" slack="0"/>
<pin id="534" dir="0" index="2" bw="7" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln52_7_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="0"/>
<pin id="541" dir="0" index="1" bw="76" slack="0"/>
<pin id="542" dir="0" index="2" bw="7" slack="0"/>
<pin id="543" dir="0" index="3" bw="7" slack="0"/>
<pin id="544" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_7/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_44_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="76" slack="0"/>
<pin id="552" dir="0" index="2" bw="7" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_45_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="0"/>
<pin id="559" dir="0" index="1" bw="76" slack="0"/>
<pin id="560" dir="0" index="2" bw="7" slack="0"/>
<pin id="561" dir="0" index="3" bw="7" slack="0"/>
<pin id="562" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="icmp_ln52_13_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="3" slack="0"/>
<pin id="569" dir="0" index="1" bw="3" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_13/1 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_46_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="76" slack="0"/>
<pin id="576" dir="0" index="2" bw="7" slack="0"/>
<pin id="577" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_47_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="76" slack="0"/>
<pin id="584" dir="0" index="2" bw="7" slack="0"/>
<pin id="585" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="or_ln52_20_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_20/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="and_ln52_7_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_7/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln52_6_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_6/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln52_6_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="6" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_6/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_48_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="0"/>
<pin id="613" dir="0" index="1" bw="76" slack="0"/>
<pin id="614" dir="0" index="2" bw="7" slack="0"/>
<pin id="615" dir="0" index="3" bw="7" slack="0"/>
<pin id="616" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln52_14_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="0"/>
<pin id="623" dir="0" index="1" bw="9" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_14/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_49_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="6" slack="0"/>
<pin id="630" dir="0" index="2" bw="4" slack="0"/>
<pin id="631" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/1 "/>
</bind>
</comp>

<comp id="635" class="1004" name="not_tmp_51_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_51/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="and_ln52_17_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln52_17/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="empty_43_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_43/1 "/>
</bind>
</comp>

<comp id="653" class="1004" name="or_ln52_21_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_21/1 "/>
</bind>
</comp>

<comp id="659" class="1004" name="xor_ln52_6_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_6/1 "/>
</bind>
</comp>

<comp id="665" class="1004" name="or_ln52_22_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_22/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="select_ln52_20_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="6" slack="0"/>
<pin id="674" dir="0" index="2" bw="6" slack="0"/>
<pin id="675" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_20/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="select_ln52_21_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="6" slack="0"/>
<pin id="682" dir="0" index="2" bw="6" slack="0"/>
<pin id="683" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_21/1 "/>
</bind>
</comp>

<comp id="687" class="1004" name="select_ln52_22_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="6" slack="0"/>
<pin id="690" dir="0" index="2" bw="6" slack="0"/>
<pin id="691" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_22/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="out_data_6_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="6" slack="0"/>
<pin id="698" dir="0" index="2" bw="6" slack="0"/>
<pin id="699" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_6/1 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln51_7_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="19" slack="0"/>
<pin id="705" dir="0" index="1" bw="19" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_7/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_50_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="76" slack="0"/>
<pin id="712" dir="0" index="2" bw="8" slack="0"/>
<pin id="713" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="trunc_ln52_8_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="6" slack="0"/>
<pin id="719" dir="0" index="1" bw="76" slack="0"/>
<pin id="720" dir="0" index="2" bw="7" slack="0"/>
<pin id="721" dir="0" index="3" bw="8" slack="0"/>
<pin id="722" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_8/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_51_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="76" slack="0"/>
<pin id="730" dir="0" index="2" bw="7" slack="0"/>
<pin id="731" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_52_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="3" slack="0"/>
<pin id="737" dir="0" index="1" bw="76" slack="0"/>
<pin id="738" dir="0" index="2" bw="7" slack="0"/>
<pin id="739" dir="0" index="3" bw="7" slack="0"/>
<pin id="740" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/1 "/>
</bind>
</comp>

<comp id="745" class="1004" name="icmp_ln52_15_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="3" slack="0"/>
<pin id="747" dir="0" index="1" bw="3" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_15/1 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_53_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="76" slack="0"/>
<pin id="754" dir="0" index="2" bw="8" slack="0"/>
<pin id="755" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/1 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_54_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="76" slack="0"/>
<pin id="762" dir="0" index="2" bw="7" slack="0"/>
<pin id="763" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/1 "/>
</bind>
</comp>

<comp id="767" class="1004" name="or_ln52_23_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_23/1 "/>
</bind>
</comp>

<comp id="773" class="1004" name="and_ln52_8_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_8/1 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln52_7_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_7/1 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln52_7_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="6" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_7/1 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_55_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="9" slack="0"/>
<pin id="791" dir="0" index="1" bw="76" slack="0"/>
<pin id="792" dir="0" index="2" bw="8" slack="0"/>
<pin id="793" dir="0" index="3" bw="8" slack="0"/>
<pin id="794" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="799" class="1004" name="icmp_ln52_16_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="9" slack="0"/>
<pin id="801" dir="0" index="1" bw="9" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_16/1 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_56_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="6" slack="0"/>
<pin id="808" dir="0" index="2" bw="4" slack="0"/>
<pin id="809" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="813" class="1004" name="not_tmp_58_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_58/1 "/>
</bind>
</comp>

<comp id="819" class="1004" name="and_ln52_18_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln52_18/1 "/>
</bind>
</comp>

<comp id="825" class="1004" name="empty_44_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_44/1 "/>
</bind>
</comp>

<comp id="831" class="1004" name="or_ln52_24_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_24/1 "/>
</bind>
</comp>

<comp id="837" class="1004" name="xor_ln52_7_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_7/1 "/>
</bind>
</comp>

<comp id="843" class="1004" name="or_ln52_25_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_25/1 "/>
</bind>
</comp>

<comp id="849" class="1004" name="select_ln52_23_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="6" slack="0"/>
<pin id="852" dir="0" index="2" bw="6" slack="0"/>
<pin id="853" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_23/1 "/>
</bind>
</comp>

<comp id="857" class="1004" name="select_ln52_24_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="6" slack="0"/>
<pin id="860" dir="0" index="2" bw="6" slack="0"/>
<pin id="861" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_24/1 "/>
</bind>
</comp>

<comp id="865" class="1004" name="select_ln52_25_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="6" slack="0"/>
<pin id="868" dir="0" index="2" bw="6" slack="0"/>
<pin id="869" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_25/1 "/>
</bind>
</comp>

<comp id="873" class="1004" name="out_data_7_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="6" slack="0"/>
<pin id="876" dir="0" index="2" bw="6" slack="0"/>
<pin id="877" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_7/1 "/>
</bind>
</comp>

<comp id="881" class="1004" name="or_ln57_s_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="24" slack="0"/>
<pin id="883" dir="0" index="1" bw="6" slack="0"/>
<pin id="884" dir="0" index="2" bw="6" slack="0"/>
<pin id="885" dir="0" index="3" bw="6" slack="0"/>
<pin id="886" dir="0" index="4" bw="6" slack="0"/>
<pin id="887" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln57_s/1 "/>
</bind>
</comp>

<comp id="894" class="1004" name="i_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="900" class="1004" name="icmp_ln41_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="8" slack="0"/>
<pin id="903" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="906" class="1004" name="store_ln41_store_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="8" slack="0"/>
<pin id="909" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="911" class="1005" name="i1_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="110" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="120" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="120" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="120" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="120" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="179"><net_src comp="141" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="120" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="120" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="120" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="120" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="58" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="120" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="120" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="211" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="199" pin="3"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="189" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="120" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="269"><net_src comp="255" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="64" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="66" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="249" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="68" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="217" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="70" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="271" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="265" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="181" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="291" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="70" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="181" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="181" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="72" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="249" pin="2"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="297" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="315" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="74" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="309" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="323" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="249" pin="2"/><net_sink comp="331" pin=2"/></net>

<net id="344"><net_src comp="175" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="331" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="72" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="145" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="44" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="46" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="120" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="34" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="367"><net_src comp="50" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="120" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="76" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="78" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="120" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="80" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="385"><net_src comp="82" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="120" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="32" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="84" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="393"><net_src comp="379" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="58" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="46" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="120" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="78" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="46" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="120" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="76" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="389" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="371" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="361" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="60" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="120" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="86" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="34" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="447"><net_src comp="433" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="64" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="66" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="427" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="68" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="395" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="70" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="449" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="443" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="353" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="469" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="70" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="353" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="353" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="72" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="427" pin="2"/><net_sink comp="493" pin=2"/></net>

<net id="506"><net_src comp="475" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="493" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="74" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="514"><net_src comp="487" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="501" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="427" pin="2"/><net_sink comp="509" pin=2"/></net>

<net id="522"><net_src comp="347" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="509" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="72" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="155" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="44" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="46" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="120" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="38" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="545"><net_src comp="50" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="120" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="88" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="90" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="554"><net_src comp="46" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="120" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="92" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="563"><net_src comp="82" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="120" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="36" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="566"><net_src comp="94" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="571"><net_src comp="557" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="58" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="46" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="120" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="90" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="586"><net_src comp="46" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="120" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="88" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="581" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="567" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="549" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="539" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="617"><net_src comp="60" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="120" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="96" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="38" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="625"><net_src comp="611" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="64" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="632"><net_src comp="66" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="605" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="68" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="639"><net_src comp="573" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="70" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="627" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="635" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="621" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="531" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="647" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="70" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="531" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="676"><net_src comp="531" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="72" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="605" pin="2"/><net_sink comp="671" pin=2"/></net>

<net id="684"><net_src comp="653" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="671" pin="3"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="74" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="692"><net_src comp="665" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="679" pin="3"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="605" pin="2"/><net_sink comp="687" pin=2"/></net>

<net id="700"><net_src comp="525" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="687" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="72" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="707"><net_src comp="165" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="44" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="46" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="120" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="42" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="723"><net_src comp="50" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="120" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="98" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="100" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="732"><net_src comp="46" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="120" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="102" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="741"><net_src comp="82" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="120" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="40" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="744"><net_src comp="104" pin="0"/><net_sink comp="735" pin=3"/></net>

<net id="749"><net_src comp="735" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="58" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="756"><net_src comp="46" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="120" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="100" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="764"><net_src comp="46" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="120" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="98" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="771"><net_src comp="759" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="745" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="727" pin="3"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="773" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="717" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="779" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="795"><net_src comp="60" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="120" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="106" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="42" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="803"><net_src comp="789" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="64" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="810"><net_src comp="66" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="783" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="68" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="817"><net_src comp="751" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="70" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="805" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="813" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="799" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="819" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="709" pin="3"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="825" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="70" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="709" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="837" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="854"><net_src comp="709" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="72" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="783" pin="2"/><net_sink comp="849" pin=2"/></net>

<net id="862"><net_src comp="831" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="863"><net_src comp="849" pin="3"/><net_sink comp="857" pin=1"/></net>

<net id="864"><net_src comp="74" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="870"><net_src comp="843" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="857" pin="3"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="783" pin="2"/><net_sink comp="865" pin=2"/></net>

<net id="878"><net_src comp="703" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="865" pin="3"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="72" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="888"><net_src comp="108" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="873" pin="3"/><net_sink comp="881" pin=1"/></net>

<net id="890"><net_src comp="695" pin="3"/><net_sink comp="881" pin=2"/></net>

<net id="891"><net_src comp="517" pin="3"/><net_sink comp="881" pin=3"/></net>

<net id="892"><net_src comp="339" pin="3"/><net_sink comp="881" pin=4"/></net>

<net id="893"><net_src comp="881" pin="5"/><net_sink comp="126" pin=2"/></net>

<net id="898"><net_src comp="138" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="112" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="138" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="114" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="910"><net_src comp="894" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="914"><net_src comp="116" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="917"><net_src comp="911" pin="1"/><net_sink comp="906" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer7_out | {1 }
 - Input state : 
	Port: relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> : layer5_out | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i1_load : 1
		icmp_ln51 : 1
		icmp_ln52 : 1
		or_ln52 : 2
		and_ln52 : 2
		zext_ln52 : 2
		add_ln52 : 3
		icmp_ln52_10 : 1
		tmp_36 : 4
		not_tmp_37 : 1
		and_ln52_13 : 5
		empty : 5
		or_ln52_15 : 5
		xor_ln52 : 5
		or_ln52_16 : 5
		select_ln52 : 4
		select_ln52_15 : 5
		select_ln52_16 : 5
		out_data : 6
		icmp_ln51_5 : 1
		icmp_ln52_11 : 1
		or_ln52_17 : 2
		and_ln52_6 : 2
		zext_ln52_5 : 2
		add_ln52_5 : 3
		icmp_ln52_12 : 1
		tmp_42 : 4
		not_tmp_44 : 1
		and_ln52_15 : 5
		empty_42 : 5
		or_ln52_18 : 5
		xor_ln52_5 : 5
		or_ln52_19 : 5
		select_ln52_17 : 4
		select_ln52_18 : 5
		select_ln52_19 : 5
		out_data_5 : 6
		icmp_ln51_6 : 1
		icmp_ln52_13 : 1
		or_ln52_20 : 2
		and_ln52_7 : 2
		zext_ln52_6 : 2
		add_ln52_6 : 3
		icmp_ln52_14 : 1
		tmp_49 : 4
		not_tmp_51 : 1
		and_ln52_17 : 5
		empty_43 : 5
		or_ln52_21 : 5
		xor_ln52_6 : 5
		or_ln52_22 : 5
		select_ln52_20 : 4
		select_ln52_21 : 5
		select_ln52_22 : 5
		out_data_6 : 6
		icmp_ln51_7 : 1
		icmp_ln52_15 : 1
		or_ln52_23 : 2
		and_ln52_8 : 2
		zext_ln52_7 : 2
		add_ln52_7 : 3
		icmp_ln52_16 : 1
		tmp_56 : 4
		not_tmp_58 : 1
		and_ln52_18 : 5
		empty_44 : 5
		or_ln52_24 : 5
		xor_ln52_7 : 5
		or_ln52_25 : 5
		select_ln52_23 : 4
		select_ln52_24 : 5
		select_ln52_25 : 5
		out_data_7 : 6
		or_ln57_s : 7
		write_ln57 : 8
		i : 2
		icmp_ln41 : 2
		store_ln41 : 3
		br_ln41 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln51_fu_175      |    0    |    26   |
|          |       icmp_ln52_fu_211      |    0    |    11   |
|          |     icmp_ln52_10_fu_265     |    0    |    16   |
|          |      icmp_ln51_5_fu_347     |    0    |    26   |
|          |     icmp_ln52_11_fu_389     |    0    |    11   |
|          |     icmp_ln52_12_fu_443     |    0    |    16   |
|   icmp   |      icmp_ln51_6_fu_525     |    0    |    26   |
|          |     icmp_ln52_13_fu_567     |    0    |    11   |
|          |     icmp_ln52_14_fu_621     |    0    |    16   |
|          |      icmp_ln51_7_fu_703     |    0    |    26   |
|          |     icmp_ln52_15_fu_745     |    0    |    11   |
|          |     icmp_ln52_16_fu_799     |    0    |    16   |
|          |       icmp_ln41_fu_900      |    0    |    15   |
|----------|-----------------------------|---------|---------|
|          |      select_ln52_fu_315     |    0    |    6    |
|          |    select_ln52_15_fu_323    |    0    |    6    |
|          |    select_ln52_16_fu_331    |    0    |    6    |
|          |       out_data_fu_339       |    0    |    6    |
|          |    select_ln52_17_fu_493    |    0    |    6    |
|          |    select_ln52_18_fu_501    |    0    |    6    |
|          |    select_ln52_19_fu_509    |    0    |    6    |
|  select  |      out_data_5_fu_517      |    0    |    6    |
|          |    select_ln52_20_fu_671    |    0    |    6    |
|          |    select_ln52_21_fu_679    |    0    |    6    |
|          |    select_ln52_22_fu_687    |    0    |    6    |
|          |      out_data_6_fu_695      |    0    |    6    |
|          |    select_ln52_23_fu_849    |    0    |    6    |
|          |    select_ln52_24_fu_857    |    0    |    6    |
|          |    select_ln52_25_fu_865    |    0    |    6    |
|          |      out_data_7_fu_873      |    0    |    6    |
|----------|-----------------------------|---------|---------|
|          |       add_ln52_fu_249       |    0    |    14   |
|          |      add_ln52_5_fu_427      |    0    |    14   |
|    add   |      add_ln52_6_fu_605      |    0    |    14   |
|          |      add_ln52_7_fu_783      |    0    |    14   |
|          |           i_fu_894          |    0    |    15   |
|----------|-----------------------------|---------|---------|
|          |        or_ln52_fu_233       |    0    |    2    |
|          |      and_ln52_13_fu_285     |    0    |    2    |
|          |      or_ln52_15_fu_297      |    0    |    2    |
|          |      or_ln52_16_fu_309      |    0    |    2    |
|          |      or_ln52_17_fu_411      |    0    |    2    |
|          |      and_ln52_15_fu_463     |    0    |    2    |
|          |      or_ln52_18_fu_475      |    0    |    2    |
|    or    |      or_ln52_19_fu_487      |    0    |    2    |
|          |      or_ln52_20_fu_589      |    0    |    2    |
|          |      and_ln52_17_fu_641     |    0    |    2    |
|          |      or_ln52_21_fu_653      |    0    |    2    |
|          |      or_ln52_22_fu_665      |    0    |    2    |
|          |      or_ln52_23_fu_767      |    0    |    2    |
|          |      and_ln52_18_fu_819     |    0    |    2    |
|          |      or_ln52_24_fu_831      |    0    |    2    |
|          |      or_ln52_25_fu_843      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |       and_ln52_fu_239       |    0    |    2    |
|          |         empty_fu_291        |    0    |    2    |
|          |      and_ln52_6_fu_417      |    0    |    2    |
|    and   |       empty_42_fu_469       |    0    |    2    |
|          |      and_ln52_7_fu_595      |    0    |    2    |
|          |       empty_43_fu_647       |    0    |    2    |
|          |      and_ln52_8_fu_773      |    0    |    2    |
|          |       empty_44_fu_825       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |      not_tmp_37_fu_279      |    0    |    2    |
|          |       xor_ln52_fu_303       |    0    |    2    |
|          |      not_tmp_44_fu_457      |    0    |    2    |
|    xor   |      xor_ln52_5_fu_481      |    0    |    2    |
|          |      not_tmp_51_fu_635      |    0    |    2    |
|          |      xor_ln52_6_fu_659      |    0    |    2    |
|          |      not_tmp_58_fu_813      |    0    |    2    |
|          |      xor_ln52_7_fu_837      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | layer5_out_read_read_fu_120 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln57_write_fu_126   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln44_fu_141      |    0    |    0    |
|          |      trunc_ln52_fu_207      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     trunc_ln44_6_fu_145     |    0    |    0    |
|          |     trunc_ln44_7_fu_155     |    0    |    0    |
|          |     trunc_ln44_8_fu_165     |    0    |    0    |
|          |       trunc_ln2_fu_189      |    0    |    0    |
|          |         tmp_s_fu_255        |    0    |    0    |
|          |     trunc_ln52_6_fu_361     |    0    |    0    |
|partselect|        tmp_32_fu_379        |    0    |    0    |
|          |        tmp_41_fu_433        |    0    |    0    |
|          |     trunc_ln52_7_fu_539     |    0    |    0    |
|          |        tmp_45_fu_557        |    0    |    0    |
|          |        tmp_48_fu_611        |    0    |    0    |
|          |     trunc_ln52_8_fu_717     |    0    |    0    |
|          |        tmp_52_fu_735        |    0    |    0    |
|          |        tmp_55_fu_789        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_181         |    0    |    0    |
|          |        tmp_33_fu_199        |    0    |    0    |
|          |        tmp_34_fu_217        |    0    |    0    |
|          |        tmp_35_fu_225        |    0    |    0    |
|          |        tmp_36_fu_271        |    0    |    0    |
|          |        tmp_37_fu_353        |    0    |    0    |
|          |        tmp_38_fu_371        |    0    |    0    |
|          |        tmp_39_fu_395        |    0    |    0    |
|          |        tmp_40_fu_403        |    0    |    0    |
| bitselect|        tmp_42_fu_449        |    0    |    0    |
|          |        tmp_43_fu_531        |    0    |    0    |
|          |        tmp_44_fu_549        |    0    |    0    |
|          |        tmp_46_fu_573        |    0    |    0    |
|          |        tmp_47_fu_581        |    0    |    0    |
|          |        tmp_49_fu_627        |    0    |    0    |
|          |        tmp_50_fu_709        |    0    |    0    |
|          |        tmp_51_fu_727        |    0    |    0    |
|          |        tmp_53_fu_751        |    0    |    0    |
|          |        tmp_54_fu_759        |    0    |    0    |
|          |        tmp_56_fu_805        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln52_fu_245      |    0    |    0    |
|   zext   |      zext_ln52_5_fu_423     |    0    |    0    |
|          |      zext_ln52_6_fu_601     |    0    |    0    |
|          |      zext_ln52_7_fu_779     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|       or_ln57_s_fu_881      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   458   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i1_reg_911|    8   |
+----------+--------+
|   Total  |    8   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   458  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |    8   |   458  |
+-----------+--------+--------+
