
XMC4800_CAN_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005144  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  1ffe8000  1ffe8000  00018000  2**0
                  ALLOC
  2 .data         00000050  1ffe8800  0c005144  00010800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000006ac  1ffe8850  0c005194  00010850  2**2
                  ALLOC
  4 USB_RAM       00000e00  20000000  20000000  00018000  2**2
                  ALLOC
  5 .no_init      00000014  2003ffc0  2003ffc0  00017fc0  2**2
                  ALLOC
  6 .debug_aranges 00000b30  00000000  00000000  00010850  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0001cf59  00000000  00000000  00011380  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000032fb  00000000  00000000  0002e2d9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00006b2b  00000000  00000000  000315d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00002cdc  00000000  00000000  00038100  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00007a65  00000000  00000000  0003addc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00005a24  00000000  00000000  00042841  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000990  00000000  00000000  00048265  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000005a7  00000000  00000000  00048bf5  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 88 fe 1f 01 02 00 08 99 02 00 08 99 02 00 08     ................
 8000010:	99 02 00 08 99 02 00 08 99 02 00 08 00 00 00 00     ................
	...
 800002c:	99 02 00 08 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800003c:	a5 4b 00 08 99 02 00 08 99 02 00 08 99 02 00 08     .K..............
 800004c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800005c:	99 02 00 08 99 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800007c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800008c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800009c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ac:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000bc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000cc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000dc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ec:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000fc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800010c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800011c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800012c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800013c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800014c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800015c:	99 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800017c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800018c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800019c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001ac:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001bc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001cc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001dc:	00 00 00 00 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001ec:	85 3d 00 08 99 02 00 08 99 02 00 08 99 02 00 08     .=..............
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000200:	f8df d074 	ldr.w	sp, [pc, #116]	; 8000278 <__zero_table_end__>

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 8000204:	481d      	ldr	r0, [pc, #116]	; (800027c <__zero_table_end__+0x4>)
    blx  r0
 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c1d      	ldr	r4, [pc, #116]	; (8000280 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d1e      	ldr	r5, [pc, #120]	; (8000284 <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b18      	ldr	r3, [pc, #96]	; (8000288 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c19      	ldr	r4, [pc, #100]	; (800028c <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	4814      	ldr	r0, [pc, #80]	; (8000294 <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c005144 	.word	0x0c005144
 800024c:	1ffe8800 	.word	0x1ffe8800
 8000250:	00000050 	.word	0x00000050
 8000254:	0c005144 	.word	0x0c005144
 8000258:	1ffe8800 	.word	0x1ffe8800
 800025c:	00000000 	.word	0x00000000

08000260 <__copy_table_end__>:
 8000260:	1ffe8850 	.word	0x1ffe8850
 8000264:	000006ac 	.word	0x000006ac
 8000268:	20000000 	.word	0x20000000
 800026c:	00000e00 	.word	0x00000e00
 8000270:	20000e00 	.word	0x20000e00
 8000274:	00000000 	.word	0x00000000

08000278 <__zero_table_end__>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000278:	1ffe8800 	.word	0x1ffe8800

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 800027c:	0800029d 	.word	0x0800029d
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000280:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 8000284:	08000260 	.word	0x08000260
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000288:	08000260 	.word	0x08000260
	ldr	r4, =__zero_table_end__
 800028c:	08000278 	.word	0x08000278
	b	.L_loop2
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 8000290:	08004d8d 	.word	0x08004d8d
    blx  r0
#endif

    ldr  r0, =main
 8000294:	08004cb5 	.word	0x08004cb5

08000298 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 8000298:	e7fe      	b.n	8000298 <BusFault_Handler>
	...

0800029c <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 800029c:	b598      	push	{r3, r4, r7, lr}
 800029e:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 80002a0:	4a05      	ldr	r2, [pc, #20]	; (80002b8 <SystemInit+0x1c>)
 80002a2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80002a6:	4614      	mov	r4, r2
 80002a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 80002ae:	f004 fae5 	bl	800487c <SystemCoreSetup>
  SystemCoreClockSetup();
 80002b2:	f004 fb61 	bl	8004978 <SystemCoreClockSetup>
}
 80002b6:	bd98      	pop	{r3, r4, r7, pc}
 80002b8:	2003ffc4 	.word	0x2003ffc4

080002bc <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b084      	sub	sp, #16
 80002c0:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80002c2:	4b2f      	ldr	r3, [pc, #188]	; (8000380 <SystemCoreClockUpdate+0xc4>)
 80002c4:	68db      	ldr	r3, [r3, #12]
 80002c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d03e      	beq.n	800034c <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 80002ce:	4b2d      	ldr	r3, [pc, #180]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 80002d0:	68db      	ldr	r3, [r3, #12]
 80002d2:	f003 0301 	and.w	r3, r3, #1
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d002      	beq.n	80002e0 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 80002da:	4b2b      	ldr	r3, [pc, #172]	; (8000388 <SystemCoreClockUpdate+0xcc>)
 80002dc:	60fb      	str	r3, [r7, #12]
 80002de:	e002      	b.n	80002e6 <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 80002e0:	f004 fb2c 	bl	800493c <OSCHP_GetFrequency>
 80002e4:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80002e6:	4b27      	ldr	r3, [pc, #156]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	f003 0304 	and.w	r3, r3, #4
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d020      	beq.n	8000334 <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 80002f2:	4b24      	ldr	r3, [pc, #144]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 80002f4:	689b      	ldr	r3, [r3, #8]
 80002f6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80002fa:	0e1b      	lsrs	r3, r3, #24
 80002fc:	3301      	adds	r3, #1
 80002fe:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8000300:	4b20      	ldr	r3, [pc, #128]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 8000302:	689b      	ldr	r3, [r3, #8]
 8000304:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000308:	0a1b      	lsrs	r3, r3, #8
 800030a:	3301      	adds	r3, #1
 800030c:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 800030e:	4b1d      	ldr	r3, [pc, #116]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 8000310:	689b      	ldr	r3, [r3, #8]
 8000312:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000316:	0c1b      	lsrs	r3, r3, #16
 8000318:	3301      	adds	r3, #1
 800031a:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 800031c:	68bb      	ldr	r3, [r7, #8]
 800031e:	683a      	ldr	r2, [r7, #0]
 8000320:	fb02 f303 	mul.w	r3, r2, r3
 8000324:	68fa      	ldr	r2, [r7, #12]
 8000326:	fbb2 f3f3 	udiv	r3, r2, r3
 800032a:	687a      	ldr	r2, [r7, #4]
 800032c:	fb02 f303 	mul.w	r3, r2, r3
 8000330:	60fb      	str	r3, [r7, #12]
 8000332:	e00d      	b.n	8000350 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 8000334:	4b13      	ldr	r3, [pc, #76]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 8000336:	689b      	ldr	r3, [r3, #8]
 8000338:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800033c:	3301      	adds	r3, #1
 800033e:	603b      	str	r3, [r7, #0]

      temp = (temp / kdiv);
 8000340:	68fa      	ldr	r2, [r7, #12]
 8000342:	683b      	ldr	r3, [r7, #0]
 8000344:	fbb2 f3f3 	udiv	r3, r2, r3
 8000348:	60fb      	str	r3, [r7, #12]
 800034a:	e001      	b.n	8000350 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */
    temp = OFI_FREQUENCY;
 800034c:	4b0e      	ldr	r3, [pc, #56]	; (8000388 <SystemCoreClockUpdate+0xcc>)
 800034e:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8000350:	4b0b      	ldr	r3, [pc, #44]	; (8000380 <SystemCoreClockUpdate+0xc4>)
 8000352:	68db      	ldr	r3, [r3, #12]
 8000354:	b2db      	uxtb	r3, r3
 8000356:	3301      	adds	r3, #1
 8000358:	68fa      	ldr	r2, [r7, #12]
 800035a:	fbb2 f3f3 	udiv	r3, r2, r3
 800035e:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8000360:	4b07      	ldr	r3, [pc, #28]	; (8000380 <SystemCoreClockUpdate+0xc4>)
 8000362:	691b      	ldr	r3, [r3, #16]
 8000364:	f003 0301 	and.w	r3, r3, #1
 8000368:	3301      	adds	r3, #1
 800036a:	68fa      	ldr	r2, [r7, #12]
 800036c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000370:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 8000372:	4a06      	ldr	r2, [pc, #24]	; (800038c <SystemCoreClockUpdate+0xd0>)
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	6013      	str	r3, [r2, #0]
}
 8000378:	3710      	adds	r7, #16
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	50004600 	.word	0x50004600
 8000384:	50004710 	.word	0x50004710
 8000388:	016e3600 	.word	0x016e3600
 800038c:	2003ffc0 	.word	0x2003ffc0

08000390 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 8000390:	b480      	push	{r7}
 8000392:	b085      	sub	sp, #20
 8000394:	af00      	add	r7, sp, #0
 8000396:	60f8      	str	r0, [r7, #12]
 8000398:	460b      	mov	r3, r1
 800039a:	607a      	str	r2, [r7, #4]
 800039c:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));

  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 800039e:	7afb      	ldrb	r3, [r7, #11]
 80003a0:	089b      	lsrs	r3, r3, #2
 80003a2:	b2db      	uxtb	r3, r3
 80003a4:	4618      	mov	r0, r3
 80003a6:	7afb      	ldrb	r3, [r7, #11]
 80003a8:	089b      	lsrs	r3, r3, #2
 80003aa:	b2db      	uxtb	r3, r3
 80003ac:	461a      	mov	r2, r3
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	3204      	adds	r2, #4
 80003b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80003b6:	7afb      	ldrb	r3, [r7, #11]
 80003b8:	f003 0303 	and.w	r3, r3, #3
 80003bc:	00db      	lsls	r3, r3, #3
 80003be:	4619      	mov	r1, r3
 80003c0:	23f8      	movs	r3, #248	; 0xf8
 80003c2:	408b      	lsls	r3, r1
 80003c4:	43db      	mvns	r3, r3
 80003c6:	ea02 0103 	and.w	r1, r2, r3
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	1d02      	adds	r2, r0, #4
 80003ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80003d6:	7afb      	ldrb	r3, [r7, #11]
 80003d8:	005b      	lsls	r3, r3, #1
 80003da:	4619      	mov	r1, r3
 80003dc:	2303      	movs	r3, #3
 80003de:	408b      	lsls	r3, r1
 80003e0:	43db      	mvns	r3, r3
 80003e2:	401a      	ands	r2, r3
 80003e4:	68fb      	ldr	r3, [r7, #12]
 80003e6:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 80003e8:	68fb      	ldr	r3, [r7, #12]
 80003ea:	4a3a      	ldr	r2, [pc, #232]	; (80004d4 <XMC_GPIO_Init+0x144>)
 80003ec:	4293      	cmp	r3, r2
 80003ee:	d003      	beq.n	80003f8 <XMC_GPIO_Init+0x68>
 80003f0:	68fb      	ldr	r3, [r7, #12]
 80003f2:	4a39      	ldr	r2, [pc, #228]	; (80004d8 <XMC_GPIO_Init+0x148>)
 80003f4:	4293      	cmp	r3, r2
 80003f6:	d10a      	bne.n	800040e <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80003fc:	7afb      	ldrb	r3, [r7, #11]
 80003fe:	2101      	movs	r1, #1
 8000400:	fa01 f303 	lsl.w	r3, r1, r3
 8000404:	43db      	mvns	r3, r3
 8000406:	401a      	ands	r2, r3
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	661a      	str	r2, [r3, #96]	; 0x60
 800040c:	e042      	b.n	8000494 <XMC_GPIO_Init+0x104>
  }
  else
  {
    if ((config->mode & XMC_GPIO_MODE_OE) != 0)
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	781b      	ldrb	r3, [r3, #0]
 8000412:	b2db      	uxtb	r3, r3
 8000414:	b25b      	sxtb	r3, r3
 8000416:	2b00      	cmp	r3, #0
 8000418:	da3c      	bge.n	8000494 <XMC_GPIO_Init+0x104>
    {
      /* If output is enabled */

      /* Set output level */
      port->OMR = (uint32_t)config->output_level << pin;
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	685a      	ldr	r2, [r3, #4]
 800041e:	7afb      	ldrb	r3, [r7, #11]
 8000420:	409a      	lsls	r2, r3
 8000422:	68fb      	ldr	r3, [r7, #12]
 8000424:	605a      	str	r2, [r3, #4]

      /* Set output driver strength */
      port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8000426:	7afb      	ldrb	r3, [r7, #11]
 8000428:	08db      	lsrs	r3, r3, #3
 800042a:	b2db      	uxtb	r3, r3
 800042c:	4618      	mov	r0, r3
 800042e:	7afb      	ldrb	r3, [r7, #11]
 8000430:	08db      	lsrs	r3, r3, #3
 8000432:	b2db      	uxtb	r3, r3
 8000434:	461a      	mov	r2, r3
 8000436:	68fb      	ldr	r3, [r7, #12]
 8000438:	3210      	adds	r2, #16
 800043a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800043e:	7afb      	ldrb	r3, [r7, #11]
 8000440:	f003 0307 	and.w	r3, r3, #7
 8000444:	009b      	lsls	r3, r3, #2
 8000446:	4619      	mov	r1, r3
 8000448:	2307      	movs	r3, #7
 800044a:	408b      	lsls	r3, r1
 800044c:	43db      	mvns	r3, r3
 800044e:	ea02 0103 	and.w	r1, r2, r3
 8000452:	68fb      	ldr	r3, [r7, #12]
 8000454:	f100 0210 	add.w	r2, r0, #16
 8000458:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 800045c:	7afb      	ldrb	r3, [r7, #11]
 800045e:	08db      	lsrs	r3, r3, #3
 8000460:	b2db      	uxtb	r3, r3
 8000462:	4618      	mov	r0, r3
 8000464:	7afb      	ldrb	r3, [r7, #11]
 8000466:	08db      	lsrs	r3, r3, #3
 8000468:	b2db      	uxtb	r3, r3
 800046a:	461a      	mov	r2, r3
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	3210      	adds	r2, #16
 8000470:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	7a1b      	ldrb	r3, [r3, #8]
 8000478:	4619      	mov	r1, r3
 800047a:	7afb      	ldrb	r3, [r7, #11]
 800047c:	f003 0307 	and.w	r3, r3, #7
 8000480:	009b      	lsls	r3, r3, #2
 8000482:	fa01 f303 	lsl.w	r3, r1, r3
 8000486:	ea42 0103 	orr.w	r1, r2, r3
 800048a:	68fb      	ldr	r3, [r7, #12]
 800048c:	f100 0210 	add.w	r2, r0, #16
 8000490:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8000494:	7afb      	ldrb	r3, [r7, #11]
 8000496:	089b      	lsrs	r3, r3, #2
 8000498:	b2db      	uxtb	r3, r3
 800049a:	4618      	mov	r0, r3
 800049c:	7afb      	ldrb	r3, [r7, #11]
 800049e:	089b      	lsrs	r3, r3, #2
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	461a      	mov	r2, r3
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	3204      	adds	r2, #4
 80004a8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	4619      	mov	r1, r3
 80004b2:	7afb      	ldrb	r3, [r7, #11]
 80004b4:	f003 0303 	and.w	r3, r3, #3
 80004b8:	00db      	lsls	r3, r3, #3
 80004ba:	fa01 f303 	lsl.w	r3, r1, r3
 80004be:	ea42 0103 	orr.w	r1, r2, r3
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	1d02      	adds	r2, r0, #4
 80004c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80004ca:	3714      	adds	r7, #20
 80004cc:	46bd      	mov	sp, r7
 80004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d2:	4770      	bx	lr
 80004d4:	48028e00 	.word	0x48028e00
 80004d8:	48028f00 	.word	0x48028f00

080004dc <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0
  return (SCU_GENERAL->MIRRSTS);
 80004e0:	4b03      	ldr	r3, [pc, #12]	; (80004f0 <XMC_SCU_GetMirrorStatus+0x14>)
 80004e2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 80004e6:	4618      	mov	r0, r3
 80004e8:	46bd      	mov	sp, r7
 80004ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ee:	4770      	bx	lr
 80004f0:	50004000 	.word	0x50004000

080004f4 <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 80004fc:	f7ff fede 	bl	80002bc <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8000500:	4b0b      	ldr	r3, [pc, #44]	; (8000530 <XMC_SCU_lDelay+0x3c>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a0b      	ldr	r2, [pc, #44]	; (8000534 <XMC_SCU_lDelay+0x40>)
 8000506:	fba2 2303 	umull	r2, r3, r2, r3
 800050a:	0c9a      	lsrs	r2, r3, #18
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	fb02 f303 	mul.w	r3, r2, r3
 8000512:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 8000514:	2300      	movs	r3, #0
 8000516:	60fb      	str	r3, [r7, #12]
 8000518:	e003      	b.n	8000522 <XMC_SCU_lDelay+0x2e>
  {
    __NOP();
 800051a:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	3301      	adds	r3, #1
 8000520:	60fb      	str	r3, [r7, #12]
 8000522:	68fa      	ldr	r2, [r7, #12]
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	429a      	cmp	r2, r3
 8000528:	d3f7      	bcc.n	800051a <XMC_SCU_lDelay+0x26>
  {
    __NOP();
  }
}
 800052a:	3710      	adds	r7, #16
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}
 8000530:	2003ffc0 	.word	0x2003ffc0
 8000534:	431bde83 	.word	0x431bde83

08000538 <XMC_SCU_INTERUPT_GetEventStatus>:
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
}

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
  return (SCU_INTERRUPT->SRRAW);
 800053c:	4b03      	ldr	r3, [pc, #12]	; (800054c <XMC_SCU_INTERUPT_GetEventStatus+0x14>)
 800053e:	685b      	ldr	r3, [r3, #4]
}
 8000540:	4618      	mov	r0, r3
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	50004074 	.word	0x50004074

08000550 <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8000550:	b480      	push	{r7}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8000558:	4a03      	ldr	r2, [pc, #12]	; (8000568 <XMC_SCU_INTERRUPT_ClearEventStatus+0x18>)
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	60d3      	str	r3, [r2, #12]
}
 800055e:	370c      	adds	r7, #12
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr
 8000568:	50004074 	.word	0x50004074

0800056c <XMC_SCU_CLOCK_Init>:
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 800056c:	b5b0      	push	{r4, r5, r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af02      	add	r7, sp, #8
 8000572:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
             (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 8000574:	2000      	movs	r0, #0
 8000576:	f000 f8ad 	bl	80006d4 <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 800057a:	f000 fad3 	bl	8000b24 <XMC_SCU_HIB_EnableHibernateDomain>

  if (config->enable_osculp == true)
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	79db      	ldrb	r3, [r3, #7]
 8000582:	2b00      	cmp	r3, #0
 8000584:	d00a      	beq.n	800059c <XMC_SCU_CLOCK_Init+0x30>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 8000586:	f000 fb0b 	bl	8000ba0 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 800058a:	bf00      	nop
 800058c:	f000 faf6 	bl	8000b7c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 8000590:	4603      	mov	r3, r0
 8000592:	f083 0301 	eor.w	r3, r3, #1
 8000596:	b2db      	uxtb	r3, r3
 8000598:	2b00      	cmp	r3, #0
 800059a:	d1f7      	bne.n	800058c <XMC_SCU_CLOCK_Init+0x20>
  }

  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	7a5b      	ldrb	r3, [r3, #9]
 80005a0:	4618      	mov	r0, r3
 80005a2:	f000 f911 	bl	80007c8 <XMC_SCU_HIB_SetStandbyClockSource>
  while (XMC_SCU_GetMirrorStatus() != 0)
 80005a6:	bf00      	nop
 80005a8:	f7ff ff98 	bl	80004dc <XMC_SCU_GetMirrorStatus>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d1fa      	bne.n	80005a8 <XMC_SCU_CLOCK_Init+0x3c>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	7a1b      	ldrb	r3, [r3, #8]
 80005b6:	4618      	mov	r0, r3
 80005b8:	f000 fa76 	bl	8000aa8 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	7c1b      	ldrb	r3, [r3, #16]
 80005c0:	4618      	mov	r0, r3
 80005c2:	f000 f91f 	bl	8000804 <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	7c5b      	ldrb	r3, [r3, #17]
 80005ca:	4618      	mov	r0, r3
 80005cc:	f000 f942 	bl	8000854 <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	7c9b      	ldrb	r3, [r3, #18]
 80005d4:	4618      	mov	r0, r3
 80005d6:	f000 f929 	bl	800082c <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	7cdb      	ldrb	r3, [r3, #19]
 80005de:	4618      	mov	r0, r3
 80005e0:	f000 f94c 	bl	800087c <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	799b      	ldrb	r3, [r3, #6]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d00a      	beq.n	8000602 <XMC_SCU_CLOCK_Init+0x96>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 80005ec:	f000 fb10 	bl	8000c10 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while (XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 80005f0:	bf00      	nop
 80005f2:	f000 fb35 	bl	8000c60 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 80005f6:	4603      	mov	r3, r0
 80005f8:	f083 0301 	eor.w	r3, r3, #1
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d1f7      	bne.n	80005f2 <XMC_SCU_CLOCK_Init+0x86>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	78db      	ldrb	r3, [r3, #3]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d109      	bne.n	800061e <XMC_SCU_CLOCK_Init+0xb2>
  {
    /* Do not enable PLL Power Down Mode when the OSC Watchdog is enabled */
    if (config->enable_oschp == false)
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	799b      	ldrb	r3, [r3, #6]
 800060e:	f083 0301 	eor.w	r3, r3, #1
 8000612:	b2db      	uxtb	r3, r3
 8000614:	2b00      	cmp	r3, #0
 8000616:	d017      	beq.n	8000648 <XMC_SCU_CLOCK_Init+0xdc>
    {
      XMC_SCU_CLOCK_DisableSystemPll();
 8000618:	f000 fb46 	bl	8000ca8 <XMC_SCU_CLOCK_DisableSystemPll>
 800061c:	e014      	b.n	8000648 <XMC_SCU_CLOCK_Init+0xdc>
    }
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 800061e:	f000 fb33 	bl	8000c88 <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	8899      	ldrh	r1, [r3, #4]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	78da      	ldrb	r2, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	785b      	ldrb	r3, [r3, #1]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 800062e:	461d      	mov	r5, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	781b      	ldrb	r3, [r3, #0]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000634:	461c      	mov	r4, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	789b      	ldrb	r3, [r3, #2]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 800063a:	9300      	str	r3, [sp, #0]
 800063c:	4608      	mov	r0, r1
 800063e:	4611      	mov	r1, r2
 8000640:	462a      	mov	r2, r5
 8000642:	4623      	mov	r3, r4
 8000644:	f000 fb40 	bl	8000cc8 <XMC_SCU_CLOCK_StartSystemPll>
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	68db      	ldr	r3, [r3, #12]
 800064c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000650:	d103      	bne.n	800065a <XMC_SCU_CLOCK_Init+0xee>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);
 8000652:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000656:	f000 f83d 	bl	80006d4 <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 800065a:	f7ff fe2f 	bl	80002bc <SystemCoreClockUpdate>
}
 800065e:	3708      	adds	r7, #8
 8000660:	46bd      	mov	sp, r7
 8000662:	bdb0      	pop	{r4, r5, r7, pc}

08000664 <XMC_SCU_RESET_AssertPeripheralReset>:
  SCU_INTERRUPT->NMIREQEN &= (uint32_t)~request;
}

/* API to manually assert a reset request */
void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8000664:	b480      	push	{r7}
 8000666:	b085      	sub	sp, #20
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	0f1b      	lsrs	r3, r3, #28
 8000670:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000678:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 800067a:	68fa      	ldr	r2, [r7, #12]
 800067c:	4613      	mov	r3, r2
 800067e:	005b      	lsls	r3, r3, #1
 8000680:	4413      	add	r3, r2
 8000682:	009b      	lsls	r3, r3, #2
 8000684:	461a      	mov	r2, r3
 8000686:	4b04      	ldr	r3, [pc, #16]	; (8000698 <XMC_SCU_RESET_AssertPeripheralReset+0x34>)
 8000688:	4413      	add	r3, r2
 800068a:	68ba      	ldr	r2, [r7, #8]
 800068c:	601a      	str	r2, [r3, #0]
}
 800068e:	3714      	adds	r7, #20
 8000690:	46bd      	mov	sp, r7
 8000692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000696:	4770      	bx	lr
 8000698:	50004410 	.word	0x50004410

0800069c <XMC_SCU_RESET_DeassertPeripheralReset>:

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 800069c:	b480      	push	{r7}
 800069e:	b085      	sub	sp, #20
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	0f1b      	lsrs	r3, r3, #28
 80006a8:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80006b0:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 80006b2:	68fa      	ldr	r2, [r7, #12]
 80006b4:	4613      	mov	r3, r2
 80006b6:	005b      	lsls	r3, r3, #1
 80006b8:	4413      	add	r3, r2
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	461a      	mov	r2, r3
 80006be:	4b04      	ldr	r3, [pc, #16]	; (80006d0 <XMC_SCU_RESET_DeassertPeripheralReset+0x34>)
 80006c0:	4413      	add	r3, r2
 80006c2:	68ba      	ldr	r2, [r7, #8]
 80006c4:	601a      	str	r2, [r3, #0]
}
 80006c6:	3714      	adds	r7, #20
 80006c8:	46bd      	mov	sp, r7
 80006ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ce:	4770      	bx	lr
 80006d0:	50004414 	.word	0x50004414

080006d4 <XMC_SCU_CLOCK_SetSystemClockSource>:
                    ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));
}

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 80006dc:	4906      	ldr	r1, [pc, #24]	; (80006f8 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 80006de:	4b06      	ldr	r3, [pc, #24]	; (80006f8 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 80006e0:	68db      	ldr	r3, [r3, #12]
 80006e2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	4313      	orrs	r3, r2
 80006ea:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	50004600 	.word	0x50004600

080006fc <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 8000704:	4906      	ldr	r1, [pc, #24]	; (8000720 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8000706:	4b06      	ldr	r3, [pc, #24]	; (8000720 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8000708:	699b      	ldr	r3, [r3, #24]
 800070a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4313      	orrs	r3, r2
 8000712:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 8000714:	370c      	adds	r7, #12
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	50004600 	.word	0x50004600

08000724 <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 800072c:	4906      	ldr	r1, [pc, #24]	; (8000748 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 800072e:	4b06      	ldr	r3, [pc, #24]	; (8000748 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8000730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000732:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	4313      	orrs	r3, r2
 800073a:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 800073c:	370c      	adds	r7, #12
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	50004600 	.word	0x50004600

0800074c <XMC_SCU_CLOCK_SetSystemPllClockSource>:
                      ((uint32_t)source);
}

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 8000756:	88fb      	ldrh	r3, [r7, #6]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d108      	bne.n	800076e <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 800075c:	4a0a      	ldr	r2, [pc, #40]	; (8000788 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 800075e:	4b0a      	ldr	r3, [pc, #40]	; (8000788 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000760:	68db      	ldr	r3, [r3, #12]
 8000762:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000766:	f023 0301 	bic.w	r3, r3, #1
 800076a:	60d3      	str	r3, [r2, #12]
 800076c:	e007      	b.n	800077e <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 800076e:	4a06      	ldr	r2, [pc, #24]	; (8000788 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000770:	4b05      	ldr	r3, [pc, #20]	; (8000788 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000772:	68db      	ldr	r3, [r3, #12]
 8000774:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000778:	f043 0301 	orr.w	r3, r3, #1
 800077c:	60d3      	str	r3, [r2, #12]
  }
}
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr
 8000788:	50004710 	.word	0x50004710

0800078c <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0
 8000792:	4603      	mov	r3, r0
 8000794:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8000796:	bf00      	nop
 8000798:	4b09      	ldr	r3, [pc, #36]	; (80007c0 <XMC_SCU_HIB_SetRtcClockSource+0x34>)
 800079a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800079e:	f003 0308 	and.w	r3, r3, #8
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d1f8      	bne.n	8000798 <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 80007a6:	4907      	ldr	r1, [pc, #28]	; (80007c4 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 80007a8:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 80007aa:	68db      	ldr	r3, [r3, #12]
 80007ac:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 80007b0:	79fb      	ldrb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 80007b2:	4313      	orrs	r3, r2
 80007b4:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 80007b6:	370c      	adds	r7, #12
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr
 80007c0:	50004000 	.word	0x50004000
 80007c4:	50004300 	.word	0x50004300

080007c8 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	71fb      	strb	r3, [r7, #7]
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80007d2:	bf00      	nop
 80007d4:	4b09      	ldr	r3, [pc, #36]	; (80007fc <XMC_SCU_HIB_SetStandbyClockSource+0x34>)
 80007d6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80007da:	f003 0308 	and.w	r3, r3, #8
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d1f8      	bne.n	80007d4 <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 80007e2:	4907      	ldr	r1, [pc, #28]	; (8000800 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 80007e4:	4b06      	ldr	r3, [pc, #24]	; (8000800 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 80007e6:	68db      	ldr	r3, [r3, #12]
 80007e8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 80007ec:	79fb      	ldrb	r3, [r7, #7]
{
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 80007ee:	4313      	orrs	r3, r2
 80007f0:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 80007f2:	370c      	adds	r7, #12
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr
 80007fc:	50004000 	.word	0x50004000
 8000800:	50004300 	.word	0x50004300

08000804 <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 800080c:	4906      	ldr	r1, [pc, #24]	; (8000828 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 800080e:	4b06      	ldr	r3, [pc, #24]	; (8000828 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8000810:	68db      	ldr	r3, [r3, #12]
 8000812:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 800081a:	4313      	orrs	r3, r2
 800081c:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
}
 800081e:	370c      	adds	r7, #12
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr
 8000828:	50004600 	.word	0x50004600

0800082c <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8000834:	4906      	ldr	r1, [pc, #24]	; (8000850 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8000836:	4b06      	ldr	r3, [pc, #24]	; (8000850 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8000838:	6a1b      	ldr	r3, [r3, #32]
 800083a:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	3b01      	subs	r3, #1
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8000842:	4313      	orrs	r3, r2
 8000844:	620b      	str	r3, [r1, #32]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
}
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	50004600 	.word	0x50004600

08000854 <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 800085c:	4906      	ldr	r1, [pc, #24]	; (8000878 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 800085e:	4b06      	ldr	r3, [pc, #24]	; (8000878 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 8000860:	691b      	ldr	r3, [r3, #16]
 8000862:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	3b01      	subs	r3, #1
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 800086a:	4313      	orrs	r3, r2
 800086c:	610b      	str	r3, [r1, #16]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
}
 800086e:	370c      	adds	r7, #12
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr
 8000878:	50004600 	.word	0x50004600

0800087c <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 800087c:	b480      	push	{r7}
 800087e:	b083      	sub	sp, #12
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8000884:	4906      	ldr	r1, [pc, #24]	; (80008a0 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 8000886:	4b06      	ldr	r3, [pc, #24]	; (80008a0 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 8000888:	695b      	ldr	r3, [r3, #20]
 800088a:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	3b01      	subs	r3, #1
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8000892:	4313      	orrs	r3, r2
 8000894:	614b      	str	r3, [r1, #20]
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 8000896:	370c      	adds	r7, #12
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	50004600 	.word	0x50004600

080008a4 <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 80008ac:	4906      	ldr	r1, [pc, #24]	; (80008c8 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 80008ae:	4b06      	ldr	r3, [pc, #24]	; (80008c8 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 80008b0:	699b      	ldr	r3, [r3, #24]
 80008b2:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 80008ba:	4313      	orrs	r3, r2
 80008bc:	618b      	str	r3, [r1, #24]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
}
 80008be:	370c      	adds	r7, #12
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr
 80008c8:	50004600 	.word	0x50004600

080008cc <XMC_SCU_CLOCK_SetEbuClockDivider>:

#if defined(EBU)
/* API to program the divider placed between febu and its parent */
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b083      	sub	sp, #12
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 80008d4:	4906      	ldr	r1, [pc, #24]	; (80008f0 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 80008d6:	4b06      	ldr	r3, [pc, #24]	; (80008f0 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 80008d8:	69db      	ldr	r3, [r3, #28]
 80008da:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 80008e2:	4313      	orrs	r3, r2
 80008e4:	61cb      	str	r3, [r1, #28]
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
}
 80008e6:	370c      	adds	r7, #12
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr
 80008f0:	50004600 	.word	0x50004600

080008f4 <XMC_SCU_CLOCK_SetWdtClockDivider>:
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b083      	sub	sp, #12
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 80008fc:	4906      	ldr	r1, [pc, #24]	; (8000918 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 80008fe:	4b06      	ldr	r3, [pc, #24]	; (8000918 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 8000900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000902:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 800090a:	4313      	orrs	r3, r2
 800090c:	624b      	str	r3, [r1, #36]	; 0x24
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
}
 800090e:	370c      	adds	r7, #12
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr
 8000918:	50004600 	.word	0x50004600

0800091c <XMC_SCU_CLOCK_SetECATClockDivider>:
}

#if defined(ECAT0)
/* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
{
 800091c:	b480      	push	{r7}
 800091e:	b083      	sub	sp, #12
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 8000924:	4906      	ldr	r1, [pc, #24]	; (8000940 <XMC_SCU_CLOCK_SetECATClockDivider+0x24>)
 8000926:	4b06      	ldr	r3, [pc, #24]	; (8000940 <XMC_SCU_CLOCK_SetECATClockDivider+0x24>)
 8000928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800092a:	f023 0203 	bic.w	r2, r3, #3
                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	3b01      	subs	r3, #1

#if defined(ECAT0)
/* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
{
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 8000932:	4313      	orrs	r3, r2
 8000934:	638b      	str	r3, [r1, #56]	; 0x38
                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
}
 8000936:	370c      	adds	r7, #12
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr
 8000940:	50004600 	.word	0x50004600

08000944 <XMC_SCU_CLOCK_EnableClock>:
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKSET = ((uint32_t)clock);
 800094e:	4a04      	ldr	r2, [pc, #16]	; (8000960 <XMC_SCU_CLOCK_EnableClock+0x1c>)
 8000950:	79fb      	ldrb	r3, [r7, #7]
 8000952:	6053      	str	r3, [r2, #4]
}
 8000954:	370c      	adds	r7, #12
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	50004600 	.word	0x50004600

08000964 <XMC_SCU_CLOCK_GatePeripheralClock>:
}

#if defined(CLOCK_GATING_SUPPORTED)
/* API to gate a given module clock */
void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 8000964:	b480      	push	{r7}
 8000966:	b085      	sub	sp, #20
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  uint32_t index = (peripheral & 0xf0000000UL) >> 28UL;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	0f1b      	lsrs	r3, r3, #28
 8000970:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000978:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
 800097a:	68fa      	ldr	r2, [r7, #12]
 800097c:	4613      	mov	r3, r2
 800097e:	005b      	lsls	r3, r3, #1
 8000980:	4413      	add	r3, r2
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	461a      	mov	r2, r3
 8000986:	4b04      	ldr	r3, [pc, #16]	; (8000998 <XMC_SCU_CLOCK_GatePeripheralClock+0x34>)
 8000988:	4413      	add	r3, r2
 800098a:	68ba      	ldr	r2, [r7, #8]
 800098c:	601a      	str	r2, [r3, #0]
}
 800098e:	3714      	adds	r7, #20
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr
 8000998:	50004644 	.word	0x50004644

0800099c <XMC_SCU_CLOCK_UngatePeripheralClock>:

/* API to ungate a given module clock */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	0f1b      	lsrs	r3, r3, #28
 80009a8:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80009b0:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
 80009b2:	68fa      	ldr	r2, [r7, #12]
 80009b4:	4613      	mov	r3, r2
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	4413      	add	r3, r2
 80009ba:	009b      	lsls	r3, r3, #2
 80009bc:	461a      	mov	r2, r3
 80009be:	4b04      	ldr	r3, [pc, #16]	; (80009d0 <XMC_SCU_CLOCK_UngatePeripheralClock+0x34>)
 80009c0:	4413      	add	r3, r2
 80009c2:	68ba      	ldr	r2, [r7, #8]
 80009c4:	601a      	str	r2, [r3, #0]
}
 80009c6:	3714      	adds	r7, #20
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr
 80009d0:	50004648 	.word	0x50004648

080009d4 <XMC_SCU_CLOCK_EnableUsbPll>:
  return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VADC33V_Pos) * XMC_SCU_POWER_LSB33V;
}

/* API to enable USB PLL for USB clock */
void XMC_SCU_CLOCK_EnableUsbPll(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 80009d8:	4a05      	ldr	r2, [pc, #20]	; (80009f0 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 80009da:	4b05      	ldr	r3, [pc, #20]	; (80009f0 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 80009dc:	695b      	ldr	r3, [r3, #20]
 80009de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009e2:	f023 0302 	bic.w	r3, r3, #2
 80009e6:	6153      	str	r3, [r2, #20]
}
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr
 80009f0:	50004710 	.word	0x50004710

080009f4 <XMC_SCU_CLOCK_StartUsbPll>:
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
}

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b083      	sub	sp, #12
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
 80009fc:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 80009fe:	4a28      	ldr	r2, [pc, #160]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a00:	4b27      	ldr	r3, [pc, #156]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a02:	695b      	ldr	r3, [r3, #20]
 8000a04:	f043 0301 	orr.w	r3, r3, #1
 8000a08:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 8000a0a:	bf00      	nop
 8000a0c:	4b24      	ldr	r3, [pc, #144]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a0e:	691b      	ldr	r3, [r3, #16]
 8000a10:	f003 0301 	and.w	r3, r3, #1
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d0f9      	beq.n	8000a0c <XMC_SCU_CLOCK_StartUsbPll+0x18>
  {
    /* wait for prescaler mode */
  }

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8000a18:	4a21      	ldr	r2, [pc, #132]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a1a:	4b21      	ldr	r3, [pc, #132]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a1c:	695b      	ldr	r3, [r3, #20]
 8000a1e:	f043 0310 	orr.w	r3, r3, #16
 8000a22:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8000a24:	491e      	ldr	r1, [pc, #120]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	3b01      	subs	r3, #1
 8000a2a:	021a      	lsls	r2, r3, #8
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	3b01      	subs	r3, #1
 8000a30:	061b      	lsls	r3, r3, #24

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8000a32:	4313      	orrs	r3, r2
 8000a34:	614b      	str	r3, [r1, #20]
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8000a36:	4a1a      	ldr	r2, [pc, #104]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a38:	4b19      	ldr	r3, [pc, #100]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a3a:	695b      	ldr	r3, [r3, #20]
 8000a3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a40:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8000a42:	4a17      	ldr	r2, [pc, #92]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a44:	4b16      	ldr	r3, [pc, #88]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a46:	695b      	ldr	r3, [r3, #20]
 8000a48:	f023 0310 	bic.w	r3, r3, #16
 8000a4c:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 8000a4e:	4a14      	ldr	r2, [pc, #80]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a50:	4b13      	ldr	r3, [pc, #76]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a52:	695b      	ldr	r3, [r3, #20]
 8000a54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a58:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 8000a5a:	bf00      	nop
 8000a5c:	4b10      	ldr	r3, [pc, #64]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a5e:	691b      	ldr	r3, [r3, #16]
 8000a60:	f003 0304 	and.w	r3, r3, #4
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d0f9      	beq.n	8000a5c <XMC_SCU_CLOCK_StartUsbPll+0x68>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8000a68:	4a0d      	ldr	r2, [pc, #52]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a6a:	4b0d      	ldr	r3, [pc, #52]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a6c:	695b      	ldr	r3, [r3, #20]
 8000a6e:	f023 0301 	bic.w	r3, r3, #1
 8000a72:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) != 0U)
 8000a74:	bf00      	nop
 8000a76:	4b0a      	ldr	r3, [pc, #40]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a78:	691b      	ldr	r3, [r3, #16]
 8000a7a:	f003 0301 	and.w	r3, r3, #1
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d1f9      	bne.n	8000a76 <XMC_SCU_CLOCK_StartUsbPll+0x82>
  {
    /* wait for normal mode */
  }

  /* Reset OSCDISCDIS */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8000a82:	4a07      	ldr	r2, [pc, #28]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a84:	4b06      	ldr	r3, [pc, #24]	; (8000aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a86:	695b      	ldr	r3, [r3, #20]
 8000a88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000a8c:	6153      	str	r3, [r2, #20]

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_UVCOLCKT_Msk;
 8000a8e:	4b05      	ldr	r3, [pc, #20]	; (8000aa4 <XMC_SCU_CLOCK_StartUsbPll+0xb0>)
 8000a90:	2208      	movs	r2, #8
 8000a92:	60da      	str	r2, [r3, #12]
}
 8000a94:	370c      	adds	r7, #12
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	50004710 	.word	0x50004710
 8000aa4:	50004160 	.word	0x50004160

08000aa8 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	4603      	mov	r3, r0
 8000ab0:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8000ab2:	4a0f      	ldr	r2, [pc, #60]	; (8000af0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000ab4:	4b0e      	ldr	r3, [pc, #56]	; (8000af0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000abc:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8000abe:	79fb      	ldrb	r3, [r7, #7]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d10e      	bne.n	8000ae2 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8000ac4:	4a0a      	ldr	r2, [pc, #40]	; (8000af0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000ac6:	4b0a      	ldr	r3, [pc, #40]	; (8000af0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000ace:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 8000ad0:	2064      	movs	r0, #100	; 0x64
 8000ad2:	f7ff fd0f 	bl	80004f4 <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8000ad6:	4a06      	ldr	r2, [pc, #24]	; (8000af0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000ad8:	4b05      	ldr	r3, [pc, #20]	; (8000af0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000ae0:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 8000ae2:	2064      	movs	r0, #100	; 0x64
 8000ae4:	f7ff fd06 	bl	80004f4 <XMC_SCU_lDelay>
}
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	50004710 	.word	0x50004710

08000af4 <XMC_SCU_POWER_EnableUsb>:



/* API to enable USB Phy and comparator */
void XMC_SCU_POWER_EnableUsb(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 8000af8:	4b03      	ldr	r3, [pc, #12]	; (8000b08 <XMC_SCU_POWER_EnableUsb+0x14>)
 8000afa:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000afe:	605a      	str	r2, [r3, #4]
#else
  SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
#endif
}
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr
 8000b08:	50004200 	.word	0x50004200

08000b0c <XMC_SCU_POWER_DisableUsb>:

/* API to power down USB Phy and comparator */
void XMC_SCU_POWER_DisableUsb(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRCLR = (uint32_t)(SCU_POWER_PWRCLR_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 8000b10:	4b03      	ldr	r3, [pc, #12]	; (8000b20 <XMC_SCU_POWER_DisableUsb+0x14>)
 8000b12:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000b16:	609a      	str	r2, [r3, #8]
#else
  SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_USBPHYPDQ_Msk;
#endif
}
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr
 8000b20:	50004200 	.word	0x50004200

08000b24 <XMC_SCU_HIB_EnableHibernateDomain>:
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
}

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8000b28:	4b12      	ldr	r3, [pc, #72]	; (8000b74 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f003 0301 	and.w	r3, r3, #1
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d109      	bne.n	8000b48 <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8000b34:	4b0f      	ldr	r3, [pc, #60]	; (8000b74 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000b36:	2201      	movs	r2, #1
 8000b38:	605a      	str	r2, [r3, #4]

    while ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8000b3a:	bf00      	nop
 8000b3c:	4b0d      	ldr	r3, [pc, #52]	; (8000b74 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f003 0301 	and.w	r3, r3, #1
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d0f9      	beq.n	8000b3c <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8000b48:	4b0b      	ldr	r3, [pc, #44]	; (8000b78 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d00a      	beq.n	8000b6a <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8000b54:	4b08      	ldr	r3, [pc, #32]	; (8000b78 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000b56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b5a:	609a      	str	r2, [r3, #8]
    while ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8000b5c:	bf00      	nop
 8000b5e:	4b06      	ldr	r3, [pc, #24]	; (8000b78 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d1f9      	bne.n	8000b5e <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	50004200 	.word	0x50004200
 8000b78:	50004400 	.word	0x50004400

08000b7c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
}

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 8000b80:	4b06      	ldr	r3, [pc, #24]	; (8000b9c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x20>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f003 0308 	and.w	r3, r3, #8
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	bf0c      	ite	eq
 8000b8c:	2301      	moveq	r3, #1
 8000b8e:	2300      	movne	r3, #0
 8000b90:	b2db      	uxtb	r3, r3
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	50004300 	.word	0x50004300

08000ba0 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* Enable OSC_ULP */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED);
 8000ba4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000ba8:	f7ff fcd2 	bl	8000550 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8000bac:	4a17      	ldr	r2, [pc, #92]	; (8000c0c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000bae:	4b17      	ldr	r3, [pc, #92]	; (8000c0c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000bb0:	69db      	ldr	r3, [r3, #28]
 8000bb2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000bb6:	61d3      	str	r3, [r2, #28]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED) == 0);
 8000bb8:	bf00      	nop
 8000bba:	f7ff fcbd 	bl	8000538 <XMC_SCU_INTERUPT_GetEventStatus>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d0f8      	beq.n	8000bba <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x1a>

  /* Clear ULP WDG status */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED);
 8000bc8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000bcc:	f7ff fcc0 	bl	8000550 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 8000bd0:	4b0e      	ldr	r3, [pc, #56]	; (8000c0c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000bd2:	2208      	movs	r2, #8
 8000bd4:	605a      	str	r2, [r3, #4]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED) == 0);
 8000bd6:	bf00      	nop
 8000bd8:	f7ff fcae 	bl	8000538 <XMC_SCU_INTERUPT_GetEventStatus>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d0f8      	beq.n	8000bd8 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x38>

  /* Enable ULP WDG */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED);
 8000be6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000bea:	f7ff fcb1 	bl	8000550 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8000bee:	4a07      	ldr	r2, [pc, #28]	; (8000c0c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000bf0:	4b06      	ldr	r3, [pc, #24]	; (8000c0c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000bf2:	68db      	ldr	r3, [r3, #12]
 8000bf4:	f043 0308 	orr.w	r3, r3, #8
 8000bf8:	60d3      	str	r3, [r2, #12]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED) == 0);
 8000bfa:	bf00      	nop
 8000bfc:	f7ff fc9c 	bl	8000538 <XMC_SCU_INTERUPT_GetEventStatus>
 8000c00:	4603      	mov	r3, r0
 8000c02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d0f8      	beq.n	8000bfc <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x5c>
}
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	50004300 	.word	0x50004300

08000c10 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
}

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 8000c10:	b5b0      	push	{r4, r5, r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 8000c14:	4a0f      	ldr	r2, [pc, #60]	; (8000c54 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000c16:	4b0f      	ldr	r3, [pc, #60]	; (8000c54 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c1e:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8000c20:	4d0d      	ldr	r5, [pc, #52]	; (8000c58 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8000c22:	4b0d      	ldr	r3, [pc, #52]	; (8000c58 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 8000c2a:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8000c2e:	f003 fe85 	bl	800493c <OSCHP_GetFrequency>
 8000c32:	4602      	mov	r2, r0
 8000c34:	4b09      	ldr	r3, [pc, #36]	; (8000c5c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x4c>)
 8000c36:	fba3 2302 	umull	r2, r3, r3, r2
 8000c3a:	0d1b      	lsrs	r3, r3, #20
 8000c3c:	3b01      	subs	r3, #1
 8000c3e:	041b      	lsls	r3, r3, #16
/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8000c40:	4323      	orrs	r3, r4
 8000c42:	606b      	str	r3, [r5, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8000c44:	4a03      	ldr	r2, [pc, #12]	; (8000c54 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000c46:	4b03      	ldr	r3, [pc, #12]	; (8000c54 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000c4e:	6053      	str	r3, [r2, #4]
}
 8000c50:	bdb0      	pop	{r4, r5, r7, pc}
 8000c52:	bf00      	nop
 8000c54:	50004710 	.word	0x50004710
 8000c58:	50004700 	.word	0x50004700
 8000c5c:	6b5fca6b 	.word	0x6b5fca6b

08000c60 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 8000c64:	4b07      	ldr	r3, [pc, #28]	; (8000c84 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x24>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000c6c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000c70:	bf0c      	ite	eq
 8000c72:	2301      	moveq	r3, #1
 8000c74:	2300      	movne	r3, #0
 8000c76:	b2db      	uxtb	r3, r3
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	50004710 	.word	0x50004710

08000c88 <XMC_SCU_CLOCK_EnableSystemPll>:
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
}

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000c8c:	4a05      	ldr	r2, [pc, #20]	; (8000ca4 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8000c8e:	4b05      	ldr	r3, [pc, #20]	; (8000ca4 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c96:	f023 0302 	bic.w	r3, r3, #2
 8000c9a:	6053      	str	r3, [r2, #4]
}
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	50004710 	.word	0x50004710

08000ca8 <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000cac:	4a05      	ldr	r2, [pc, #20]	; (8000cc4 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8000cae:	4b05      	ldr	r3, [pc, #20]	; (8000cc4 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cb6:	f043 0302 	orr.w	r3, r3, #2
 8000cba:	6053      	str	r3, [r2, #4]
}
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr
 8000cc4:	50004710 	.word	0x50004710

08000cc8 <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	60ba      	str	r2, [r7, #8]
 8000cd0:	607b      	str	r3, [r7, #4]
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	81fb      	strh	r3, [r7, #14]
 8000cd6:	460b      	mov	r3, r1
 8000cd8:	737b      	strb	r3, [r7, #13]

  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 8000cda:	89fb      	ldrh	r3, [r7, #14]
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff fd35 	bl	800074c <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 8000ce2:	7b7b      	ldrb	r3, [r7, #13]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	f040 808b 	bne.w	8000e00 <XMC_SCU_CLOCK_StartSystemPll+0x138>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 8000cea:	89fb      	ldrh	r3, [r7, #14]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d109      	bne.n	8000d04 <XMC_SCU_CLOCK_StartSystemPll+0x3c>
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 8000cf0:	f003 fe24 	bl	800493c <OSCHP_GetFrequency>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	4b54      	ldr	r3, [pc, #336]	; (8000e48 <XMC_SCU_CLOCK_StartSystemPll+0x180>)
 8000cf8:	fba3 2302 	umull	r2, r3, r3, r2
 8000cfc:	0c9b      	lsrs	r3, r3, #18
 8000cfe:	059b      	lsls	r3, r3, #22
 8000d00:	617b      	str	r3, [r7, #20]
 8000d02:	e002      	b.n	8000d0a <XMC_SCU_CLOCK_StartSystemPll+0x42>
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 8000d04:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000d08:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 8000d0a:	697b      	ldr	r3, [r7, #20]
 8000d0c:	687a      	ldr	r2, [r7, #4]
 8000d0e:	fb02 f203 	mul.w	r2, r2, r3
 8000d12:	68bb      	ldr	r3, [r7, #8]
 8000d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d18:	617b      	str	r3, [r7, #20]
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	4a4b      	ldr	r2, [pc, #300]	; (8000e4c <XMC_SCU_CLOCK_StartSystemPll+0x184>)
 8000d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d22:	091b      	lsrs	r3, r3, #4
 8000d24:	0d9b      	lsrs	r3, r3, #22
 8000d26:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000d28:	4a49      	ldr	r2, [pc, #292]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d2a:	4b49      	ldr	r3, [pc, #292]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	f043 0301 	orr.w	r3, r3, #1
 8000d32:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8000d34:	bf00      	nop
 8000d36:	4b46      	ldr	r3, [pc, #280]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f003 0301 	and.w	r3, r3, #1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d0f9      	beq.n	8000d36 <XMC_SCU_CLOCK_StartSystemPll+0x6e>
    {
      /* wait for prescaler mode */
    }

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8000d42:	4a43      	ldr	r2, [pc, #268]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d44:	4b42      	ldr	r3, [pc, #264]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	f043 0310 	orr.w	r3, r3, #16
 8000d4c:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000d4e:	4940      	ldr	r1, [pc, #256]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d50:	4b3f      	ldr	r3, [pc, #252]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d52:	689a      	ldr	r2, [r3, #8]
 8000d54:	4b3f      	ldr	r3, [pc, #252]	; (8000e54 <XMC_SCU_CLOCK_StartSystemPll+0x18c>)
 8000d56:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000d58:	687a      	ldr	r2, [r7, #4]
 8000d5a:	3a01      	subs	r2, #1
 8000d5c:	0212      	lsls	r2, r2, #8
 8000d5e:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	3b01      	subs	r3, #1
 8000d64:	041b      	lsls	r3, r3, #16
    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000d66:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	3b01      	subs	r3, #1
 8000d6c:	061b      	lsls	r3, r3, #24

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	608b      	str	r3, [r1, #8]
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000d72:	4a37      	ldr	r2, [pc, #220]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d74:	4b36      	ldr	r3, [pc, #216]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d7c:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000d7e:	4a34      	ldr	r2, [pc, #208]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d80:	4b33      	ldr	r3, [pc, #204]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	f023 0310 	bic.w	r3, r3, #16
 8000d88:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8000d8a:	4a31      	ldr	r2, [pc, #196]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d8c:	4b30      	ldr	r3, [pc, #192]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d94:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000d96:	bf00      	nop
 8000d98:	4b2d      	ldr	r3, [pc, #180]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f003 0304 	and.w	r3, r3, #4
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d0f9      	beq.n	8000d98 <XMC_SCU_CLOCK_StartSystemPll+0xd0>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000da4:	4a2a      	ldr	r2, [pc, #168]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000da6:	4b2a      	ldr	r3, [pc, #168]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f023 0301 	bic.w	r3, r3, #1
 8000dae:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8000db0:	bf00      	nop
 8000db2:	4b27      	ldr	r3, [pc, #156]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f003 0301 	and.w	r3, r3, #1
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d1f9      	bne.n	8000db2 <XMC_SCU_CLOCK_StartSystemPll+0xea>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	4a25      	ldr	r2, [pc, #148]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8000dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8000dc6:	095b      	lsrs	r3, r3, #5
 8000dc8:	0d9b      	lsrs	r3, r3, #22
 8000dca:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8000dcc:	6a3a      	ldr	r2, [r7, #32]
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	d202      	bcs.n	8000dda <XMC_SCU_CLOCK_StartSystemPll+0x112>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8000dd4:	6938      	ldr	r0, [r7, #16]
 8000dd6:	f000 f845 	bl	8000e64 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	085b      	lsrs	r3, r3, #1
 8000dde:	4a1f      	ldr	r2, [pc, #124]	; (8000e5c <XMC_SCU_CLOCK_StartSystemPll+0x194>)
 8000de0:	fba2 2303 	umull	r2, r3, r2, r3
 8000de4:	095b      	lsrs	r3, r3, #5
 8000de6:	0d9b      	lsrs	r3, r3, #22
 8000de8:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8000dea:	6a3a      	ldr	r2, [r7, #32]
 8000dec:	693b      	ldr	r3, [r7, #16]
 8000dee:	429a      	cmp	r2, r3
 8000df0:	d202      	bcs.n	8000df8 <XMC_SCU_CLOCK_StartSystemPll+0x130>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8000df2:	6938      	ldr	r0, [r7, #16]
 8000df4:	f000 f836 	bl	8000e64 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 8000df8:	6a38      	ldr	r0, [r7, #32]
 8000dfa:	f000 f833 	bl	8000e64 <XMC_SCU_CLOCK_StepSystemPllFrequency>
 8000dfe:	e01c      	b.n	8000e3a <XMC_SCU_CLOCK_StartSystemPll+0x172>
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8000e00:	4913      	ldr	r1, [pc, #76]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000e02:	4b13      	ldr	r3, [pc, #76]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000e04:	689b      	ldr	r3, [r3, #8]
 8000e06:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 8000e0a:	6a3b      	ldr	r3, [r7, #32]
 8000e0c:	3b01      	subs	r3, #1

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	608b      	str	r3, [r1, #8]
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K1RDY_Msk) == 0U)
 8000e12:	bf00      	nop
 8000e14:	4b0e      	ldr	r3, [pc, #56]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f003 0310 	and.w	r3, r3, #16
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d0f9      	beq.n	8000e14 <XMC_SCU_CLOCK_StartSystemPll+0x14c>
    {
      /* wait until K1-divider operates on the configured value  */
    }

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000e20:	4a0b      	ldr	r2, [pc, #44]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000e22:	4b0b      	ldr	r3, [pc, #44]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	f043 0301 	orr.w	r3, r3, #1
 8000e2a:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8000e2c:	bf00      	nop
 8000e2e:	4b08      	ldr	r3, [pc, #32]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f003 0301 	and.w	r3, r3, #1
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d0f9      	beq.n	8000e2e <XMC_SCU_CLOCK_StartSystemPll+0x166>
    {
      /* wait for prescaler mode */
    }
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8000e3a:	4b09      	ldr	r3, [pc, #36]	; (8000e60 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
 8000e3c:	2205      	movs	r2, #5
 8000e3e:	60da      	str	r2, [r3, #12]
}
 8000e40:	3718      	adds	r7, #24
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	431bde83 	.word	0x431bde83
 8000e4c:	aaaaaaab 	.word	0xaaaaaaab
 8000e50:	50004710 	.word	0x50004710
 8000e54:	f08080ff 	.word	0xf08080ff
 8000e58:	88888889 	.word	0x88888889
 8000e5c:	b60b60b7 	.word	0xb60b60b7
 8000e60:	50004160 	.word	0x50004160

08000e64 <XMC_SCU_CLOCK_StepSystemPllFrequency>:
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000e6c:	490b      	ldr	r1, [pc, #44]	; (8000e9c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8000e6e:	4b0b      	ldr	r3, [pc, #44]	; (8000e9c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	3b01      	subs	r3, #1
 8000e7a:	041b      	lsls	r3, r3, #16
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	608b      	str	r3, [r1, #8]
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K2RDY_Msk) == 0U)
 8000e80:	bf00      	nop
 8000e82:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	f003 0320 	and.w	r3, r3, #32
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d0f9      	beq.n	8000e82 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x1e>
  {
    /* wait until K2-divider operates on the configured value  */
  }

  XMC_SCU_lDelay(50U);
 8000e8e:	2032      	movs	r0, #50	; 0x32
 8000e90:	f7ff fb30 	bl	80004f4 <XMC_SCU_lDelay>
}
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	50004710 	.word	0x50004710

08000ea0 <XMC_GPIO_SetHardwareControl>:
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
}

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	70fb      	strb	r3, [r7, #3]
 8000eac:	4613      	mov	r3, r2
 8000eae:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8000eb4:	78fb      	ldrb	r3, [r7, #3]
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	4619      	mov	r1, r3
 8000eba:	2303      	movs	r3, #3
 8000ebc:	408b      	lsls	r3, r1
 8000ebe:	43db      	mvns	r3, r3
 8000ec0:	401a      	ands	r2, r3
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8000eca:	78bb      	ldrb	r3, [r7, #2]
 8000ecc:	78f9      	ldrb	r1, [r7, #3]
 8000ece:	0049      	lsls	r1, r1, #1
 8000ed0:	408b      	lsls	r3, r1
 8000ed2:	431a      	orrs	r2, r3
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	675a      	str	r2, [r3, #116]	; 0x74
}
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <XMC_USBD_lDeviceActive>:
 * Therefore the endpoint inInUse flag are checked and if one endpoint is in use, 1 is returned,
 * else 0 is returned.
 * @return 1 if an endpoint is active else 0
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  uint8_t i;
  uint8_t result = 0U;
 8000eec:	2300      	movs	r3, #0
 8000eee:	73bb      	strb	r3, [r7, #14]
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	73fb      	strb	r3, [r7, #15]
 8000ef4:	e01e      	b.n	8000f34 <XMC_USBD_lDeviceActive+0x50>
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	4a14      	ldr	r2, [pc, #80]	; (8000f4c <XMC_USBD_lDeviceActive+0x68>)
 8000efa:	2134      	movs	r1, #52	; 0x34
 8000efc:	fb01 f303 	mul.w	r3, r1, r3
 8000f00:	4413      	add	r3, r2
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	08db      	lsrs	r3, r3, #3
 8000f06:	f003 0301 	and.w	r3, r3, #1
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d10c      	bne.n	8000f2a <XMC_USBD_lDeviceActive+0x46>
 8000f10:	7bfb      	ldrb	r3, [r7, #15]
 8000f12:	4a0e      	ldr	r2, [pc, #56]	; (8000f4c <XMC_USBD_lDeviceActive+0x68>)
 8000f14:	2134      	movs	r1, #52	; 0x34
 8000f16:	fb01 f303 	mul.w	r3, r1, r3
 8000f1a:	4413      	add	r3, r2
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	091b      	lsrs	r3, r3, #4
 8000f20:	f003 0301 	and.w	r3, r3, #1
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <XMC_USBD_lDeviceActive+0x4a>
    {
      result = 1U;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	73bb      	strb	r3, [r7, #14]
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj)
{
  uint8_t i;
  uint8_t result = 0U;
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
 8000f30:	3301      	adds	r3, #1
 8000f32:	73fb      	strb	r3, [r7, #15]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	7b1b      	ldrb	r3, [r3, #12]
 8000f38:	7bfa      	ldrb	r2, [r7, #15]
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d3db      	bcc.n	8000ef6 <XMC_USBD_lDeviceActive+0x12>
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
    {
      result = 1U;
    }
  }
  return result;
 8000f3e:	7bbb      	ldrb	r3, [r7, #14]
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3714      	adds	r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr
 8000f4c:	1ffe88c0 	.word	0x1ffe88c0

08000f50 <XMC_USBD_lReadFifo>:
 *
 * @arg ep_num the endpoint to read for
 * @arg byte_count the byte count to read
 */
static void XMC_USBD_lReadFifo(const uint32_t ep_num, const uint32_t byte_count)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b08b      	sub	sp, #44	; 0x2c
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_num];
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2234      	movs	r2, #52	; 0x34
 8000f5e:	fb02 f303 	mul.w	r3, r2, r3
 8000f62:	4a34      	ldr	r2, [pc, #208]	; (8001034 <XMC_USBD_lReadFifo+0xe4>)
 8000f64:	4413      	add	r3, r2
 8000f66:	623b      	str	r3, [r7, #32]
  uint32_t word_count;
  uint32_t temp_data;
  uint32_t temp_word_count;
  volatile uint32_t *fifo = xmc_device.fifo[0U];
 8000f68:	4b32      	ldr	r3, [pc, #200]	; (8001034 <XMC_USBD_lReadFifo+0xe4>)
 8000f6a:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 8000f6e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  depctl_data_t data;
  data.d32 = xmc_device.endpoint_out_register[ep_num]->doepctl;
 8000f70:	4a30      	ldr	r2, [pc, #192]	; (8001034 <XMC_USBD_lReadFifo+0xe4>)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	3370      	adds	r3, #112	; 0x70
 8000f76:	009b      	lsls	r3, r3, #2
 8000f78:	4413      	add	r3, r2
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	60fb      	str	r3, [r7, #12]
  word_count = (byte_count >> 2U );
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	089b      	lsrs	r3, r3, #2
 8000f84:	61bb      	str	r3, [r7, #24]
  temp_word_count = (word_count << 2U);
 8000f86:	69bb      	ldr	r3, [r7, #24]
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	617b      	str	r3, [r7, #20]
  /* Check if ep is enabled and has buffer */
  if (!data.b.usbactep)
 8000f8c:	7b7b      	ldrb	r3, [r7, #13]
 8000f8e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d048      	beq.n	800102a <XMC_USBD_lReadFifo+0xda>
  {
    /*Do Nothing*/
  }
  else if (ep->xferBuffer == NULL)
 8000f98:	6a3b      	ldr	r3, [r7, #32]
 8000f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d044      	beq.n	800102a <XMC_USBD_lReadFifo+0xda>
    /*Do Nothing*/
  }
  else
  {
    /* store the data */
    for (i = 0U; i < word_count; i++)
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	627b      	str	r3, [r7, #36]	; 0x24
 8000fa4:	e00a      	b.n	8000fbc <XMC_USBD_lReadFifo+0x6c>
    {
      *(((uint32_t *)ep->xferBuffer) + i) = *fifo;
 8000fa6:	6a3b      	ldr	r3, [r7, #32]
 8000fa8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fac:	009b      	lsls	r3, r3, #2
 8000fae:	4413      	add	r3, r2
 8000fb0:	69fa      	ldr	r2, [r7, #28]
 8000fb2:	6812      	ldr	r2, [r2, #0]
 8000fb4:	601a      	str	r2, [r3, #0]
    /*Do Nothing*/
  }
  else
  {
    /* store the data */
    for (i = 0U; i < word_count; i++)
 8000fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb8:	3301      	adds	r3, #1
 8000fba:	627b      	str	r3, [r7, #36]	; 0x24
 8000fbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fbe:	69bb      	ldr	r3, [r7, #24]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d3f0      	bcc.n	8000fa6 <XMC_USBD_lReadFifo+0x56>
    {
      *(((uint32_t *)ep->xferBuffer) + i) = *fifo;
    }
    /* space is not devidable by 4 */
    if (byte_count != temp_word_count)
 8000fc4:	683a      	ldr	r2, [r7, #0]
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d022      	beq.n	8001012 <XMC_USBD_lReadFifo+0xc2>
    {
      temp_data = *fifo;
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	613b      	str	r3, [r7, #16]
      for (i = 0U; (temp_word_count + i) < byte_count; i++)
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8000fd6:	e016      	b.n	8001006 <XMC_USBD_lReadFifo+0xb6>
      {
        ep->xferBuffer[(word_count << 2) + i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
 8000fd8:	6a3b      	ldr	r3, [r7, #32]
 8000fda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	0099      	lsls	r1, r3, #2
 8000fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe2:	440b      	add	r3, r1
 8000fe4:	4413      	add	r3, r2
 8000fe6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fe8:	00d2      	lsls	r2, r2, #3
 8000fea:	4611      	mov	r1, r2
 8000fec:	22ff      	movs	r2, #255	; 0xff
 8000fee:	fa02 f101 	lsl.w	r1, r2, r1
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	400a      	ands	r2, r1
 8000ff6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000ff8:	00c9      	lsls	r1, r1, #3
 8000ffa:	40ca      	lsrs	r2, r1
 8000ffc:	b2d2      	uxtb	r2, r2
 8000ffe:	701a      	strb	r2, [r3, #0]
    }
    /* space is not devidable by 4 */
    if (byte_count != temp_word_count)
    {
      temp_data = *fifo;
      for (i = 0U; (temp_word_count + i) < byte_count; i++)
 8001000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001002:	3301      	adds	r3, #1
 8001004:	627b      	str	r3, [r7, #36]	; 0x24
 8001006:	697a      	ldr	r2, [r7, #20]
 8001008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800100a:	441a      	add	r2, r3
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	429a      	cmp	r2, r3
 8001010:	d3e2      	bcc.n	8000fd8 <XMC_USBD_lReadFifo+0x88>
        ep->xferBuffer[(word_count << 2) + i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
      }
    }

    /* save the amount of data */
    ep->xferCount += byte_count;
 8001012:	6a3b      	ldr	r3, [r7, #32]
 8001014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	441a      	add	r2, r3
 800101a:	6a3b      	ldr	r3, [r7, #32]
 800101c:	62da      	str	r2, [r3, #44]	; 0x2c
    ep->xferBuffer += byte_count;
 800101e:	6a3b      	ldr	r3, [r7, #32]
 8001020:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	441a      	add	r2, r3
 8001026:	6a3b      	ldr	r3, [r7, #32]
 8001028:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800102a:	372c      	adds	r7, #44	; 0x2c
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr
 8001034:	1ffe88c0 	.word	0x1ffe88c0

08001038 <XMC_USBD_lWriteFifo>:
 *
 * @arg[in] ep the endpoint to use
 * @return the number of bytes written to the fifo
 */
static uint32_t XMC_USBD_lWriteFifo(XMC_USBD_EP_t *const ep)
{
 8001038:	b480      	push	{r7}
 800103a:	b089      	sub	sp, #36	; 0x24
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  volatile uint32_t *fifo;
  uint32_t byte_count;
  uint32_t word_count;
  uint32_t result;
  uint32_t i;
  fifo = xmc_device.fifo[ep->address_u.address_st.number]; /* fifo */
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001048:	b2db      	uxtb	r3, r3
 800104a:	4a23      	ldr	r2, [pc, #140]	; (80010d8 <XMC_USBD_lWriteFifo+0xa0>)
 800104c:	3378      	adds	r3, #120	; 0x78
 800104e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001052:	60fb      	str	r3, [r7, #12]
  freeSpace.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dtxfsts;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800105c:	b2db      	uxtb	r3, r3
 800105e:	4a1e      	ldr	r2, [pc, #120]	; (80010d8 <XMC_USBD_lWriteFifo+0xa0>)
 8001060:	336a      	adds	r3, #106	; 0x6a
 8001062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001066:	699b      	ldr	r3, [r3, #24]
 8001068:	60bb      	str	r3, [r7, #8]
  /* calculate the length and the amount of dwords to copy based on the fifo status */
  byte_count = ep->xferLength - ep->xferCount;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001072:	1ad3      	subs	r3, r2, r3
 8001074:	61fb      	str	r3, [r7, #28]
  if (!byte_count)
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d102      	bne.n	8001082 <XMC_USBD_lWriteFifo+0x4a>
  {
    result = 0U;
 800107c:	2300      	movs	r3, #0
 800107e:	617b      	str	r3, [r7, #20]
 8001080:	e023      	b.n	80010ca <XMC_USBD_lWriteFifo+0x92>
  }
  else
  {
    /* add the unaligned bytes to the word count to compare with the fifo space */
    word_count = ((uint32_t)byte_count + 3U) >> 2U;
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	3303      	adds	r3, #3
 8001086:	089b      	lsrs	r3, r3, #2
 8001088:	61bb      	str	r3, [r7, #24]
    if (word_count > (uint32_t)freeSpace.b.txfspcavail )
 800108a:	893b      	ldrh	r3, [r7, #8]
 800108c:	461a      	mov	r2, r3
 800108e:	69bb      	ldr	r3, [r7, #24]
 8001090:	429a      	cmp	r2, r3
 8001092:	d204      	bcs.n	800109e <XMC_USBD_lWriteFifo+0x66>
    {
      word_count = (uint32_t)freeSpace.b.txfspcavail;
 8001094:	893b      	ldrh	r3, [r7, #8]
 8001096:	61bb      	str	r3, [r7, #24]
      byte_count = (uint32_t)word_count << (uint32_t)2U;
 8001098:	69bb      	ldr	r3, [r7, #24]
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	61fb      	str	r3, [r7, #28]
    }

    /* copy data dword wise */
    for (i = 0U; i < word_count; ep->xferBuffer += 4U)
 800109e:	2300      	movs	r3, #0
 80010a0:	613b      	str	r3, [r7, #16]
 80010a2:	e00c      	b.n	80010be <XMC_USBD_lWriteFifo+0x86>
    {
      *fifo = *(uint32_t *)ep->xferBuffer;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	601a      	str	r2, [r3, #0]
      i++;
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	3301      	adds	r3, #1
 80010b2:	613b      	str	r3, [r7, #16]
      word_count = (uint32_t)freeSpace.b.txfspcavail;
      byte_count = (uint32_t)word_count << (uint32_t)2U;
    }

    /* copy data dword wise */
    for (i = 0U; i < word_count; ep->xferBuffer += 4U)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b8:	1d1a      	adds	r2, r3, #4
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	625a      	str	r2, [r3, #36]	; 0x24
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	69bb      	ldr	r3, [r7, #24]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d3ee      	bcc.n	80010a4 <XMC_USBD_lWriteFifo+0x6c>
    {
      *fifo = *(uint32_t *)ep->xferBuffer;
      i++;
    }
    result = byte_count;
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	617b      	str	r3, [r7, #20]
  }
  return result;
 80010ca:	697b      	ldr	r3, [r7, #20]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3724      	adds	r7, #36	; 0x24
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	1ffe88c0 	.word	0x1ffe88c0

080010dc <XMC_USBD_lFlushTXFifo>:
 * @param[in] fifo_num Fifo number to flush
 *
 * @note Use 0x10 as parameter to flush all tx fifos.
 */
static void XMC_USBD_lFlushTXFifo(const uint8_t fifo_num)
{
 80010dc:	b480      	push	{r7}
 80010de:	b085      	sub	sp, #20
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
  volatile grstctl_t data;
  uint32_t count;
  data.d32 = 0U;
 80010e6:	2300      	movs	r3, #0
 80010e8:	60bb      	str	r3, [r7, #8]
  /*flush fifo */
  data.b.txfflsh = 1U;
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	f043 0320 	orr.w	r3, r3, #32
 80010f0:	60bb      	str	r3, [r7, #8]
  data.b.txfnum = fifo_num;
 80010f2:	79fb      	ldrb	r3, [r7, #7]
 80010f4:	f003 031f 	and.w	r3, r3, #31
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	f003 031f 	and.w	r3, r3, #31
 80010fe:	019b      	lsls	r3, r3, #6
 8001100:	68ba      	ldr	r2, [r7, #8]
 8001102:	f422 62f8 	bic.w	r2, r2, #1984	; 0x7c0
 8001106:	4313      	orrs	r3, r2
 8001108:	60bb      	str	r3, [r7, #8]
  xmc_device.global_register->grstctl = data.d32;
 800110a:	4b14      	ldr	r3, [pc, #80]	; (800115c <XMC_USBD_lFlushTXFifo+0x80>)
 800110c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001110:	68ba      	ldr	r2, [r7, #8]
 8001112:	611a      	str	r2, [r3, #16]
  for (count = 0U; count < 1000U; count++) {}
 8001114:	2300      	movs	r3, #0
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	e002      	b.n	8001120 <XMC_USBD_lFlushTXFifo+0x44>
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	3301      	adds	r3, #1
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001126:	d3f8      	bcc.n	800111a <XMC_USBD_lFlushTXFifo+0x3e>
  do
  {
    data.d32 = xmc_device.global_register->grstctl;
 8001128:	4b0c      	ldr	r3, [pc, #48]	; (800115c <XMC_USBD_lFlushTXFifo+0x80>)
 800112a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800112e:	691b      	ldr	r3, [r3, #16]
 8001130:	60bb      	str	r3, [r7, #8]
  }
  while (data.b.txfflsh);
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	095b      	lsrs	r3, r3, #5
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	b2db      	uxtb	r3, r3
 800113c:	2b00      	cmp	r3, #0
 800113e:	d1f3      	bne.n	8001128 <XMC_USBD_lFlushTXFifo+0x4c>
  count = 0U;
 8001140:	2300      	movs	r3, #0
 8001142:	60fb      	str	r3, [r7, #12]
  while (count++ < 1000U)
 8001144:	bf00      	nop
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	1c5a      	adds	r2, r3, #1
 800114a:	60fa      	str	r2, [r7, #12]
 800114c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001150:	d3f9      	bcc.n	8001146 <XMC_USBD_lFlushTXFifo+0x6a>
  {
    /* wait 3 phy clocks */
  }
}
 8001152:	3714      	adds	r7, #20
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	1ffe88c0 	.word	0x1ffe88c0

08001160 <XMC_USBD_lFlushRXFifo>:

/**
 * @brief Flush the rx fifo
 */
static void XMC_USBD_lFlushRXFifo(void)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
  volatile grstctl_t data;
  uint32_t count;

  data.d32 = 0U;
 8001166:	2300      	movs	r3, #0
 8001168:	603b      	str	r3, [r7, #0]
  data.b.rxfflsh = 1U;
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	f043 0310 	orr.w	r3, r3, #16
 8001170:	603b      	str	r3, [r7, #0]
  /* flush FIFO */
  xmc_device.global_register->grstctl = data.d32;
 8001172:	4b14      	ldr	r3, [pc, #80]	; (80011c4 <XMC_USBD_lFlushRXFifo+0x64>)
 8001174:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001178:	683a      	ldr	r2, [r7, #0]
 800117a:	611a      	str	r2, [r3, #16]
  do
  {
    for (count = 0U; count < 1000U; count++) {}
 800117c:	2300      	movs	r3, #0
 800117e:	607b      	str	r3, [r7, #4]
 8001180:	e002      	b.n	8001188 <XMC_USBD_lFlushRXFifo+0x28>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	3301      	adds	r3, #1
 8001186:	607b      	str	r3, [r7, #4]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800118e:	d3f8      	bcc.n	8001182 <XMC_USBD_lFlushRXFifo+0x22>
    data.d32 = xmc_device.global_register->grstctl;
 8001190:	4b0c      	ldr	r3, [pc, #48]	; (80011c4 <XMC_USBD_lFlushRXFifo+0x64>)
 8001192:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001196:	691b      	ldr	r3, [r3, #16]
 8001198:	603b      	str	r3, [r7, #0]
  }
  while (data.b.rxfflsh);
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	091b      	lsrs	r3, r3, #4
 800119e:	f003 0301 	and.w	r3, r3, #1
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d1e9      	bne.n	800117c <XMC_USBD_lFlushRXFifo+0x1c>
  count = 0U;
 80011a8:	2300      	movs	r3, #0
 80011aa:	607b      	str	r3, [r7, #4]
  while (count++ < 1000U)
 80011ac:	bf00      	nop
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	1c5a      	adds	r2, r3, #1
 80011b2:	607a      	str	r2, [r7, #4]
 80011b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80011b8:	d3f9      	bcc.n	80011ae <XMC_USBD_lFlushRXFifo+0x4e>
  {
    /* wait 3 phy clocks */
  }
}
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr
 80011c4:	1ffe88c0 	.word	0x1ffe88c0

080011c8 <XMC_USBD_lAssignTXFifo>:
 * A free tx fifo will be searched and the number will be returned.
 *
 * @return Fifo number for a free fifo
 */
static uint8_t XMC_USBD_lAssignTXFifo(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
  uint16_t mask = 1U;
 80011ce:	2301      	movs	r3, #1
 80011d0:	80fb      	strh	r3, [r7, #6]
  uint8_t i = 0U;
 80011d2:	2300      	movs	r3, #0
 80011d4:	717b      	strb	r3, [r7, #5]
  uint8_t result = 0U;
 80011d6:	2300      	movs	r3, #0
 80011d8:	713b      	strb	r3, [r7, #4]
  while ( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS) && ((xmc_device.txfifomsk & mask) != 0U))
 80011da:	e005      	b.n	80011e8 <XMC_USBD_lAssignTXFifo+0x20>
  {
    mask = (uint16_t)(mask << 1U);
 80011dc:	88fb      	ldrh	r3, [r7, #6]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	80fb      	strh	r3, [r7, #6]
    i++;
 80011e2:	797b      	ldrb	r3, [r7, #5]
 80011e4:	3301      	adds	r3, #1
 80011e6:	717b      	strb	r3, [r7, #5]
static uint8_t XMC_USBD_lAssignTXFifo(void)
{
  uint16_t mask = 1U;
  uint8_t i = 0U;
  uint8_t result = 0U;
  while ( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS) && ((xmc_device.txfifomsk & mask) != 0U))
 80011e8:	797b      	ldrb	r3, [r7, #5]
 80011ea:	2b06      	cmp	r3, #6
 80011ec:	d807      	bhi.n	80011fe <XMC_USBD_lAssignTXFifo+0x36>
 80011ee:	4b11      	ldr	r3, [pc, #68]	; (8001234 <XMC_USBD_lAssignTXFifo+0x6c>)
 80011f0:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 80011f4:	88fb      	ldrh	r3, [r7, #6]
 80011f6:	4013      	ands	r3, r2
 80011f8:	b29b      	uxth	r3, r3
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d1ee      	bne.n	80011dc <XMC_USBD_lAssignTXFifo+0x14>
  {
    mask = (uint16_t)(mask << 1U);
    i++;
  }
  if ((xmc_device.txfifomsk & mask) == 0U)
 80011fe:	4b0d      	ldr	r3, [pc, #52]	; (8001234 <XMC_USBD_lAssignTXFifo+0x6c>)
 8001200:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 8001204:	88fb      	ldrh	r3, [r7, #6]
 8001206:	4013      	ands	r3, r2
 8001208:	b29b      	uxth	r3, r3
 800120a:	2b00      	cmp	r3, #0
 800120c:	d10a      	bne.n	8001224 <XMC_USBD_lAssignTXFifo+0x5c>
  {
    xmc_device.txfifomsk |= mask;
 800120e:	4b09      	ldr	r3, [pc, #36]	; (8001234 <XMC_USBD_lAssignTXFifo+0x6c>)
 8001210:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 8001214:	88fb      	ldrh	r3, [r7, #6]
 8001216:	4313      	orrs	r3, r2
 8001218:	b29a      	uxth	r2, r3
 800121a:	4b06      	ldr	r3, [pc, #24]	; (8001234 <XMC_USBD_lAssignTXFifo+0x6c>)
 800121c:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
    result = i;
 8001220:	797b      	ldrb	r3, [r7, #5]
 8001222:	713b      	strb	r3, [r7, #4]
  }
  return result;
 8001224:	793b      	ldrb	r3, [r7, #4]
}
 8001226:	4618      	mov	r0, r3
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	1ffe88c0 	.word	0x1ffe88c0

08001238 <XMC_USBD_lUnassignFifo>:
 *
 * Mark an used tx fifo as free.
 * @param[in] fifo_nr Fifo number to free
 */
static void XMC_USBD_lUnassignFifo(const uint8_t fifo_nr)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]
  xmc_device.txfifomsk = (uint16_t)((uint32_t)xmc_device.txfifomsk & (uint32_t)(~((uint32_t)((uint32_t)1U << fifo_nr))));
 8001242:	4b0a      	ldr	r3, [pc, #40]	; (800126c <XMC_USBD_lUnassignFifo+0x34>)
 8001244:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	2101      	movs	r1, #1
 800124c:	fa01 f303 	lsl.w	r3, r1, r3
 8001250:	b29b      	uxth	r3, r3
 8001252:	43db      	mvns	r3, r3
 8001254:	b29b      	uxth	r3, r3
 8001256:	4013      	ands	r3, r2
 8001258:	b29a      	uxth	r2, r3
 800125a:	4b04      	ldr	r3, [pc, #16]	; (800126c <XMC_USBD_lUnassignFifo+0x34>)
 800125c:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
}
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	1ffe88c0 	.word	0x1ffe88c0

08001270 <XMC_USBD_lStartReadXfer>:
 * that the transfer values are reasonable (e.g. buffer size is not exceeded).
 *
 * @param[in] ep Endpoint to start the transfer
 */
static void XMC_USBD_lStartReadXfer(XMC_USBD_EP_t *const ep)
{
 8001270:	b480      	push	{r7}
 8001272:	b087      	sub	sp, #28
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  deptsiz_data_t data;
  depctl_data_t epctl;

  data.d32 =  0U;
 8001278:	2300      	movs	r3, #0
 800127a:	613b      	str	r3, [r7, #16]
  if ((ep->xferTotal - ep->xferLength) > ep->maxTransferSize)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	6892      	ldr	r2, [r2, #8]
 800128a:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800128e:	4293      	cmp	r3, r2
 8001290:	d909      	bls.n	80012a6 <XMC_USBD_lStartReadXfer+0x36>
  {
    ep->xferLength += ep->maxTransferSize;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	6892      	ldr	r2, [r2, #8]
 800129a:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800129e:	441a      	add	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	629a      	str	r2, [r3, #40]	; 0x28
 80012a4:	e003      	b.n	80012ae <XMC_USBD_lStartReadXfer+0x3e>
  }
  else
  {
    ep->xferLength = ep->xferTotal;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (ep->address_u.address_st.number == 0U)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	f003 030f 	and.w	r3, r3, #15
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d119      	bne.n	80012f0 <XMC_USBD_lStartReadXfer+0x80>
  {
    /* Setup the endpoint to receive 3 setup packages and one normal package.*/
    /* Cast the data pointer to use only one variable */
    deptsiz0_data_t *ep0_data = (deptsiz0_data_t *)&data;
 80012bc:	f107 0310 	add.w	r3, r7, #16
 80012c0:	617b      	str	r3, [r7, #20]
    ep0_data->b.pktcnt = 0x1U;
 80012c2:	697a      	ldr	r2, [r7, #20]
 80012c4:	7893      	ldrb	r3, [r2, #2]
 80012c6:	2101      	movs	r1, #1
 80012c8:	f361 03c4 	bfi	r3, r1, #3, #2
 80012cc:	7093      	strb	r3, [r2, #2]
    ep0_data->b.supcnt = 0x3U;
 80012ce:	697a      	ldr	r2, [r7, #20]
 80012d0:	78d3      	ldrb	r3, [r2, #3]
 80012d2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80012d6:	70d3      	strb	r3, [r2, #3]
    ep0_data->b.xfersize = (uint8_t)ep->xferTotal;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80012e2:	b2d9      	uxtb	r1, r3
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	7813      	ldrb	r3, [r2, #0]
 80012e8:	f361 0306 	bfi	r3, r1, #0, #7
 80012ec:	7013      	strb	r3, [r2, #0]
 80012ee:	e033      	b.n	8001358 <XMC_USBD_lStartReadXfer+0xe8>
  }
  else
  {
    /* If requested length is zero, just receive one zero length packet */
    if (ep->xferLength == 0U)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d109      	bne.n	800130c <XMC_USBD_lStartReadXfer+0x9c>
    {
      data.b.xfersize = 0U;
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	f36f 0312 	bfc	r3, #0, #19
 80012fe:	613b      	str	r3, [r7, #16]
      data.b.pktcnt = 1U;
 8001300:	8a7b      	ldrh	r3, [r7, #18]
 8001302:	2201      	movs	r2, #1
 8001304:	f362 03cc 	bfi	r3, r2, #3, #10
 8001308:	827b      	strh	r3, [r7, #18]
 800130a:	e025      	b.n	8001358 <XMC_USBD_lStartReadXfer+0xe8>
    }
    else
    {
      /* setup endpoint to recive a amount of packages by given size */
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize - (uint32_t)1U)) / ep->maxPacketSize);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	687a      	ldr	r2, [r7, #4]
 8001318:	6852      	ldr	r2, [r2, #4]
 800131a:	f3c2 22c6 	ubfx	r2, r2, #11, #7
 800131e:	b2d2      	uxtb	r2, r2
 8001320:	4413      	add	r3, r2
 8001322:	3b01      	subs	r3, #1
 8001324:	687a      	ldr	r2, [r7, #4]
 8001326:	6852      	ldr	r2, [r2, #4]
 8001328:	f3c2 22c6 	ubfx	r2, r2, #11, #7
 800132c:	b2d2      	uxtb	r2, r2
 800132e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001332:	b29b      	uxth	r3, r3
 8001334:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001338:	b29a      	uxth	r2, r3
 800133a:	8a7b      	ldrh	r3, [r7, #18]
 800133c:	f362 03cc 	bfi	r3, r2, #3, #10
 8001340:	827b      	strh	r3, [r7, #18]
      data.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	f3c3 0212 	ubfx	r2, r3, #0, #19
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	f362 0312 	bfi	r3, r2, #0, #19
 8001356:	613b      	str	r3, [r7, #16]
    }
  }
  if (usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001358:	4b21      	ldr	r3, [pc, #132]	; (80013e0 <XMC_USBD_lStartReadXfer+0x170>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	7b5b      	ldrb	r3, [r3, #13]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d10c      	bne.n	800137c <XMC_USBD_lStartReadXfer+0x10c>
  {
    /* Programm dma address if needed */
    xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepdma = (uint32_t)(ep->xferBuffer);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800136a:	b2db      	uxtb	r3, r3
 800136c:	4a1d      	ldr	r2, [pc, #116]	; (80013e4 <XMC_USBD_lStartReadXfer+0x174>)
 800136e:	3370      	adds	r3, #112	; 0x70
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	4413      	add	r3, r2
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800137a:	615a      	str	r2, [r3, #20]
  }
  /* setup endpoint size and enable endpoint */
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doeptsiz = data.d32;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001384:	b2db      	uxtb	r3, r3
 8001386:	4a17      	ldr	r2, [pc, #92]	; (80013e4 <XMC_USBD_lStartReadXfer+0x174>)
 8001388:	3370      	adds	r3, #112	; 0x70
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4413      	add	r3, r2
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	611a      	str	r2, [r3, #16]

  epctl.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800139c:	b2db      	uxtb	r3, r3
 800139e:	4a11      	ldr	r2, [pc, #68]	; (80013e4 <XMC_USBD_lStartReadXfer+0x174>)
 80013a0:	3370      	adds	r3, #112	; 0x70
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	4413      	add	r3, r2
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	60fb      	str	r3, [r7, #12]
  epctl.b.cnak = 1U;
 80013ac:	7bfb      	ldrb	r3, [r7, #15]
 80013ae:	f043 0304 	orr.w	r3, r3, #4
 80013b2:	73fb      	strb	r3, [r7, #15]
  epctl.b.epena = 1U;
 80013b4:	7bfb      	ldrb	r3, [r7, #15]
 80013b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013ba:	73fb      	strb	r3, [r7, #15]
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = epctl.d32;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	4a07      	ldr	r2, [pc, #28]	; (80013e4 <XMC_USBD_lStartReadXfer+0x174>)
 80013c8:	3370      	adds	r3, #112	; 0x70
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	4413      	add	r3, r2
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	68fa      	ldr	r2, [r7, #12]
 80013d2:	601a      	str	r2, [r3, #0]
}
 80013d4:	371c      	adds	r7, #28
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	1ffe8888 	.word	0x1ffe8888
 80013e4:	1ffe88c0 	.word	0x1ffe88c0

080013e8 <XMC_USBD_lStartWriteXfer>:
 * to start a new in transfer
 *
 * @param[in] ep Endpoint to start the transfer
 */
static void XMC_USBD_lStartWriteXfer(XMC_USBD_EP_t *const ep)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b085      	sub	sp, #20
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  deptsiz_data_t size;
  depctl_data_t ctl;

  size.d32 = 0U;
 80013f0:	2300      	movs	r3, #0
 80013f2:	60fb      	str	r3, [r7, #12]
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	4a5d      	ldr	r2, [pc, #372]	; (8001574 <XMC_USBD_lStartWriteXfer+0x18c>)
 8001400:	336a      	adds	r3, #106	; 0x6a
 8001402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	60bb      	str	r3, [r7, #8]

  if ((ep->xferTotal - ep->xferLength)  < ep->maxTransferSize)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	6892      	ldr	r2, [r2, #8]
 8001418:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800141c:	4293      	cmp	r3, r2
 800141e:	d204      	bcs.n	800142a <XMC_USBD_lStartWriteXfer+0x42>
  {
    ep->xferLength = ep->xferTotal;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	629a      	str	r2, [r3, #40]	; 0x28
 8001428:	e008      	b.n	800143c <XMC_USBD_lStartWriteXfer+0x54>
  }
  else
  {
    ep->xferLength += ep->maxTransferSize;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	6892      	ldr	r2, [r2, #8]
 8001432:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8001436:	441a      	add	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (ep->xferLength == 0U)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001440:	2b00      	cmp	r3, #0
 8001442:	d109      	bne.n	8001458 <XMC_USBD_lStartWriteXfer+0x70>
  {
    size.b.xfersize = 0U;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	f36f 0312 	bfc	r3, #0, #19
 800144a:	60fb      	str	r3, [r7, #12]
    size.b.pktcnt = 1U;
 800144c:	89fb      	ldrh	r3, [r7, #14]
 800144e:	2201      	movs	r2, #1
 8001450:	f362 03cc 	bfi	r3, r2, #3, #10
 8001454:	81fb      	strh	r3, [r7, #14]
 8001456:	e06a      	b.n	800152e <XMC_USBD_lStartWriteXfer+0x146>
  }
  else
  {
    if (ep->address_u.address_st.number == 0U)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	f003 030f 	and.w	r3, r3, #15
 8001460:	b2db      	uxtb	r3, r3
 8001462:	2b00      	cmp	r3, #0
 8001464:	d110      	bne.n	8001488 <XMC_USBD_lStartWriteXfer+0xa0>
    {
      size.b.pktcnt = 1U;
 8001466:	89fb      	ldrh	r3, [r7, #14]
 8001468:	2201      	movs	r2, #1
 800146a:	f362 03cc 	bfi	r3, r2, #3, #10
 800146e:	81fb      	strh	r3, [r7, #14]
      /* ep->maxXferSize equals maxPacketSize */
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	f362 0312 	bfi	r3, r2, #0, #19
 8001484:	60fb      	str	r3, [r7, #12]
 8001486:	e02b      	b.n	80014e0 <XMC_USBD_lStartWriteXfer+0xf8>
    }
    else
    {
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	f3c3 0212 	ubfx	r2, r3, #0, #19
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	f362 0312 	bfi	r3, r2, #0, #19
 800149c:	60fb      	str	r3, [r7, #12]
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U)) /
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014a2:	b29a      	uxth	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014a8:	b29b      	uxth	r3, r3
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	461a      	mov	r2, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f3c3 23c6 	ubfx	r3, r3, #11, #7
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	3b01      	subs	r3, #1
 80014be:	b29b      	uxth	r3, r3
 80014c0:	4413      	add	r3, r2
                                 ep->maxPacketSize);
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	6852      	ldr	r2, [r2, #4]
 80014c6:	f3c2 22c6 	ubfx	r2, r2, #11, #7
 80014ca:	b2d2      	uxtb	r2, r2
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
    }
    else
    {
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U)) /
 80014cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80014d6:	b29a      	uxth	r2, r3
 80014d8:	89fb      	ldrh	r3, [r7, #14]
 80014da:	f362 03cc 	bfi	r3, r2, #3, #10
 80014de:	81fb      	strh	r3, [r7, #14]
                                 ep->maxPacketSize);
    }
    if (usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80014e0:	4b25      	ldr	r3, [pc, #148]	; (8001578 <XMC_USBD_lStartWriteXfer+0x190>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	7b5b      	ldrb	r3, [r3, #13]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d10b      	bne.n	8001502 <XMC_USBD_lStartWriteXfer+0x11a>
    {
      /* Program dma*/
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepdma = (uint32_t)ep->xferBuffer;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	4a1f      	ldr	r2, [pc, #124]	; (8001574 <XMC_USBD_lStartWriteXfer+0x18c>)
 80014f6:	336a      	adds	r3, #106	; 0x6a
 80014f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001500:	615a      	str	r2, [r3, #20]
    }
    if (usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001502:	4b1d      	ldr	r3, [pc, #116]	; (8001578 <XMC_USBD_lStartWriteXfer+0x190>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	7b5b      	ldrb	r3, [r3, #13]
 8001508:	2b01      	cmp	r3, #1
 800150a:	d110      	bne.n	800152e <XMC_USBD_lStartWriteXfer+0x146>
    {
      /* enable fifo empty interrupt */
      xmc_device.device_register->dtknqr4_fifoemptymsk |= (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 800150c:	4b19      	ldr	r3, [pc, #100]	; (8001574 <XMC_USBD_lStartWriteXfer+0x18c>)
 800150e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001512:	4a18      	ldr	r2, [pc, #96]	; (8001574 <XMC_USBD_lStartWriteXfer+0x18c>)
 8001514:	f8d2 21a4 	ldr.w	r2, [r2, #420]	; 0x1a4
 8001518:	6b51      	ldr	r1, [r2, #52]	; 0x34
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	7812      	ldrb	r2, [r2, #0]
 800151e:	f3c2 0203 	ubfx	r2, r2, #0, #4
 8001522:	b2d2      	uxtb	r2, r2
 8001524:	4610      	mov	r0, r2
 8001526:	2201      	movs	r2, #1
 8001528:	4082      	lsls	r2, r0
 800152a:	430a      	orrs	r2, r1
 800152c:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }

  /* Program size of transfer and enable endpoint */
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dieptsiz = size.d32;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001536:	b2db      	uxtb	r3, r3
 8001538:	4a0e      	ldr	r2, [pc, #56]	; (8001574 <XMC_USBD_lStartWriteXfer+0x18c>)
 800153a:	336a      	adds	r3, #106	; 0x6a
 800153c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001540:	68fa      	ldr	r2, [r7, #12]
 8001542:	611a      	str	r2, [r3, #16]
  ctl.b.epena = 1U;
 8001544:	7afb      	ldrb	r3, [r7, #11]
 8001546:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800154a:	72fb      	strb	r3, [r7, #11]
  ctl.b.cnak = 1U;
 800154c:	7afb      	ldrb	r3, [r7, #11]
 800154e:	f043 0304 	orr.w	r3, r3, #4
 8001552:	72fb      	strb	r3, [r7, #11]
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = ctl.d32;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800155c:	b2db      	uxtb	r3, r3
 800155e:	4a05      	ldr	r2, [pc, #20]	; (8001574 <XMC_USBD_lStartWriteXfer+0x18c>)
 8001560:	336a      	adds	r3, #106	; 0x6a
 8001562:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001566:	68ba      	ldr	r2, [r7, #8]
 8001568:	601a      	str	r2, [r3, #0]
}
 800156a:	3714      	adds	r7, #20
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr
 8001574:	1ffe88c0 	.word	0x1ffe88c0
 8001578:	1ffe8888 	.word	0x1ffe8888

0800157c <XMC_USBD_lHandleUSBReset>:
 * When ever the host sets the bus into reset condition the usb otg_core generates
 * an interrupt, which is handled by this function. It resets the complete otg_core
 * into the default state.
 */
static void XMC_USBD_lHandleUSBReset(const XMC_USBD_t *const obj)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b088      	sub	sp, #32
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  fifosize_data_t gnptxfsiz;
  daint_data_t daint;
  dcfg_data_t dcfg;

  /* Clear the Remote Wakeup Signaling */
  dctl.d32 = xmc_device.device_register->dctl;
 8001584:	4b4f      	ldr	r3, [pc, #316]	; (80016c4 <XMC_USBD_lHandleUSBReset+0x148>)
 8001586:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	617b      	str	r3, [r7, #20]
  dctl.b.rmtwkupsig = 1U;
 800158e:	7d3b      	ldrb	r3, [r7, #20]
 8001590:	f043 0301 	orr.w	r3, r3, #1
 8001594:	753b      	strb	r3, [r7, #20]
  xmc_device.device_register->dctl = dctl.d32;
 8001596:	4b4b      	ldr	r3, [pc, #300]	; (80016c4 <XMC_USBD_lHandleUSBReset+0x148>)
 8001598:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800159c:	697a      	ldr	r2, [r7, #20]
 800159e:	605a      	str	r2, [r3, #4]

  /* enable naks for all eps */
  for (i = 0U; i < (uint8_t)XMC_USBD_NUM_EPS; i++)
 80015a0:	2300      	movs	r3, #0
 80015a2:	61fb      	str	r3, [r7, #28]
 80015a4:	e01a      	b.n	80015dc <XMC_USBD_lHandleUSBReset+0x60>
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 80015a6:	4a47      	ldr	r2, [pc, #284]	; (80016c4 <XMC_USBD_lHandleUSBReset+0x148>)
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	3370      	adds	r3, #112	; 0x70
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	4413      	add	r3, r2
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	61bb      	str	r3, [r7, #24]
    epctl.b.snak = 1U;
 80015b6:	7efb      	ldrb	r3, [r7, #27]
 80015b8:	f043 0308 	orr.w	r3, r3, #8
 80015bc:	76fb      	strb	r3, [r7, #27]
    epctl.b.stall = 0U;
 80015be:	7ebb      	ldrb	r3, [r7, #26]
 80015c0:	f36f 1345 	bfc	r3, #5, #1
 80015c4:	76bb      	strb	r3, [r7, #26]
    xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
 80015c6:	4a3f      	ldr	r2, [pc, #252]	; (80016c4 <XMC_USBD_lHandleUSBReset+0x148>)
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	3370      	adds	r3, #112	; 0x70
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	4413      	add	r3, r2
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	69ba      	ldr	r2, [r7, #24]
 80015d4:	601a      	str	r2, [r3, #0]
  dctl.d32 = xmc_device.device_register->dctl;
  dctl.b.rmtwkupsig = 1U;
  xmc_device.device_register->dctl = dctl.d32;

  /* enable naks for all eps */
  for (i = 0U; i < (uint8_t)XMC_USBD_NUM_EPS; i++)
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	3301      	adds	r3, #1
 80015da:	61fb      	str	r3, [r7, #28]
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	2b06      	cmp	r3, #6
 80015e0:	d9e1      	bls.n	80015a6 <XMC_USBD_lHandleUSBReset+0x2a>
    xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
  }

  /* Configure fifos */
  /* Calculate the size of the rx fifo */
  xmc_device.global_register->grxfsiz = 64U;
 80015e2:	4b38      	ldr	r3, [pc, #224]	; (80016c4 <XMC_USBD_lHandleUSBReset+0x148>)
 80015e4:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80015e8:	2240      	movs	r2, #64	; 0x40
 80015ea:	625a      	str	r2, [r3, #36]	; 0x24
  /* Calculate the size of the tx fifo for ep 0 */
  gnptxfsiz.d32 = 0U;
 80015ec:	2300      	movs	r3, #0
 80015ee:	613b      	str	r3, [r7, #16]
  gnptxfsiz.b.depth = 16U;
 80015f0:	2310      	movs	r3, #16
 80015f2:	827b      	strh	r3, [r7, #18]
  gnptxfsiz.b.startaddr = 64U;
 80015f4:	2340      	movs	r3, #64	; 0x40
 80015f6:	823b      	strh	r3, [r7, #16]
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
 80015f8:	4b32      	ldr	r3, [pc, #200]	; (80016c4 <XMC_USBD_lHandleUSBReset+0x148>)
 80015fa:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80015fe:	693a      	ldr	r2, [r7, #16]
 8001600:	629a      	str	r2, [r3, #40]	; 0x28
  /* calculate the size for the rest */
  for (i = 1U; i < (uint8_t)XMC_USBD_NUM_TX_FIFOS; i++)
 8001602:	2301      	movs	r3, #1
 8001604:	61fb      	str	r3, [r7, #28]
 8001606:	e011      	b.n	800162c <XMC_USBD_lHandleUSBReset+0xb0>
  {
    xmc_device.global_register->dtxfsiz[i - 1U] = (uint32_t)(((256U + (i * (64U))) / 4U) | ((uint32_t)16U << 16U));
 8001608:	4b2e      	ldr	r3, [pc, #184]	; (80016c4 <XMC_USBD_lHandleUSBReset+0x148>)
 800160a:	f8d3 11a0 	ldr.w	r1, [r3, #416]	; 0x1a0
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	3b01      	subs	r3, #1
 8001612:	69fa      	ldr	r2, [r7, #28]
 8001614:	3204      	adds	r2, #4
 8001616:	0192      	lsls	r2, r2, #6
 8001618:	0892      	lsrs	r2, r2, #2
 800161a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800161e:	3340      	adds	r3, #64	; 0x40
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	440b      	add	r3, r1
 8001624:	605a      	str	r2, [r3, #4]
  gnptxfsiz.d32 = 0U;
  gnptxfsiz.b.depth = 16U;
  gnptxfsiz.b.startaddr = 64U;
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
  /* calculate the size for the rest */
  for (i = 1U; i < (uint8_t)XMC_USBD_NUM_TX_FIFOS; i++)
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	3301      	adds	r3, #1
 800162a:	61fb      	str	r3, [r7, #28]
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	2b06      	cmp	r3, #6
 8001630:	d9ea      	bls.n	8001608 <XMC_USBD_lHandleUSBReset+0x8c>
  {
    xmc_device.global_register->dtxfsiz[i - 1U] = (uint32_t)(((256U + (i * (64U))) / 4U) | ((uint32_t)16U << 16U));
  }

  /* flush the fifos for proper operation */
  XMC_USBD_lFlushTXFifo(0x10U); /* 0x10 == all fifos, see doc */
 8001632:	2010      	movs	r0, #16
 8001634:	f7ff fd52 	bl	80010dc <XMC_USBD_lFlushTXFifo>
  XMC_USBD_lFlushTXFifo(0x0U);
 8001638:	2000      	movs	r0, #0
 800163a:	f7ff fd4f 	bl	80010dc <XMC_USBD_lFlushTXFifo>
  XMC_USBD_lFlushRXFifo();
 800163e:	f7ff fd8f 	bl	8001160 <XMC_USBD_lFlushRXFifo>
  /* Flush learning queue not needed due to fifo config */
  /* enable ep0 interrupts */
  daint.d32 = 0U;
 8001642:	2300      	movs	r3, #0
 8001644:	60fb      	str	r3, [r7, #12]
  daint.b.inep0 = 1U;
 8001646:	7b3b      	ldrb	r3, [r7, #12]
 8001648:	f043 0301 	orr.w	r3, r3, #1
 800164c:	733b      	strb	r3, [r7, #12]
  daint.b.outep0 = 1U;
 800164e:	7bbb      	ldrb	r3, [r7, #14]
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	73bb      	strb	r3, [r7, #14]
  xmc_device.device_register->daintmsk = daint.d32;
 8001656:	4b1b      	ldr	r3, [pc, #108]	; (80016c4 <XMC_USBD_lHandleUSBReset+0x148>)
 8001658:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800165c:	68fa      	ldr	r2, [r7, #12]
 800165e:	61da      	str	r2, [r3, #28]

  /* enable endpoint interrupts */
  /* out ep interrupts */
  XMC_USBD_EnableEventOUTEP(((uint32_t)XMC_USBD_EVENT_OUT_EP_TX_COMPLET | (uint32_t)XMC_USBD_EVENT_OUT_EP_DISABLED |
 8001660:	200f      	movs	r0, #15
 8001662:	f000 fbf1 	bl	8001e48 <XMC_USBD_EnableEventOUTEP>
                             (uint32_t)XMC_USBD_EVENT_OUT_EP_SETUP | (uint32_t)XMC_USBD_EVENT_OUT_EP_AHB_ERROR));

  /*in ep interrupts */
  XMC_USBD_EnableEventINEP(((uint32_t)XMC_USBD_EVENT_IN_EP_TX_COMPLET | (uint32_t)XMC_USBD_EVENT_IN_EP_DISABLED |
 8001666:	200f      	movs	r0, #15
 8001668:	f000 fc06 	bl	8001e78 <XMC_USBD_EnableEventINEP>
                            (uint32_t)XMC_USBD_EVENT_IN_EP_AHB_ERROR | (uint32_t)XMC_USBD_EVENT_IN_EP_TIMEOUT));


  /* Clear device Address */
  dcfg.d32 = xmc_device.device_register->dcfg;
 800166c:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <XMC_USBD_lHandleUSBReset+0x148>)
 800166e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	60bb      	str	r3, [r7, #8]
  dcfg.b.devaddr = 0U;
 8001676:	893b      	ldrh	r3, [r7, #8]
 8001678:	f36f 130a 	bfc	r3, #4, #7
 800167c:	813b      	strh	r3, [r7, #8]
  xmc_device.device_register->dcfg = dcfg.d32;
 800167e:	4b11      	ldr	r3, [pc, #68]	; (80016c4 <XMC_USBD_lHandleUSBReset+0x148>)
 8001680:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001684:	68ba      	ldr	r2, [r7, #8]
 8001686:	601a      	str	r2, [r3, #0]

  if (obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	7b5b      	ldrb	r3, [r3, #13]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d104      	bne.n	800169a <XMC_USBD_lHandleUSBReset+0x11e>
  {
    /* Clear Empty interrupt */
    xmc_device.device_register->dtknqr4_fifoemptymsk = 0U;
 8001690:	4b0c      	ldr	r3, [pc, #48]	; (80016c4 <XMC_USBD_lHandleUSBReset+0x148>)
 8001692:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001696:	2200      	movs	r2, #0
 8001698:	635a      	str	r2, [r3, #52]	; 0x34
  }

  xmc_device.ep[0U].outInUse = 0U;
 800169a:	4b0a      	ldr	r3, [pc, #40]	; (80016c4 <XMC_USBD_lHandleUSBReset+0x148>)
 800169c:	685a      	ldr	r2, [r3, #4]
 800169e:	f022 0210 	bic.w	r2, r2, #16
 80016a2:	605a      	str	r2, [r3, #4]
  xmc_device.ep[0U].inInUse = 0U;
 80016a4:	4b07      	ldr	r3, [pc, #28]	; (80016c4 <XMC_USBD_lHandleUSBReset+0x148>)
 80016a6:	685a      	ldr	r2, [r3, #4]
 80016a8:	f022 0208 	bic.w	r2, r2, #8
 80016ac:	605a      	str	r2, [r3, #4]

  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_RESET);
 80016ae:	4b05      	ldr	r3, [pc, #20]	; (80016c4 <XMC_USBD_lHandleUSBReset+0x148>)
 80016b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80016b4:	2004      	movs	r0, #4
 80016b6:	4798      	blx	r3

  /* clear reset intr */
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_RESET);
 80016b8:	2004      	movs	r0, #4
 80016ba:	f000 fb1f 	bl	8001cfc <XMC_USBD_ClearEvent>
}
 80016be:	3720      	adds	r7, #32
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	1ffe88c0 	.word	0x1ffe88c0

080016c8 <XMC_USBD_lHandleOTGInt>:
* @brief Handle OTG Interrupt
*
* It detects especially connect and disconnect events.
*/
static void XMC_USBD_lHandleOTGInt(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
  gotgint_data_t data;
  data.d32 = xmc_device.global_register->gotgint;
 80016ce:	4b0f      	ldr	r3, [pc, #60]	; (800170c <XMC_USBD_lHandleOTGInt+0x44>)
 80016d0:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	607b      	str	r3, [r7, #4]
  if (data.b.sesenddet)
 80016d8:	793b      	ldrb	r3, [r7, #4]
 80016da:	f003 0304 	and.w	r3, r3, #4
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d00b      	beq.n	80016fc <XMC_USBD_lHandleOTGInt+0x34>
  {
    xmc_device.IsPowered = 0U;
 80016e4:	4a09      	ldr	r2, [pc, #36]	; (800170c <XMC_USBD_lHandleOTGInt+0x44>)
 80016e6:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 80016ea:	f36f 0382 	bfc	r3, #2, #1
 80016ee:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_OFF);
 80016f2:	4b06      	ldr	r3, [pc, #24]	; (800170c <XMC_USBD_lHandleOTGInt+0x44>)
 80016f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80016f8:	2001      	movs	r0, #1
 80016fa:	4798      	blx	r3
  }
  XMC_USBD_lClearEventOTG(data.d32);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4618      	mov	r0, r3
 8001700:	f000 fb60 	bl	8001dc4 <XMC_USBD_lClearEventOTG>

}
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	1ffe88c0 	.word	0x1ffe88c0

08001710 <XMC_USBD_lHandleEnumDone>:
 * @brief Interrupt handler for device enumeration done.
 *
 * Handles the enumeration done from dwc_otg, when the host has enumerated the device.
 */
static void XMC_USBD_lHandleEnumDone(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
  /* Normaly we need to check dctl
   * We are always fullspeed, so max it up. */
  depctl_data_t epctl;
  gusbcfg_data_t gusbcfg;

  epctl.d32 = xmc_device.endpoint_in_register[0U]->diepctl;
 8001716:	4b1b      	ldr	r3, [pc, #108]	; (8001784 <XMC_USBD_lHandleEnumDone+0x74>)
 8001718:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	607b      	str	r3, [r7, #4]
  epctl.b.mps = 0x00U; /* 64 Byte, this is also automatically set for out ep */
 8001720:	88bb      	ldrh	r3, [r7, #4]
 8001722:	f36f 030a 	bfc	r3, #0, #11
 8001726:	80bb      	strh	r3, [r7, #4]
  xmc_device.endpoint_in_register[0U]->diepctl = epctl.d32;
 8001728:	4b16      	ldr	r3, [pc, #88]	; (8001784 <XMC_USBD_lHandleEnumDone+0x74>)
 800172a:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	601a      	str	r2, [r3, #0]

  /* update device connected flag */
  xmc_device.IsConnected = 1U;
 8001732:	4a14      	ldr	r2, [pc, #80]	; (8001784 <XMC_USBD_lHandleEnumDone+0x74>)
 8001734:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 8001738:	f043 0301 	orr.w	r3, r3, #1
 800173c:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
  xmc_device.IsPowered = 1U;
 8001740:	4a10      	ldr	r2, [pc, #64]	; (8001784 <XMC_USBD_lHandleEnumDone+0x74>)
 8001742:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 8001746:	f043 0304 	orr.w	r3, r3, #4
 800174a:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe

  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_CONNECT);
 800174e:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <XMC_USBD_lHandleEnumDone+0x74>)
 8001750:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001754:	2002      	movs	r0, #2
 8001756:	4798      	blx	r3

  /* Set Trim */
  gusbcfg.d32 = xmc_device.global_register->gusbcfg;
 8001758:	4b0a      	ldr	r3, [pc, #40]	; (8001784 <XMC_USBD_lHandleEnumDone+0x74>)
 800175a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	603b      	str	r3, [r7, #0]
  gusbcfg.b.usbtrdtim = 9U; /* default value for LS/FS */
 8001762:	787b      	ldrb	r3, [r7, #1]
 8001764:	2209      	movs	r2, #9
 8001766:	f362 0385 	bfi	r3, r2, #2, #4
 800176a:	707b      	strb	r3, [r7, #1]
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 800176c:	4b05      	ldr	r3, [pc, #20]	; (8001784 <XMC_USBD_lHandleEnumDone+0x74>)
 800176e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001772:	683a      	ldr	r2, [r7, #0]
 8001774:	60da      	str	r2, [r3, #12]

  /* clear interrupt */
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_ENUMDONE);
 8001776:	200b      	movs	r0, #11
 8001778:	f000 fac0 	bl	8001cfc <XMC_USBD_ClearEvent>
}
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	1ffe88c0 	.word	0x1ffe88c0

08001788 <XMC_USBD_lHandleOEPInt>:
 *
 * The interrupt handler first checks, which endpoint has caused the interrupt and then
 * determines, which interrupt should be handled.
 */
static void XMC_USBD_lHandleOEPInt(const XMC_USBD_t *const obj)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b08c      	sub	sp, #48	; 0x30
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  uint16_t temp;
  uint16_t temp1;
  uint16_t mask;
  uint8_t ep_num;

  daint.d32 = xmc_device.device_register->daint;
 8001790:	4b6a      	ldr	r3, [pc, #424]	; (800193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 8001792:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	61fb      	str	r3, [r7, #28]

  daintmsk.d32 = xmc_device.device_register->daintmsk;
 800179a:	4b68      	ldr	r3, [pc, #416]	; (800193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 800179c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80017a0:	69db      	ldr	r3, [r3, #28]
 80017a2:	61bb      	str	r3, [r7, #24]

  doepmsk.d32 = xmc_device.device_register->doepmsk;
 80017a4:	4b65      	ldr	r3, [pc, #404]	; (800193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 80017a6:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80017aa:	695b      	ldr	r3, [r3, #20]
 80017ac:	617b      	str	r3, [r7, #20]

  mask = daint.ep.out & daintmsk.ep.out;
 80017ae:	8bfa      	ldrh	r2, [r7, #30]
 80017b0:	8b7b      	ldrh	r3, [r7, #26]
 80017b2:	4013      	ands	r3, r2
 80017b4:	85bb      	strh	r3, [r7, #44]	; 0x2c
  ep_num = 0U;
 80017b6:	2300      	movs	r3, #0
 80017b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  doeptsiz.d32 = 0U;
 80017bc:	2300      	movs	r3, #0
 80017be:	60fb      	str	r3, [r7, #12]

  while ((uint16_t)mask >> ep_num)
 80017c0:	e0ae      	b.n	8001920 <XMC_USBD_lHandleOEPInt+0x198>
  {
    temp1 = (mask >> (uint16_t)ep_num);
 80017c2:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80017c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80017c8:	fa42 f303 	asr.w	r3, r2, r3
 80017cc:	857b      	strh	r3, [r7, #42]	; 0x2a
    temp = temp1 & 0x1U;
 80017ce:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80017d0:	f003 0301 	and.w	r3, r3, #1
 80017d4:	853b      	strh	r3, [r7, #40]	; 0x28
    if (temp)
 80017d6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80017d8:	2b00      	cmp	r3, #0
 80017da:	f000 809c 	beq.w	8001916 <XMC_USBD_lHandleOEPInt+0x18e>
    {
      /* load register data for endpoint */
      ep = &xmc_device.ep[ep_num];
 80017de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80017e2:	2234      	movs	r2, #52	; 0x34
 80017e4:	fb02 f303 	mul.w	r3, r2, r3
 80017e8:	4a54      	ldr	r2, [pc, #336]	; (800193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 80017ea:	4413      	add	r3, r2
 80017ec:	627b      	str	r3, [r7, #36]	; 0x24
      doepint.d32 = xmc_device.endpoint_out_register[ep_num]->doepint & doepmsk.d32;
 80017ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80017f2:	4a52      	ldr	r2, [pc, #328]	; (800193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 80017f4:	3370      	adds	r3, #112	; 0x70
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	4413      	add	r3, r2
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	4013      	ands	r3, r2
 8001802:	613b      	str	r3, [r7, #16]
      if (obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	7b5b      	ldrb	r3, [r3, #13]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d108      	bne.n	800181e <XMC_USBD_lHandleOEPInt+0x96>
      {
        doeptsiz.d32 = xmc_device.endpoint_out_register[ep_num]->doeptsiz;
 800180c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001810:	4a4a      	ldr	r2, [pc, #296]	; (800193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 8001812:	3370      	adds	r3, #112	; 0x70
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	4413      	add	r3, r2
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	691b      	ldr	r3, [r3, #16]
 800181c:	60fb      	str	r3, [r7, #12]
      }
      /* Setup Phase Complete */
      if (doepint.b.setup)
 800181e:	7c3b      	ldrb	r3, [r7, #16]
 8001820:	f003 0308 	and.w	r3, r3, #8
 8001824:	b2db      	uxtb	r3, r3
 8001826:	2b00      	cmp	r3, #0
 8001828:	d033      	beq.n	8001892 <XMC_USBD_lHandleOEPInt+0x10a>
      {
        /* ep0 not stalled any more */
        ep->isStalled = 0U;
 800182a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800182c:	7913      	ldrb	r3, [r2, #4]
 800182e:	f36f 1345 	bfc	r3, #5, #1
 8001832:	7113      	strb	r3, [r2, #4]
        if (obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	7b5b      	ldrb	r3, [r3, #13]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d10e      	bne.n	800185a <XMC_USBD_lHandleOEPInt+0xd2>
        {
          /* calculate size for setup packet */
          ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
                                              (uint32_t)((deptsiz0_data_t *)&doeptsiz)->b.supcnt) * (uint32_t)XMC_USBD_SETUP_SIZE);
 800183c:	f107 030c 	add.w	r3, r7, #12
 8001840:	78db      	ldrb	r3, [r3, #3]
 8001842:	f3c3 1341 	ubfx	r3, r3, #5, #2
 8001846:	b2db      	uxtb	r3, r3
 8001848:	461a      	mov	r2, r3
        /* ep0 not stalled any more */
        ep->isStalled = 0U;
        if (obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
        {
          /* calculate size for setup packet */
          ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
 800184a:	4613      	mov	r3, r2
 800184c:	075b      	lsls	r3, r3, #29
 800184e:	1a9b      	subs	r3, r3, r2
 8001850:	00db      	lsls	r3, r3, #3
 8001852:	f103 0218 	add.w	r2, r3, #24
 8001856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001858:	611a      	str	r2, [r3, #16]
                                              (uint32_t)((deptsiz0_data_t *)&doeptsiz)->b.supcnt) * (uint32_t)XMC_USBD_SETUP_SIZE);
        }
        if (obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	7b5b      	ldrb	r3, [r3, #13]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d106      	bne.n	8001870 <XMC_USBD_lHandleOEPInt+0xe8>
        {
          ep->outBytesAvailable += ep->xferCount;
 8001862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001864:	691a      	ldr	r2, [r3, #16]
 8001866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800186a:	441a      	add	r2, r3
 800186c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800186e:	611a      	str	r2, [r3, #16]
        }
        ep->outInUse = 0U;
 8001870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001872:	685a      	ldr	r2, [r3, #4]
 8001874:	f022 0210 	bic.w	r2, r2, #16
 8001878:	605a      	str	r2, [r3, #4]
        xmc_device.EndpointEvent_cb(0U, XMC_USBD_EP_EVENT_SETUP); /* signal endpoint event */
 800187a:	4b30      	ldr	r3, [pc, #192]	; (800193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 800187c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001880:	2000      	movs	r0, #0
 8001882:	2100      	movs	r1, #0
 8001884:	4798      	blx	r3
        /* clear the interrupt */
        XMC_USBD_ClearEventOUTEP((uint32_t)XMC_USBD_EVENT_OUT_EP_SETUP, ep_num);
 8001886:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800188a:	2008      	movs	r0, #8
 800188c:	4619      	mov	r1, r3
 800188e:	f000 fac3 	bl	8001e18 <XMC_USBD_ClearEventOUTEP>
      }
      if (doepint.b.xfercompl)
 8001892:	7c3b      	ldrb	r3, [r7, #16]
 8001894:	f003 0301 	and.w	r3, r3, #1
 8001898:	b2db      	uxtb	r3, r3
 800189a:	2b00      	cmp	r3, #0
 800189c:	d034      	beq.n	8001908 <XMC_USBD_lHandleOEPInt+0x180>
      {
        if (obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	7b5b      	ldrb	r3, [r3, #13]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d115      	bne.n	80018d2 <XMC_USBD_lHandleOEPInt+0x14a>
        {
          uint32_t bytes = (ep->xferLength - ep->xferCount) - doeptsiz.b.xfersize;
 80018a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80018aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	68fa      	ldr	r2, [r7, #12]
 80018b2:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80018b6:	1a9b      	subs	r3, r3, r2
 80018b8:	623b      	str	r3, [r7, #32]
          ep->xferCount += bytes;
 80018ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018be:	6a3b      	ldr	r3, [r7, #32]
 80018c0:	441a      	add	r2, r3
 80018c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c4:	62da      	str	r2, [r3, #44]	; 0x2c
          ep->xferBuffer += bytes;
 80018c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018ca:	6a3b      	ldr	r3, [r7, #32]
 80018cc:	441a      	add	r2, r3
 80018ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d0:	625a      	str	r2, [r3, #36]	; 0x24
        }
        if (ep->xferTotal == ep->xferLength)
 80018d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018da:	429a      	cmp	r2, r3
 80018dc:	d111      	bne.n	8001902 <XMC_USBD_lHandleOEPInt+0x17a>
        {
          ep->outBytesAvailable = ep->xferCount;
 80018de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e4:	611a      	str	r2, [r3, #16]
          ep->outInUse = 0U;
 80018e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e8:	685a      	ldr	r2, [r3, #4]
 80018ea:	f022 0210 	bic.w	r2, r2, #16
 80018ee:	605a      	str	r2, [r3, #4]
          xmc_device.EndpointEvent_cb(ep_num, XMC_USBD_EP_EVENT_OUT);
 80018f0:	4b12      	ldr	r3, [pc, #72]	; (800193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 80018f2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80018f6:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80018fa:	4610      	mov	r0, r2
 80018fc:	2101      	movs	r1, #1
 80018fe:	4798      	blx	r3
 8001900:	e002      	b.n	8001908 <XMC_USBD_lHandleOEPInt+0x180>
        }
        else
        {
          XMC_USBD_lStartReadXfer(ep);
 8001902:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001904:	f7ff fcb4 	bl	8001270 <XMC_USBD_lStartReadXfer>
        }

      }

      XMC_USBD_ClearEventOUTEP(doepint.d32, ep_num);
 8001908:	693a      	ldr	r2, [r7, #16]
 800190a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800190e:	4610      	mov	r0, r2
 8001910:	4619      	mov	r1, r3
 8001912:	f000 fa81 	bl	8001e18 <XMC_USBD_ClearEventOUTEP>
    }
    ep_num++;
 8001916:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800191a:	3301      	adds	r3, #1
 800191c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  mask = daint.ep.out & daintmsk.ep.out;
  ep_num = 0U;
  doeptsiz.d32 = 0U;

  while ((uint16_t)mask >> ep_num)
 8001920:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001922:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001926:	fa42 f303 	asr.w	r3, r2, r3
 800192a:	2b00      	cmp	r3, #0
 800192c:	f47f af49 	bne.w	80017c2 <XMC_USBD_lHandleOEPInt+0x3a>
    }
    ep_num++;
  }

  /* clear interrupt */
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_OUTEP);
 8001930:	200d      	movs	r0, #13
 8001932:	f000 f9e3 	bl	8001cfc <XMC_USBD_ClearEvent>
}
 8001936:	3730      	adds	r7, #48	; 0x30
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	1ffe88c0 	.word	0x1ffe88c0

08001940 <XMC_USBD_lHandleIEPInt>:
 *
 * The interrupt handler first checks, which endpoint has caused the interrupt and then
 * determines, which interrupt should be handled.
 */
static void XMC_USBD_lHandleIEPInt(const XMC_USBD_t *const obj)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b08c      	sub	sp, #48	; 0x30
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  uint16_t temp1;
  uint16_t mask;
  uint8_t ep_num;
  uint32_t inepint;

  daint.d32 = xmc_device.device_register->daint;
 8001948:	4b6a      	ldr	r3, [pc, #424]	; (8001af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 800194a:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800194e:	699b      	ldr	r3, [r3, #24]
 8001950:	617b      	str	r3, [r7, #20]

  diepmsk.d32 = xmc_device.device_register->diepmsk;
 8001952:	4b68      	ldr	r3, [pc, #416]	; (8001af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 8001954:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001958:	691b      	ldr	r3, [r3, #16]
 800195a:	613b      	str	r3, [r7, #16]

  dieptsiz.d32 = 0U;
 800195c:	2300      	movs	r3, #0
 800195e:	60bb      	str	r3, [r7, #8]
  mask = daint.ep.in;
 8001960:	8abb      	ldrh	r3, [r7, #20]
 8001962:	85bb      	strh	r3, [r7, #44]	; 0x2c
  ep_num = 0U;
 8001964:	2300      	movs	r3, #0
 8001966:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  while ((uint16_t)mask >> ep_num)
 800196a:	e0b5      	b.n	8001ad8 <XMC_USBD_lHandleIEPInt+0x198>
  {
    temp1 = ((uint16_t)mask >> (uint16_t)ep_num);
 800196c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800196e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001972:	fa42 f303 	asr.w	r3, r2, r3
 8001976:	857b      	strh	r3, [r7, #42]	; 0x2a
    temp = (uint16_t)temp1 & (uint16_t)0x1U;
 8001978:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	853b      	strh	r3, [r7, #40]	; 0x28
    if ((uint16_t)temp)
 8001980:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001982:	2b00      	cmp	r3, #0
 8001984:	f000 80a3 	beq.w	8001ace <XMC_USBD_lHandleIEPInt+0x18e>
    {
      ep = &xmc_device.ep[ep_num];
 8001988:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800198c:	2234      	movs	r2, #52	; 0x34
 800198e:	fb02 f303 	mul.w	r3, r2, r3
 8001992:	4a58      	ldr	r2, [pc, #352]	; (8001af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 8001994:	4413      	add	r3, r2
 8001996:	627b      	str	r3, [r7, #36]	; 0x24
      inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
 8001998:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800199c:	4a55      	ldr	r2, [pc, #340]	; (8001af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 800199e:	336a      	adds	r3, #106	; 0x6a
 80019a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	623b      	str	r3, [r7, #32]
      diepint.d32 = inepint &
                    ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 80019a8:	4b52      	ldr	r3, [pc, #328]	; (8001af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 80019aa:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80019ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019b2:	7812      	ldrb	r2, [r2, #0]
 80019b4:	f3c2 0203 	ubfx	r2, r2, #0, #4
 80019b8:	b2d2      	uxtb	r2, r2
 80019ba:	40d3      	lsrs	r3, r2
                       0x1U) << 7U) | (uint32_t)diepmsk.d32);
 80019bc:	01db      	lsls	r3, r3, #7
 80019be:	b2da      	uxtb	r2, r3
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	431a      	orrs	r2, r3
    temp = (uint16_t)temp1 & (uint16_t)0x1U;
    if ((uint16_t)temp)
    {
      ep = &xmc_device.ep[ep_num];
      inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
      diepint.d32 = inepint &
 80019c4:	6a3b      	ldr	r3, [r7, #32]
 80019c6:	4013      	ands	r3, r2
 80019c8:	60fb      	str	r3, [r7, #12]
                    ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
                       0x1U) << 7U) | (uint32_t)diepmsk.d32);
      if (obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	7b5b      	ldrb	r3, [r3, #13]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d107      	bne.n	80019e2 <XMC_USBD_lHandleIEPInt+0xa2>
      {
        dieptsiz.d32 = xmc_device.endpoint_in_register[ep_num]->dieptsiz;
 80019d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80019d6:	4a47      	ldr	r2, [pc, #284]	; (8001af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 80019d8:	336a      	adds	r3, #106	; 0x6a
 80019da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019de:	691b      	ldr	r3, [r3, #16]
 80019e0:	60bb      	str	r3, [r7, #8]
      }
      if (obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	7b5b      	ldrb	r3, [r3, #13]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d115      	bne.n	8001a16 <XMC_USBD_lHandleIEPInt+0xd6>
      {
        if (diepint.b.emptyintr)
 80019ea:	7b3b      	ldrb	r3, [r7, #12]
 80019ec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d00f      	beq.n	8001a16 <XMC_USBD_lHandleIEPInt+0xd6>
        {
          uint32_t bytes;
          bytes = XMC_USBD_lWriteFifo(ep);
 80019f6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80019f8:	f7ff fb1e 	bl	8001038 <XMC_USBD_lWriteFifo>
 80019fc:	61f8      	str	r0, [r7, #28]
          ep->xferCount += bytes;
 80019fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	441a      	add	r2, r3
 8001a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a08:	62da      	str	r2, [r3, #44]	; 0x2c
          ep->xferBuffer += bytes;
 8001a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	441a      	add	r2, r3
 8001a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a14:	625a      	str	r2, [r3, #36]	; 0x24
        }
      }
      if (diepint.b.xfercompl)
 8001a16:	7b3b      	ldrb	r3, [r7, #12]
 8001a18:	f003 0301 	and.w	r3, r3, #1
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d04e      	beq.n	8001ac0 <XMC_USBD_lHandleIEPInt+0x180>
      {
        if (obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	7b5b      	ldrb	r3, [r3, #13]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d11d      	bne.n	8001a66 <XMC_USBD_lHandleIEPInt+0x126>
        {
          /* update xfer values */
          if ((dieptsiz.b.pktcnt == 0U) && (dieptsiz.b.xfersize == 0U))
 8001a2a:	897a      	ldrh	r2, [r7, #10]
 8001a2c:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8001a30:	4013      	ands	r3, r2
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d116      	bne.n	8001a66 <XMC_USBD_lHandleIEPInt+0x126>
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d111      	bne.n	8001a66 <XMC_USBD_lHandleIEPInt+0x126>
          {
            uint32_t Bytes = ep->xferLength - ep->xferCount;
 8001a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a4a:	1ad3      	subs	r3, r2, r3
 8001a4c:	61bb      	str	r3, [r7, #24]
            ep->xferCount += Bytes;
 8001a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	441a      	add	r2, r3
 8001a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a58:	62da      	str	r2, [r3, #44]	; 0x2c
            ep->xferBuffer += Bytes;
 8001a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	441a      	add	r2, r3
 8001a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a64:	625a      	str	r2, [r3, #36]	; 0x24
          }
        }
        if (ep->xferTotal == ep->xferLength)
 8001a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d123      	bne.n	8001aba <XMC_USBD_lHandleIEPInt+0x17a>
        {
          ep->inInUse = 0U;
 8001a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a74:	685a      	ldr	r2, [r3, #4]
 8001a76:	f022 0208 	bic.w	r2, r2, #8
 8001a7a:	605a      	str	r2, [r3, #4]
          if (obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	7b5b      	ldrb	r3, [r3, #13]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d10e      	bne.n	8001aa2 <XMC_USBD_lHandleIEPInt+0x162>
          {
            /* mask fifo empty interrupt */
            xmc_device.device_register->dtknqr4_fifoemptymsk =
 8001a84:	4b1b      	ldr	r3, [pc, #108]	; (8001af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 8001a86:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
              (uint32_t)(xmc_device.device_register->dtknqr4_fifoemptymsk & ~(((uint32_t)1U << ep_num)));
 8001a8a:	4a1a      	ldr	r2, [pc, #104]	; (8001af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 8001a8c:	f8d2 21a4 	ldr.w	r2, [r2, #420]	; 0x1a4
 8001a90:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8001a92:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001a96:	2001      	movs	r0, #1
 8001a98:	fa00 f202 	lsl.w	r2, r0, r2
 8001a9c:	43d2      	mvns	r2, r2
 8001a9e:	400a      	ands	r2, r1
        {
          ep->inInUse = 0U;
          if (obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
          {
            /* mask fifo empty interrupt */
            xmc_device.device_register->dtknqr4_fifoemptymsk =
 8001aa0:	635a      	str	r2, [r3, #52]	; 0x34
              (uint32_t)(xmc_device.device_register->dtknqr4_fifoemptymsk & ~(((uint32_t)1U << ep_num)));
          }
          xmc_device.EndpointEvent_cb(0x80U | ep_num, XMC_USBD_EP_EVENT_IN);
 8001aa2:	4b14      	ldr	r3, [pc, #80]	; (8001af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 8001aa4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001aa8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001aac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001ab0:	b2d2      	uxtb	r2, r2
 8001ab2:	4610      	mov	r0, r2
 8001ab4:	2102      	movs	r1, #2
 8001ab6:	4798      	blx	r3
 8001ab8:	e002      	b.n	8001ac0 <XMC_USBD_lHandleIEPInt+0x180>
        }
        else
        {
          /* start next step of transfer */
          XMC_USBD_lStartWriteXfer(ep);
 8001aba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001abc:	f7ff fc94 	bl	80013e8 <XMC_USBD_lStartWriteXfer>
        }

      }

      XMC_USBD_ClearEventINEP((uint32_t)diepint.d32, ep_num);
 8001ac0:	68fa      	ldr	r2, [r7, #12]
 8001ac2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ac6:	4610      	mov	r0, r2
 8001ac8:	4619      	mov	r1, r3
 8001aca:	f000 f98f 	bl	8001dec <XMC_USBD_ClearEventINEP>
    }
    ep_num++;
 8001ace:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  dieptsiz.d32 = 0U;
  mask = daint.ep.in;
  ep_num = 0U;

  while ((uint16_t)mask >> ep_num)
 8001ad8:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001ada:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ade:	fa42 f303 	asr.w	r3, r2, r3
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	f47f af42 	bne.w	800196c <XMC_USBD_lHandleIEPInt+0x2c>

      XMC_USBD_ClearEventINEP((uint32_t)diepint.d32, ep_num);
    }
    ep_num++;
  }
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_INEP);
 8001ae8:	200e      	movs	r0, #14
 8001aea:	f000 f907 	bl	8001cfc <XMC_USBD_ClearEvent>
}
 8001aee:	3730      	adds	r7, #48	; 0x30
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	1ffe88c0 	.word	0x1ffe88c0

08001af8 <XMC_USBD_lHandleRxFLvl>:
 * @brief RX Fifo interrupt handler
 *
 * This function handles the interrupt, when the rx fifo is not empty anymore.
 */
static void XMC_USBD_lHandleRxFLvl(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
  device_grxsts_data_t data;
  data.d32 = xmc_device.global_register->grxstsp;
 8001afe:	4b1d      	ldr	r3, [pc, #116]	; (8001b74 <XMC_USBD_lHandleRxFLvl+0x7c>)
 8001b00:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001b04:	6a1b      	ldr	r3, [r3, #32]
 8001b06:	607b      	str	r3, [r7, #4]

  switch (data.b.pktsts)
 8001b08:	79bb      	ldrb	r3, [r7, #6]
 8001b0a:	f3c3 0343 	ubfx	r3, r3, #1, #4
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	3b01      	subs	r3, #1
 8001b12:	2b05      	cmp	r3, #5
 8001b14:	d82a      	bhi.n	8001b6c <XMC_USBD_lHandleRxFLvl+0x74>
 8001b16:	a201      	add	r2, pc, #4	; (adr r2, 8001b1c <XMC_USBD_lHandleRxFLvl+0x24>)
 8001b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b1c:	08001b6d 	.word	0x08001b6d
 8001b20:	08001b35 	.word	0x08001b35
 8001b24:	08001b6d 	.word	0x08001b6d
 8001b28:	08001b6d 	.word	0x08001b6d
 8001b2c:	08001b6d 	.word	0x08001b6d
 8001b30:	08001b51 	.word	0x08001b51
    case XMC_USBD_GRXSTS_PKTSTS_GOUTNAK:
      break;
    case XMC_USBD_GRXSTS_PKTSTS_OUTCMPL:
      break;
    case XMC_USBD_GRXSTS_PKTSTS_OUTDATA:
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum, (uint32_t)data.b.bcnt);
 8001b34:	793b      	ldrb	r3, [r7, #4]
 8001b36:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	88bb      	ldrh	r3, [r7, #4]
 8001b40:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	4610      	mov	r0, r2
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f7ff fa01 	bl	8000f50 <XMC_USBD_lReadFifo>
      break;
 8001b4e:	e00e      	b.n	8001b6e <XMC_USBD_lHandleRxFLvl+0x76>
    case XMC_USBD_GRXSTS_PKTSTS_SETUP:
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum, (uint32_t)data.b.bcnt);
 8001b50:	793b      	ldrb	r3, [r7, #4]
 8001b52:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	461a      	mov	r2, r3
 8001b5a:	88bb      	ldrh	r3, [r7, #4]
 8001b5c:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	4610      	mov	r0, r2
 8001b64:	4619      	mov	r1, r3
 8001b66:	f7ff f9f3 	bl	8000f50 <XMC_USBD_lReadFifo>
      break;
 8001b6a:	e000      	b.n	8001b6e <XMC_USBD_lHandleRxFLvl+0x76>
    case XMC_USBD_GRXSTS_PKTSTS_SETUPCMPL:
      break;
    default:
      break;
 8001b6c:	bf00      	nop
  }
  /* no need to clear */
}
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	1ffe88c0 	.word	0x1ffe88c0

08001b78 <XMC_USBD_IRQHandler>:
 *
 * The handler first checks, which global interrupt has caused the interrupt
 * and then dispatches interrupt to the corresponding sub-handler.
 */
void XMC_USBD_IRQHandler(const XMC_USBD_t *const obj)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  gintmsk_data_t gintmsk;
  gintsts_data_t data;

  gintmsk.d32 = xmc_device.global_register->gintmsk;
 8001b80:	4b4f      	ldr	r3, [pc, #316]	; (8001cc0 <XMC_USBD_IRQHandler+0x148>)
 8001b82:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001b86:	699b      	ldr	r3, [r3, #24]
 8001b88:	60fb      	str	r3, [r7, #12]
  data.d32 = xmc_device.global_register->gintsts & gintmsk.d32;
 8001b8a:	4b4d      	ldr	r3, [pc, #308]	; (8001cc0 <XMC_USBD_IRQHandler+0x148>)
 8001b8c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001b90:	695a      	ldr	r2, [r3, #20]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	4013      	ands	r3, r2
 8001b96:	60bb      	str	r3, [r7, #8]

  if (data.b.sofintr)
 8001b98:	7a3b      	ldrb	r3, [r7, #8]
 8001b9a:	f003 0308 	and.w	r3, r3, #8
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d007      	beq.n	8001bb4 <XMC_USBD_IRQHandler+0x3c>
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SOF);
 8001ba4:	4b46      	ldr	r3, [pc, #280]	; (8001cc0 <XMC_USBD_IRQHandler+0x148>)
 8001ba6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001baa:	2009      	movs	r0, #9
 8001bac:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_SOF);
 8001bae:	2009      	movs	r0, #9
 8001bb0:	f000 f8a4 	bl	8001cfc <XMC_USBD_ClearEvent>
  }
  if (obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	7b5b      	ldrb	r3, [r3, #13]
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d119      	bne.n	8001bf0 <XMC_USBD_IRQHandler+0x78>
  {
    if (data.b.rxstsqlvl)
 8001bbc:	7a3b      	ldrb	r3, [r7, #8]
 8001bbe:	f003 0310 	and.w	r3, r3, #16
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d013      	beq.n	8001bf0 <XMC_USBD_IRQHandler+0x78>
    {
      /* Masked that interrupt so its only done once */
      gintmsk.b.rxstsqlvl = 0U;
 8001bc8:	7b3b      	ldrb	r3, [r7, #12]
 8001bca:	f36f 1304 	bfc	r3, #4, #1
 8001bce:	733b      	strb	r3, [r7, #12]
      xmc_device.global_register->gintmsk = gintmsk.d32;
 8001bd0:	4b3b      	ldr	r3, [pc, #236]	; (8001cc0 <XMC_USBD_IRQHandler+0x148>)
 8001bd2:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001bd6:	68fa      	ldr	r2, [r7, #12]
 8001bd8:	619a      	str	r2, [r3, #24]
      XMC_USBD_lHandleRxFLvl(); /* handle the interrupt */
 8001bda:	f7ff ff8d 	bl	8001af8 <XMC_USBD_lHandleRxFLvl>
      gintmsk.b.rxstsqlvl = 1U;
 8001bde:	7b3b      	ldrb	r3, [r7, #12]
 8001be0:	f043 0310 	orr.w	r3, r3, #16
 8001be4:	733b      	strb	r3, [r7, #12]
      xmc_device.global_register->gintmsk = gintmsk.d32;
 8001be6:	4b36      	ldr	r3, [pc, #216]	; (8001cc0 <XMC_USBD_IRQHandler+0x148>)
 8001be8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001bec:	68fa      	ldr	r2, [r7, #12]
 8001bee:	619a      	str	r2, [r3, #24]
    }
  }
  if (data.b.erlysuspend)
 8001bf0:	7a7b      	ldrb	r3, [r7, #9]
 8001bf2:	f003 0304 	and.w	r3, r3, #4
 8001bf6:	b2db      	uxtb	r3, r3
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d002      	beq.n	8001c02 <XMC_USBD_IRQHandler+0x8a>
  {
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_EARLYSUSPEND);
 8001bfc:	200a      	movs	r0, #10
 8001bfe:	f000 f87d 	bl	8001cfc <XMC_USBD_ClearEvent>
  }
  if (data.b.usbsuspend)
 8001c02:	7a7b      	ldrb	r3, [r7, #9]
 8001c04:	f003 0308 	and.w	r3, r3, #8
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d007      	beq.n	8001c1e <XMC_USBD_IRQHandler+0xa6>
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SUSPEND);
 8001c0e:	4b2c      	ldr	r3, [pc, #176]	; (8001cc0 <XMC_USBD_IRQHandler+0x148>)
 8001c10:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001c14:	2006      	movs	r0, #6
 8001c16:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_SUSPEND);
 8001c18:	2006      	movs	r0, #6
 8001c1a:	f000 f86f 	bl	8001cfc <XMC_USBD_ClearEvent>
  }
  if (data.b.wkupintr)
 8001c1e:	7afb      	ldrb	r3, [r7, #11]
 8001c20:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d007      	beq.n	8001c3a <XMC_USBD_IRQHandler+0xc2>
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_REMOTE_WAKEUP);
 8001c2a:	4b25      	ldr	r3, [pc, #148]	; (8001cc0 <XMC_USBD_IRQHandler+0x148>)
 8001c2c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001c30:	2008      	movs	r0, #8
 8001c32:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_REMOTE_WAKEUP);
 8001c34:	2008      	movs	r0, #8
 8001c36:	f000 f861 	bl	8001cfc <XMC_USBD_ClearEvent>
  }
  if (data.b.sessreqintr)
 8001c3a:	7afb      	ldrb	r3, [r7, #11]
 8001c3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d00e      	beq.n	8001c64 <XMC_USBD_IRQHandler+0xec>
  {
    xmc_device.IsPowered = 1U;
 8001c46:	4a1e      	ldr	r2, [pc, #120]	; (8001cc0 <XMC_USBD_IRQHandler+0x148>)
 8001c48:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 8001c4c:	f043 0304 	orr.w	r3, r3, #4
 8001c50:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_ON);
 8001c54:	4b1a      	ldr	r3, [pc, #104]	; (8001cc0 <XMC_USBD_IRQHandler+0x148>)
 8001c56:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001c5a:	2000      	movs	r0, #0
 8001c5c:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_POWER_ON);
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f000 f84c 	bl	8001cfc <XMC_USBD_ClearEvent>
  }
  if (data.b.usbreset)
 8001c64:	7a7b      	ldrb	r3, [r7, #9]
 8001c66:	f003 0310 	and.w	r3, r3, #16
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d002      	beq.n	8001c76 <XMC_USBD_IRQHandler+0xfe>
  {
    XMC_USBD_lHandleUSBReset(obj);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f7ff fc83 	bl	800157c <XMC_USBD_lHandleUSBReset>
  }
  if (data.b.enumdone)
 8001c76:	7a7b      	ldrb	r3, [r7, #9]
 8001c78:	f003 0320 	and.w	r3, r3, #32
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <XMC_USBD_IRQHandler+0x10e>
  {
    XMC_USBD_lHandleEnumDone();
 8001c82:	f7ff fd45 	bl	8001710 <XMC_USBD_lHandleEnumDone>
  }
  if (data.b.inepint)
 8001c86:	7abb      	ldrb	r3, [r7, #10]
 8001c88:	f003 0304 	and.w	r3, r3, #4
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d002      	beq.n	8001c98 <XMC_USBD_IRQHandler+0x120>
  {
    XMC_USBD_lHandleIEPInt(obj);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f7ff fe54 	bl	8001940 <XMC_USBD_lHandleIEPInt>
  }
  if (data.b.outepintr)
 8001c98:	7abb      	ldrb	r3, [r7, #10]
 8001c9a:	f003 0308 	and.w	r3, r3, #8
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d002      	beq.n	8001caa <XMC_USBD_IRQHandler+0x132>
  {
    XMC_USBD_lHandleOEPInt(obj);
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f7ff fd6f 	bl	8001788 <XMC_USBD_lHandleOEPInt>
  }
  if (data.b.otgintr)
 8001caa:	7a3b      	ldrb	r3, [r7, #8]
 8001cac:	f003 0304 	and.w	r3, r3, #4
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <XMC_USBD_IRQHandler+0x142>
  {
    XMC_USBD_lHandleOTGInt();
 8001cb6:	f7ff fd07 	bl	80016c8 <XMC_USBD_lHandleOTGInt>
  }

}
 8001cba:	3710      	adds	r7, #16
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	1ffe88c0 	.word	0x1ffe88c0

08001cc4 <XMC_USBD_Enable>:
 *******************************************************************************/
/**
 * Enables the USB0 module
 **/
void XMC_USBD_Enable(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 8001cc8:	4804      	ldr	r0, [pc, #16]	; (8001cdc <XMC_USBD_Enable+0x18>)
 8001cca:	f7fe fe67 	bl	800099c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
  /* Reset and power up */
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
 8001cce:	4803      	ldr	r0, [pc, #12]	; (8001cdc <XMC_USBD_Enable+0x18>)
 8001cd0:	f7fe fce4 	bl	800069c <XMC_SCU_RESET_DeassertPeripheralReset>
  XMC_SCU_POWER_EnableUsb();
 8001cd4:	f7fe ff0e 	bl	8000af4 <XMC_SCU_POWER_EnableUsb>
}
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	20000080 	.word	0x20000080

08001ce0 <XMC_USBD_Disable>:

/**
 * Disables the USB0 module
 **/
void XMC_USBD_Disable(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* Clear Reset and power up */
  XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
 8001ce4:	4804      	ldr	r0, [pc, #16]	; (8001cf8 <XMC_USBD_Disable+0x18>)
 8001ce6:	f7fe fcbd 	bl	8000664 <XMC_SCU_RESET_AssertPeripheralReset>
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_GatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 8001cea:	4803      	ldr	r0, [pc, #12]	; (8001cf8 <XMC_USBD_Disable+0x18>)
 8001cec:	f7fe fe3a 	bl	8000964 <XMC_SCU_CLOCK_GatePeripheralClock>
#endif
  XMC_SCU_POWER_DisableUsb();
 8001cf0:	f7fe ff0c 	bl	8000b0c <XMC_SCU_POWER_DisableUsb>
}
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20000080 	.word	0x20000080

08001cfc <XMC_USBD_ClearEvent>:

/**
 * Clear the USB device event
 **/
void XMC_USBD_ClearEvent(const XMC_USBD_EVENT_t event)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	71fb      	strb	r3, [r7, #7]
  gintsts_data_t clear;
  clear.d32 = 0U;
 8001d06:	2300      	movs	r3, #0
 8001d08:	60fb      	str	r3, [r7, #12]
  switch (event)
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	2b0d      	cmp	r3, #13
 8001d0e:	d84c      	bhi.n	8001daa <XMC_USBD_ClearEvent+0xae>
 8001d10:	a201      	add	r2, pc, #4	; (adr r2, 8001d18 <XMC_USBD_ClearEvent+0x1c>)
 8001d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d16:	bf00      	nop
 8001d18:	08001d51 	.word	0x08001d51
 8001d1c:	08001dab 	.word	0x08001dab
 8001d20:	08001dab 	.word	0x08001dab
 8001d24:	08001dab 	.word	0x08001dab
 8001d28:	08001d5b 	.word	0x08001d5b
 8001d2c:	08001dab 	.word	0x08001dab
 8001d30:	08001d65 	.word	0x08001d65
 8001d34:	08001d6f 	.word	0x08001d6f
 8001d38:	08001d79 	.word	0x08001d79
 8001d3c:	08001d83 	.word	0x08001d83
 8001d40:	08001d8d 	.word	0x08001d8d
 8001d44:	08001d97 	.word	0x08001d97
 8001d48:	08001dab 	.word	0x08001dab
 8001d4c:	08001da1 	.word	0x08001da1
  {
    case (XMC_USBD_EVENT_POWER_ON):
      clear.b.sessreqintr = 1U;
 8001d50:	7bfb      	ldrb	r3, [r7, #15]
 8001d52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d56:	73fb      	strb	r3, [r7, #15]
      break;
 8001d58:	e028      	b.n	8001dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_RESET):
      clear.b.usbreset = 1U;
 8001d5a:	7b7b      	ldrb	r3, [r7, #13]
 8001d5c:	f043 0310 	orr.w	r3, r3, #16
 8001d60:	737b      	strb	r3, [r7, #13]
      break;
 8001d62:	e023      	b.n	8001dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_SUSPEND):
      clear.b.usbsuspend = 1U;
 8001d64:	7b7b      	ldrb	r3, [r7, #13]
 8001d66:	f043 0308 	orr.w	r3, r3, #8
 8001d6a:	737b      	strb	r3, [r7, #13]
      break;
 8001d6c:	e01e      	b.n	8001dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_RESUME):
      clear.b.wkupintr = 1U;
 8001d6e:	7bfb      	ldrb	r3, [r7, #15]
 8001d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d74:	73fb      	strb	r3, [r7, #15]
      break;
 8001d76:	e019      	b.n	8001dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_REMOTE_WAKEUP):
      clear.b.wkupintr = 1U;
 8001d78:	7bfb      	ldrb	r3, [r7, #15]
 8001d7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d7e:	73fb      	strb	r3, [r7, #15]
      break;
 8001d80:	e014      	b.n	8001dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_SOF):
      clear.b.sofintr = 1U;
 8001d82:	7b3b      	ldrb	r3, [r7, #12]
 8001d84:	f043 0308 	orr.w	r3, r3, #8
 8001d88:	733b      	strb	r3, [r7, #12]
      break;
 8001d8a:	e00f      	b.n	8001dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_EARLYSUSPEND):
      clear.b.erlysuspend = 1U;
 8001d8c:	7b7b      	ldrb	r3, [r7, #13]
 8001d8e:	f043 0304 	orr.w	r3, r3, #4
 8001d92:	737b      	strb	r3, [r7, #13]
      break;
 8001d94:	e00a      	b.n	8001dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_ENUMDONE):
      clear.b.enumdone = 1U;
 8001d96:	7b7b      	ldrb	r3, [r7, #13]
 8001d98:	f043 0320 	orr.w	r3, r3, #32
 8001d9c:	737b      	strb	r3, [r7, #13]
      break;
 8001d9e:	e005      	b.n	8001dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_OUTEP):
      clear.b.outepintr = 1U;
 8001da0:	7bbb      	ldrb	r3, [r7, #14]
 8001da2:	f043 0308 	orr.w	r3, r3, #8
 8001da6:	73bb      	strb	r3, [r7, #14]
      break;
 8001da8:	e000      	b.n	8001dac <XMC_USBD_ClearEvent+0xb0>
    default:
      break;
 8001daa:	bf00      	nop
  }
  xmc_device.global_register->gintsts = clear.d32;
 8001dac:	4b04      	ldr	r3, [pc, #16]	; (8001dc0 <XMC_USBD_ClearEvent+0xc4>)
 8001dae:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	615a      	str	r2, [r3, #20]
}
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr
 8001dc0:	1ffe88c0 	.word	0x1ffe88c0

08001dc4 <XMC_USBD_lClearEventOTG>:

/**
 * Clear the USB OTG events
 **/
static void XMC_USBD_lClearEventOTG(uint32_t event)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b085      	sub	sp, #20
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  gotgint_data_t clear = { .d32 = 0U};
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]
  clear.d32 = event;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	60fb      	str	r3, [r7, #12]
  xmc_device.global_register->gotgint = clear.d32;
 8001dd4:	4b04      	ldr	r3, [pc, #16]	; (8001de8 <XMC_USBD_lClearEventOTG+0x24>)
 8001dd6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001dda:	68fa      	ldr	r2, [r7, #12]
 8001ddc:	605a      	str	r2, [r3, #4]
}
 8001dde:	3714      	adds	r7, #20
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	1ffe88c0 	.word	0x1ffe88c0

08001dec <XMC_USBD_ClearEventINEP>:

/**
 * Clear the USB IN EP events
 **/
void XMC_USBD_ClearEventINEP(uint32_t event, const uint8_t ep_num)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	460b      	mov	r3, r1
 8001df6:	70fb      	strb	r3, [r7, #3]
  diepint_data_t clear;
  clear.d32 = event;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	60fb      	str	r3, [r7, #12]
  xmc_device.endpoint_in_register[ep_num]->diepint = clear.d32;
 8001dfc:	78fb      	ldrb	r3, [r7, #3]
 8001dfe:	4a05      	ldr	r2, [pc, #20]	; (8001e14 <XMC_USBD_ClearEventINEP+0x28>)
 8001e00:	336a      	adds	r3, #106	; 0x6a
 8001e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e06:	68fa      	ldr	r2, [r7, #12]
 8001e08:	609a      	str	r2, [r3, #8]
}
 8001e0a:	3714      	adds	r7, #20
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr
 8001e14:	1ffe88c0 	.word	0x1ffe88c0

08001e18 <XMC_USBD_ClearEventOUTEP>:

/**
 * Clear the USB OUT EP events
 **/
void XMC_USBD_ClearEventOUTEP(uint32_t event, const uint8_t ep_num)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b085      	sub	sp, #20
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	460b      	mov	r3, r1
 8001e22:	70fb      	strb	r3, [r7, #3]
  doepint_data_t clear;
  clear.d32 = event;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	60fb      	str	r3, [r7, #12]
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 8001e28:	78fb      	ldrb	r3, [r7, #3]
 8001e2a:	4a06      	ldr	r2, [pc, #24]	; (8001e44 <XMC_USBD_ClearEventOUTEP+0x2c>)
 8001e2c:	3370      	adds	r3, #112	; 0x70
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	4413      	add	r3, r2
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	68fa      	ldr	r2, [r7, #12]
 8001e36:	609a      	str	r2, [r3, #8]
}
 8001e38:	3714      	adds	r7, #20
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	1ffe88c0 	.word	0x1ffe88c0

08001e48 <XMC_USBD_EnableEventOUTEP>:

/**
 * Enable the USB OUT EP events
 **/
void XMC_USBD_EnableEventOUTEP(uint32_t event)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  doepint_data_t doepint;
  doepint.d32 = event;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	60fb      	str	r3, [r7, #12]
  xmc_device.device_register->doepmsk |= doepint.d32;
 8001e54:	4b07      	ldr	r3, [pc, #28]	; (8001e74 <XMC_USBD_EnableEventOUTEP+0x2c>)
 8001e56:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001e5a:	4a06      	ldr	r2, [pc, #24]	; (8001e74 <XMC_USBD_EnableEventOUTEP+0x2c>)
 8001e5c:	f8d2 21a4 	ldr.w	r2, [r2, #420]	; 0x1a4
 8001e60:	6951      	ldr	r1, [r2, #20]
 8001e62:	68fa      	ldr	r2, [r7, #12]
 8001e64:	430a      	orrs	r2, r1
 8001e66:	615a      	str	r2, [r3, #20]
}
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	1ffe88c0 	.word	0x1ffe88c0

08001e78 <XMC_USBD_EnableEventINEP>:

/**
 * Enable the USB IN EP events
 **/
void XMC_USBD_EnableEventINEP(uint32_t event)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  diepint_data_t diepint;
  diepint.d32 = event;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	60fb      	str	r3, [r7, #12]
  xmc_device.device_register->diepmsk |= diepint.d32;
 8001e84:	4b07      	ldr	r3, [pc, #28]	; (8001ea4 <XMC_USBD_EnableEventINEP+0x2c>)
 8001e86:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001e8a:	4a06      	ldr	r2, [pc, #24]	; (8001ea4 <XMC_USBD_EnableEventINEP+0x2c>)
 8001e8c:	f8d2 21a4 	ldr.w	r2, [r2, #420]	; 0x1a4
 8001e90:	6911      	ldr	r1, [r2, #16]
 8001e92:	68fa      	ldr	r2, [r7, #12]
 8001e94:	430a      	orrs	r2, r1
 8001e96:	611a      	str	r2, [r3, #16]
}
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	1ffe88c0 	.word	0x1ffe88c0

08001ea8 <XMC_USBD_GetCapabilities>:

/**
 * Gets the USB device capabilities
 **/
XMC_USBD_CAPABILITIES_t XMC_USBD_GetCapabilities()
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
  XMC_USBD_CAPABILITIES_t cap = {0U};
 8001eae:	2300      	movs	r3, #0
 8001eb0:	607b      	str	r3, [r7, #4]
  cap.event_connect = 1U;
 8001eb2:	793b      	ldrb	r3, [r7, #4]
 8001eb4:	f043 0304 	orr.w	r3, r3, #4
 8001eb8:	713b      	strb	r3, [r7, #4]
  cap.event_disconnect = 1U;
 8001eba:	793b      	ldrb	r3, [r7, #4]
 8001ebc:	f043 0308 	orr.w	r3, r3, #8
 8001ec0:	713b      	strb	r3, [r7, #4]
#if UC_SERIES == 45
  cap.event_power_off = 1U;
  cap.event_power_on = 1U;
#else
  cap.event_power_off = 0U;
 8001ec2:	793b      	ldrb	r3, [r7, #4]
 8001ec4:	f36f 0341 	bfc	r3, #1, #1
 8001ec8:	713b      	strb	r3, [r7, #4]
  cap.event_power_on = 0U;
 8001eca:	793b      	ldrb	r3, [r7, #4]
 8001ecc:	f36f 0300 	bfc	r3, #0, #1
 8001ed0:	713b      	strb	r3, [r7, #4]
#endif
  cap.event_high_speed = 0U;
 8001ed2:	793b      	ldrb	r3, [r7, #4]
 8001ed4:	f36f 1345 	bfc	r3, #5, #1
 8001ed8:	713b      	strb	r3, [r7, #4]
  cap.event_remote_wakeup = 1U;
 8001eda:	797b      	ldrb	r3, [r7, #5]
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	717b      	strb	r3, [r7, #5]
  cap.event_reset = 1U;
 8001ee2:	793b      	ldrb	r3, [r7, #4]
 8001ee4:	f043 0310 	orr.w	r3, r3, #16
 8001ee8:	713b      	strb	r3, [r7, #4]
  cap.event_resume = 1U;
 8001eea:	793b      	ldrb	r3, [r7, #4]
 8001eec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ef0:	713b      	strb	r3, [r7, #4]
  cap.event_suspend = 1U;
 8001ef2:	793b      	ldrb	r3, [r7, #4]
 8001ef4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ef8:	713b      	strb	r3, [r7, #4]
  cap.reserved = 0U;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f36f 235f 	bfc	r3, #9, #23
 8001f00:	607b      	str	r3, [r7, #4]
  return cap;
 8001f02:	687b      	ldr	r3, [r7, #4]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <XMC_USBD_Init>:

/**
 * Initializes the USB device
 **/
XMC_USBD_STATUS_t XMC_USBD_Init(XMC_USBD_t *obj)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b08a      	sub	sp, #40	; 0x28
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  gintmsk_data_t gintmsk;

  XMC_ASSERT("XMC_USBD_Init: obj.usbd_max_num_eps not of type XMC_USBD_MAX_NUM_EPS_t",
             XMC_USBD_CHECK_INPUT_MAX_NUM_EPS(obj->usbd_max_num_eps))

  XMC_USBD_Enable();
 8001f18:	f7ff fed4 	bl	8001cc4 <XMC_USBD_Enable>

  usbd_init = obj;
 8001f1c:	4a87      	ldr	r2, [pc, #540]	; (800213c <XMC_USBD_Init+0x22c>)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6013      	str	r3, [r2, #0]

  /* Filling out buffer size */
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
 8001f22:	2300      	movs	r3, #0
 8001f24:	627b      	str	r3, [r7, #36]	; 0x24
 8001f26:	e00c      	b.n	8001f42 <XMC_USBD_Init+0x32>
  {
    XMC_USBD_EP_OUT_BUFFERSIZE[i] = XMC_USBD_EP0_BUFFER_SIZE;
 8001f28:	4a85      	ldr	r2, [pc, #532]	; (8002140 <XMC_USBD_Init+0x230>)
 8001f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2c:	2140      	movs	r1, #64	; 0x40
 8001f2e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    XMC_USBD_EP_IN_BUFFERSIZE[i] 	= XMC_USBD_EP0_BUFFER_SIZE;
 8001f32:	4a84      	ldr	r2, [pc, #528]	; (8002144 <XMC_USBD_Init+0x234>)
 8001f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f36:	2140      	movs	r1, #64	; 0x40
 8001f38:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  XMC_USBD_Enable();

  usbd_init = obj;

  /* Filling out buffer size */
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
 8001f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3e:	3301      	adds	r3, #1
 8001f40:	627b      	str	r3, [r7, #36]	; 0x24
 8001f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f44:	2b06      	cmp	r3, #6
 8001f46:	d9ef      	bls.n	8001f28 <XMC_USBD_Init+0x18>
    XMC_USBD_EP_OUT_BUFFERSIZE[i] = XMC_USBD_EP0_BUFFER_SIZE;
    XMC_USBD_EP_IN_BUFFERSIZE[i] 	= XMC_USBD_EP0_BUFFER_SIZE;
  }

  /* clear device status */
  memset((void *)&xmc_device, 0x0U, sizeof(XMC_USBD_DEVICE_t));
 8001f48:	487f      	ldr	r0, [pc, #508]	; (8002148 <XMC_USBD_Init+0x238>)
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	f44f 7202 	mov.w	r2, #520	; 0x208
 8001f50:	f002 ff4d 	bl	8004dee <memset>

  /* assign callbacks */
  xmc_device.DeviceEvent_cb = obj->cb_xmc_device_event;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	4a7b      	ldr	r2, [pc, #492]	; (8002148 <XMC_USBD_Init+0x238>)
 8001f5a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
  xmc_device.EndpointEvent_cb = obj->cb_endpoint_event;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	4a79      	ldr	r2, [pc, #484]	; (8002148 <XMC_USBD_Init+0x238>)
 8001f64:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
  XMC_USBD_BASE_ADDRESS = (uint8_t *)(obj->usbd);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	623b      	str	r3, [r7, #32]
  /* assign register address */
  xmc_device.global_register = (dwc_otg_core_global_regs_t *)(obj->usbd);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a75      	ldr	r2, [pc, #468]	; (8002148 <XMC_USBD_Init+0x238>)
 8001f74:	f8c2 31a0 	str.w	r3, [r2, #416]	; 0x1a0
  xmc_device.device_register = ((dwc_otg_device_global_regs_t *)(XMC_USBD_BASE_ADDRESS + DWC_DEV_GLOBAL_REG_OFFSET));
 8001f78:	6a3b      	ldr	r3, [r7, #32]
 8001f7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001f7e:	4a72      	ldr	r2, [pc, #456]	; (8002148 <XMC_USBD_Init+0x238>)
 8001f80:	f8c2 31a4 	str.w	r3, [r2, #420]	; 0x1a4
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
 8001f84:	2300      	movs	r3, #0
 8001f86:	627b      	str	r3, [r7, #36]	; 0x24
 8001f88:	e00c      	b.n	8001fa4 <XMC_USBD_Init+0x94>
  {
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t *)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
 8001f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8c:	3348      	adds	r3, #72	; 0x48
 8001f8e:	015b      	lsls	r3, r3, #5
 8001f90:	6a3a      	ldr	r2, [r7, #32]
 8001f92:	441a      	add	r2, r3
 8001f94:	496c      	ldr	r1, [pc, #432]	; (8002148 <XMC_USBD_Init+0x238>)
 8001f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f98:	336a      	adds	r3, #106	; 0x6a
 8001f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  xmc_device.EndpointEvent_cb = obj->cb_endpoint_event;
  XMC_USBD_BASE_ADDRESS = (uint8_t *)(obj->usbd);
  /* assign register address */
  xmc_device.global_register = (dwc_otg_core_global_regs_t *)(obj->usbd);
  xmc_device.device_register = ((dwc_otg_device_global_regs_t *)(XMC_USBD_BASE_ADDRESS + DWC_DEV_GLOBAL_REG_OFFSET));
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
 8001f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	627b      	str	r3, [r7, #36]	; 0x24
 8001fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa6:	2b06      	cmp	r3, #6
 8001fa8:	d9ef      	bls.n	8001f8a <XMC_USBD_Init+0x7a>
  {
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t *)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
                                         ((uint32_t)DWC_EP_REG_OFFSET * i));
  }
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
 8001faa:	2300      	movs	r3, #0
 8001fac:	627b      	str	r3, [r7, #36]	; 0x24
 8001fae:	e00d      	b.n	8001fcc <XMC_USBD_Init+0xbc>
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t *)(XMC_USBD_BASE_ADDRESS +
                                          DWC_DEV_OUT_EP_REG_OFFSET +
 8001fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb2:	3358      	adds	r3, #88	; 0x58
 8001fb4:	015b      	lsls	r3, r3, #5
 8001fb6:	6a3a      	ldr	r2, [r7, #32]
 8001fb8:	441a      	add	r2, r3
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t *)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
                                         ((uint32_t)DWC_EP_REG_OFFSET * i));
  }
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t *)(XMC_USBD_BASE_ADDRESS +
 8001fba:	4963      	ldr	r1, [pc, #396]	; (8002148 <XMC_USBD_Init+0x238>)
 8001fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fbe:	3370      	adds	r3, #112	; 0x70
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	440b      	add	r3, r1
 8001fc4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
  {
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t *)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
                                         ((uint32_t)DWC_EP_REG_OFFSET * i));
  }
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc8:	3301      	adds	r3, #1
 8001fca:	627b      	str	r3, [r7, #36]	; 0x24
 8001fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fce:	2b06      	cmp	r3, #6
 8001fd0:	d9ee      	bls.n	8001fb0 <XMC_USBD_Init+0xa0>
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t *)(XMC_USBD_BASE_ADDRESS +
                                          DWC_DEV_OUT_EP_REG_OFFSET +
                                          ((uint32_t)DWC_EP_REG_OFFSET * i));
  }
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_TX_FIFOS; i++)
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8001fd6:	e00c      	b.n	8001ff2 <XMC_USBD_Init+0xe2>
  {
    xmc_device.fifo[i] = (uint32_t *)(XMC_USBD_BASE_ADDRESS +
                                      XMC_USBD_TX_FIFO_REG_OFFSET +
 8001fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fda:	3301      	adds	r3, #1
 8001fdc:	031b      	lsls	r3, r3, #12
 8001fde:	6a3a      	ldr	r2, [r7, #32]
 8001fe0:	441a      	add	r2, r3
                                          DWC_DEV_OUT_EP_REG_OFFSET +
                                          ((uint32_t)DWC_EP_REG_OFFSET * i));
  }
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_TX_FIFOS; i++)
  {
    xmc_device.fifo[i] = (uint32_t *)(XMC_USBD_BASE_ADDRESS +
 8001fe2:	4959      	ldr	r1, [pc, #356]	; (8002148 <XMC_USBD_Init+0x238>)
 8001fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe6:	3378      	adds	r3, #120	; 0x78
 8001fe8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t *)(XMC_USBD_BASE_ADDRESS +
                                          DWC_DEV_OUT_EP_REG_OFFSET +
                                          ((uint32_t)DWC_EP_REG_OFFSET * i));
  }
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_TX_FIFOS; i++)
 8001fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fee:	3301      	adds	r3, #1
 8001ff0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff4:	2b06      	cmp	r3, #6
 8001ff6:	d9ef      	bls.n	8001fd8 <XMC_USBD_Init+0xc8>
                                      (i * XMC_USBD_TX_FIFO_OFFSET));
  }
  /* obj data structure for endpoint 0 */
  /* Done by driver core */
  /* configure ahb details */
  gahbcfg.d32 = xmc_device.global_register->gahbcfg;
 8001ff8:	4b53      	ldr	r3, [pc, #332]	; (8002148 <XMC_USBD_Init+0x238>)
 8001ffa:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	61fb      	str	r3, [r7, #28]
  gahbcfg.b.glblintrmsk = 1U; /* enable interrupts ( global mask ) */
 8002002:	7f3b      	ldrb	r3, [r7, #28]
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	773b      	strb	r3, [r7, #28]
  gahbcfg.b.nptxfemplvl_txfemplvl = 1U;
 800200a:	7f3b      	ldrb	r3, [r7, #28]
 800200c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002010:	773b      	strb	r3, [r7, #28]
  if (obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	7b5b      	ldrb	r3, [r3, #13]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d104      	bne.n	8002024 <XMC_USBD_Init+0x114>
  {
    /* Enable dma if needed */
    gahbcfg.b.dmaenable = 1U; /* enable dma if needed */
 800201a:	7f3b      	ldrb	r3, [r7, #28]
 800201c:	f043 0320 	orr.w	r3, r3, #32
 8002020:	773b      	strb	r3, [r7, #28]
 8002022:	e003      	b.n	800202c <XMC_USBD_Init+0x11c>
  }
  else
  {
    gahbcfg.b.dmaenable = 0U;
 8002024:	7f3b      	ldrb	r3, [r7, #28]
 8002026:	f36f 1345 	bfc	r3, #5, #1
 800202a:	773b      	strb	r3, [r7, #28]
  }
  xmc_device.global_register->gahbcfg = gahbcfg.d32;
 800202c:	4b46      	ldr	r3, [pc, #280]	; (8002148 <XMC_USBD_Init+0x238>)
 800202e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002032:	69fa      	ldr	r2, [r7, #28]
 8002034:	609a      	str	r2, [r3, #8]
  /* configure usb details */
  gusbcfg.d32 = xmc_device.global_register->gusbcfg;
 8002036:	4b44      	ldr	r3, [pc, #272]	; (8002148 <XMC_USBD_Init+0x238>)
 8002038:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	61bb      	str	r3, [r7, #24]
  gusbcfg.b.force_dev_mode = 1U; /* force us into device mode */
 8002040:	7efb      	ldrb	r3, [r7, #27]
 8002042:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002046:	76fb      	strb	r3, [r7, #27]
  gusbcfg.b.srpcap = 1U; /* enable session request protocoll */
 8002048:	7e7b      	ldrb	r3, [r7, #25]
 800204a:	f043 0301 	orr.w	r3, r3, #1
 800204e:	767b      	strb	r3, [r7, #25]
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 8002050:	4b3d      	ldr	r3, [pc, #244]	; (8002148 <XMC_USBD_Init+0x238>)
 8002052:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002056:	69ba      	ldr	r2, [r7, #24]
 8002058:	60da      	str	r2, [r3, #12]

  /* Device init */
  /* configure device speed */
  dcfg.d32 = xmc_device.device_register->dcfg;
 800205a:	4b3b      	ldr	r3, [pc, #236]	; (8002148 <XMC_USBD_Init+0x238>)
 800205c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	617b      	str	r3, [r7, #20]
  dcfg.b.devspd = XMC_USBD_DCFG_DEVSPD_FS;
 8002064:	7d3b      	ldrb	r3, [r7, #20]
 8002066:	f043 0303 	orr.w	r3, r3, #3
 800206a:	753b      	strb	r3, [r7, #20]
  dcfg.b.descdma = 0U;
 800206c:	7dbb      	ldrb	r3, [r7, #22]
 800206e:	f36f 13c7 	bfc	r3, #7, #1
 8002072:	75bb      	strb	r3, [r7, #22]
  xmc_device.device_register->dcfg = dcfg.d32;
 8002074:	4b34      	ldr	r3, [pc, #208]	; (8002148 <XMC_USBD_Init+0x238>)
 8002076:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800207a:	697a      	ldr	r2, [r7, #20]
 800207c:	601a      	str	r2, [r3, #0]
  /* configure device functions */
  dctl.d32 = xmc_device.device_register->dctl;
 800207e:	4b32      	ldr	r3, [pc, #200]	; (8002148 <XMC_USBD_Init+0x238>)
 8002080:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	613b      	str	r3, [r7, #16]
  dctl.b.sftdiscon = 1U; /* disconnect the device until its connected by the user */
 8002088:	7c3b      	ldrb	r3, [r7, #16]
 800208a:	f043 0302 	orr.w	r3, r3, #2
 800208e:	743b      	strb	r3, [r7, #16]
  /* all other config is done by default register value */
  xmc_device.device_register->dctl = dctl.d32;
 8002090:	4b2d      	ldr	r3, [pc, #180]	; (8002148 <XMC_USBD_Init+0x238>)
 8002092:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002096:	693a      	ldr	r2, [r7, #16]
 8002098:	605a      	str	r2, [r3, #4]
  /* flush the fifos for proper operation */
  XMC_USBD_lFlushTXFifo((uint8_t)0x10U); /* 0x10 == all fifos, see doc */
 800209a:	2010      	movs	r0, #16
 800209c:	f7ff f81e 	bl	80010dc <XMC_USBD_lFlushTXFifo>
  XMC_USBD_lFlushRXFifo();
 80020a0:	f7ff f85e 	bl	8001160 <XMC_USBD_lFlushRXFifo>
  /* Enable Global Interrupts */
  /* clear interrupt status bits prior to unmasking */
  xmc_device.global_register->gintmsk = 0U; /* disable all interrupts */
 80020a4:	4b28      	ldr	r3, [pc, #160]	; (8002148 <XMC_USBD_Init+0x238>)
 80020a6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80020aa:	2200      	movs	r2, #0
 80020ac:	619a      	str	r2, [r3, #24]
  xmc_device.global_register->gintsts = 0xFFFFFFFFU; /* clear all interrupts */
 80020ae:	4b26      	ldr	r3, [pc, #152]	; (8002148 <XMC_USBD_Init+0x238>)
 80020b0:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80020b4:	f04f 32ff 	mov.w	r2, #4294967295
 80020b8:	615a      	str	r2, [r3, #20]

  gintmsk.d32 = 0U;
 80020ba:	2300      	movs	r3, #0
 80020bc:	60fb      	str	r3, [r7, #12]
  /* enable common interrupts */
  gintmsk.b.modemismatch = 1U;
 80020be:	7b3b      	ldrb	r3, [r7, #12]
 80020c0:	f043 0302 	orr.w	r3, r3, #2
 80020c4:	733b      	strb	r3, [r7, #12]
  gintmsk.b.otgintr = 1U;
 80020c6:	7b3b      	ldrb	r3, [r7, #12]
 80020c8:	f043 0304 	orr.w	r3, r3, #4
 80020cc:	733b      	strb	r3, [r7, #12]
  gintmsk.b.sessreqintr = 1U;
 80020ce:	7bfb      	ldrb	r3, [r7, #15]
 80020d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020d4:	73fb      	strb	r3, [r7, #15]
  /* enable device interrupts */
  gintmsk.b.usbreset = 1U;
 80020d6:	7b7b      	ldrb	r3, [r7, #13]
 80020d8:	f043 0310 	orr.w	r3, r3, #16
 80020dc:	737b      	strb	r3, [r7, #13]
  gintmsk.b.enumdone = 1U;
 80020de:	7b7b      	ldrb	r3, [r7, #13]
 80020e0:	f043 0320 	orr.w	r3, r3, #32
 80020e4:	737b      	strb	r3, [r7, #13]
  gintmsk.b.erlysuspend = 1U;
 80020e6:	7b7b      	ldrb	r3, [r7, #13]
 80020e8:	f043 0304 	orr.w	r3, r3, #4
 80020ec:	737b      	strb	r3, [r7, #13]
  gintmsk.b.usbsuspend = 1U;
 80020ee:	7b7b      	ldrb	r3, [r7, #13]
 80020f0:	f043 0308 	orr.w	r3, r3, #8
 80020f4:	737b      	strb	r3, [r7, #13]
  gintmsk.b.wkupintr = 1U;
 80020f6:	7bfb      	ldrb	r3, [r7, #15]
 80020f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020fc:	73fb      	strb	r3, [r7, #15]
  gintmsk.b.sofintr = 1U;
 80020fe:	7b3b      	ldrb	r3, [r7, #12]
 8002100:	f043 0308 	orr.w	r3, r3, #8
 8002104:	733b      	strb	r3, [r7, #12]
  if (obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	7b5b      	ldrb	r3, [r3, #13]
 800210a:	2b01      	cmp	r3, #1
 800210c:	d103      	bne.n	8002116 <XMC_USBD_Init+0x206>
  {
    gintmsk.b.rxstsqlvl = 1U;
 800210e:	7b3b      	ldrb	r3, [r7, #12]
 8002110:	f043 0310 	orr.w	r3, r3, #16
 8002114:	733b      	strb	r3, [r7, #12]
  }
  gintmsk.b.outepintr = 1U;
 8002116:	7bbb      	ldrb	r3, [r7, #14]
 8002118:	f043 0308 	orr.w	r3, r3, #8
 800211c:	73bb      	strb	r3, [r7, #14]
  gintmsk.b.inepintr = 1U;
 800211e:	7bbb      	ldrb	r3, [r7, #14]
 8002120:	f043 0304 	orr.w	r3, r3, #4
 8002124:	73bb      	strb	r3, [r7, #14]
  xmc_device.global_register->gintmsk = gintmsk.d32;
 8002126:	4b08      	ldr	r3, [pc, #32]	; (8002148 <XMC_USBD_Init+0x238>)
 8002128:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800212c:	68fa      	ldr	r2, [r7, #12]
 800212e:	619a      	str	r2, [r3, #24]
  return XMC_USBD_STATUS_OK;
 8002130:	2300      	movs	r3, #0
}
 8002132:	4618      	mov	r0, r3
 8002134:	3728      	adds	r7, #40	; 0x28
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	1ffe8888 	.word	0x1ffe8888
 8002140:	1ffe8850 	.word	0x1ffe8850
 8002144:	1ffe886c 	.word	0x1ffe886c
 8002148:	1ffe88c0 	.word	0x1ffe88c0

0800214c <XMC_USBD_Uninitialize>:

/**
 * Uninitializes the USB device
 **/
XMC_USBD_STATUS_t XMC_USBD_Uninitialize()
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
  /* Disconnect the device */
  dctl_data_t dctl;
  dctl.d32 = xmc_device.device_register->dctl;
 8002152:	4b0c      	ldr	r3, [pc, #48]	; (8002184 <XMC_USBD_Uninitialize+0x38>)
 8002154:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	607b      	str	r3, [r7, #4]
  dctl.b.sftdiscon = 1U;
 800215c:	793b      	ldrb	r3, [r7, #4]
 800215e:	f043 0302 	orr.w	r3, r3, #2
 8002162:	713b      	strb	r3, [r7, #4]
  xmc_device.device_register->dctl = dctl.d32;
 8002164:	4b07      	ldr	r3, [pc, #28]	; (8002184 <XMC_USBD_Uninitialize+0x38>)
 8002166:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800216a:	687a      	ldr	r2, [r7, #4]
 800216c:	605a      	str	r2, [r3, #4]
  /* clean up */
  memset((void *)&xmc_device, 0U, sizeof(xmc_device));
 800216e:	4805      	ldr	r0, [pc, #20]	; (8002184 <XMC_USBD_Uninitialize+0x38>)
 8002170:	2100      	movs	r1, #0
 8002172:	f44f 7202 	mov.w	r2, #520	; 0x208
 8002176:	f002 fe3a 	bl	8004dee <memset>
  return XMC_USBD_STATUS_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	1ffe88c0 	.word	0x1ffe88c0

08002188 <XMC_USBD_DeviceConnect>:

/**
 * Connects the USB device to host
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceConnect()
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
  /* Just disable softdisconnect */
  dctl_data_t dctl;
  dctl.d32 = xmc_device.device_register->dctl;
 800218e:	4b0a      	ldr	r3, [pc, #40]	; (80021b8 <XMC_USBD_DeviceConnect+0x30>)
 8002190:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	607b      	str	r3, [r7, #4]
  dctl.b.sftdiscon = 0U;
 8002198:	793b      	ldrb	r3, [r7, #4]
 800219a:	f36f 0341 	bfc	r3, #1, #1
 800219e:	713b      	strb	r3, [r7, #4]
  xmc_device.device_register->dctl = dctl.d32;
 80021a0:	4b05      	ldr	r3, [pc, #20]	; (80021b8 <XMC_USBD_DeviceConnect+0x30>)
 80021a2:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80021a6:	687a      	ldr	r2, [r7, #4]
 80021a8:	605a      	str	r2, [r3, #4]
  return XMC_USBD_STATUS_OK;
 80021aa:	2300      	movs	r3, #0
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr
 80021b8:	1ffe88c0 	.word	0x1ffe88c0

080021bc <XMC_USBD_DeviceDisconnect>:

/**
 * Disconnects the USB device from host
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceDisconnect()
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
  dctl_data_t dctl;
  dctl.d32 = xmc_device.device_register->dctl;
 80021c2:	4b0a      	ldr	r3, [pc, #40]	; (80021ec <XMC_USBD_DeviceDisconnect+0x30>)
 80021c4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	607b      	str	r3, [r7, #4]
  dctl.b.sftdiscon = 1U;
 80021cc:	793b      	ldrb	r3, [r7, #4]
 80021ce:	f043 0302 	orr.w	r3, r3, #2
 80021d2:	713b      	strb	r3, [r7, #4]
  xmc_device.device_register->dctl = dctl.d32;
 80021d4:	4b05      	ldr	r3, [pc, #20]	; (80021ec <XMC_USBD_DeviceDisconnect+0x30>)
 80021d6:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	605a      	str	r2, [r3, #4]
  return XMC_USBD_STATUS_OK;
 80021de:	2300      	movs	r3, #0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	1ffe88c0 	.word	0x1ffe88c0

080021f0 <XMC_USBD_DeviceGetState>:

/**
 * Gets the USB device state.
 **/
XMC_USBD_STATE_t XMC_USBD_DeviceGetState(const XMC_USBD_t *const obj)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  XMC_USBD_STATE_t state = {0U};
 80021f8:	2300      	movs	r3, #0
 80021fa:	60fb      	str	r3, [r7, #12]
  state.speed = XMC_USBD_SPEED_FULL;
 80021fc:	7b3b      	ldrb	r3, [r7, #12]
 80021fe:	2201      	movs	r2, #1
 8002200:	f362 03c4 	bfi	r3, r2, #3, #2
 8002204:	733b      	strb	r3, [r7, #12]
  state.connected = xmc_device.IsConnected;
 8002206:	4b12      	ldr	r3, [pc, #72]	; (8002250 <XMC_USBD_DeviceGetState+0x60>)
 8002208:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800220c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002210:	b2da      	uxtb	r2, r3
 8002212:	7b3b      	ldrb	r3, [r7, #12]
 8002214:	f362 0341 	bfi	r3, r2, #1, #1
 8002218:	733b      	strb	r3, [r7, #12]
  state.active = XMC_USBD_lDeviceActive(obj);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f7fe fe62 	bl	8000ee4 <XMC_USBD_lDeviceActive>
 8002220:	4603      	mov	r3, r0
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	b2da      	uxtb	r2, r3
 8002228:	7b3b      	ldrb	r3, [r7, #12]
 800222a:	f362 0382 	bfi	r3, r2, #2, #1
 800222e:	733b      	strb	r3, [r7, #12]
  state.powered = xmc_device.IsPowered;
 8002230:	4b07      	ldr	r3, [pc, #28]	; (8002250 <XMC_USBD_DeviceGetState+0x60>)
 8002232:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8002236:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800223a:	b2da      	uxtb	r2, r3
 800223c:	7b3b      	ldrb	r3, [r7, #12]
 800223e:	f362 0300 	bfi	r3, r2, #0, #1
 8002242:	733b      	strb	r3, [r7, #12]
  return state;
 8002244:	68fb      	ldr	r3, [r7, #12]
}
 8002246:	4618      	mov	r0, r3
 8002248:	3710      	adds	r7, #16
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	1ffe88c0 	.word	0x1ffe88c0

08002254 <XMC_USBD_EndpointReadStart>:

/**
 * Prepares the endpoint to read next OUT packet
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointReadStart(const uint8_t ep_addr, uint32_t size)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	6039      	str	r1, [r7, #0]
 800225e:	71fb      	strb	r3, [r7, #7]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK];
 8002260:	79fb      	ldrb	r3, [r7, #7]
 8002262:	f003 030f 	and.w	r3, r3, #15
 8002266:	2234      	movs	r2, #52	; 0x34
 8002268:	fb02 f303 	mul.w	r3, r2, r3
 800226c:	4a1b      	ldr	r2, [pc, #108]	; (80022dc <XMC_USBD_EndpointReadStart+0x88>)
 800226e:	4413      	add	r3, r2
 8002270:	60bb      	str	r3, [r7, #8]
  XMC_USBD_STATUS_t result;

  if (ep->outInUse || !ep->isConfigured)
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	091b      	lsrs	r3, r3, #4
 8002278:	f003 0301 	and.w	r3, r3, #1
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	d106      	bne.n	8002290 <XMC_USBD_EndpointReadStart+0x3c>
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	791b      	ldrb	r3, [r3, #4]
 8002286:	f003 0304 	and.w	r3, r3, #4
 800228a:	b2db      	uxtb	r3, r3
 800228c:	2b00      	cmp	r3, #0
 800228e:	d102      	bne.n	8002296 <XMC_USBD_EndpointReadStart+0x42>
  {
    result = XMC_USBD_STATUS_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	73fb      	strb	r3, [r7, #15]
 8002294:	e01c      	b.n	80022d0 <XMC_USBD_EndpointReadStart+0x7c>
  }
  else
  {
    /* short the length to buffer size if needed */
    if (size > ep->outBufferSize)
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	695a      	ldr	r2, [r3, #20]
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	429a      	cmp	r2, r3
 800229e:	d202      	bcs.n	80022a6 <XMC_USBD_EndpointReadStart+0x52>
    {
      size = ep->outBufferSize;
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	695b      	ldr	r3, [r3, #20]
 80022a4:	603b      	str	r3, [r7, #0]
    }
    /* set ep values */
    ep->xferTotal = size;
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	683a      	ldr	r2, [r7, #0]
 80022aa:	631a      	str	r2, [r3, #48]	; 0x30
    ep->xferCount = 0U;
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	2200      	movs	r2, #0
 80022b0:	62da      	str	r2, [r3, #44]	; 0x2c
    ep->xferLength = 0U;
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	2200      	movs	r2, #0
 80022b6:	629a      	str	r2, [r3, #40]	; 0x28
    ep->xferBuffer = ep->outBuffer;
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	68da      	ldr	r2, [r3, #12]
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	625a      	str	r2, [r3, #36]	; 0x24
    ep->outBytesAvailable = 0U;
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	2200      	movs	r2, #0
 80022c4:	611a      	str	r2, [r3, #16]
    XMC_USBD_lStartReadXfer(ep);
 80022c6:	68b8      	ldr	r0, [r7, #8]
 80022c8:	f7fe ffd2 	bl	8001270 <XMC_USBD_lStartReadXfer>
    result = XMC_USBD_STATUS_OK;
 80022cc:	2300      	movs	r3, #0
 80022ce:	73fb      	strb	r3, [r7, #15]
  }
  return result;
 80022d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3710      	adds	r7, #16
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	1ffe88c0 	.word	0x1ffe88c0

080022e0 <XMC_USBD_EndpointRead>:

/**
 * Reads the number of bytes from the USB OUT endpoint
 **/
int32_t XMC_USBD_EndpointRead(const uint8_t ep_num, uint8_t *buffer, uint32_t length)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	4603      	mov	r3, r0
 80022e8:	60b9      	str	r1, [r7, #8]
 80022ea:	607a      	str	r2, [r7, #4]
 80022ec:	73fb      	strb	r3, [r7, #15]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_num];
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
 80022f0:	2234      	movs	r2, #52	; 0x34
 80022f2:	fb02 f303 	mul.w	r3, r2, r3
 80022f6:	4a17      	ldr	r2, [pc, #92]	; (8002354 <XMC_USBD_EndpointRead+0x74>)
 80022f8:	4413      	add	r3, r2
 80022fa:	617b      	str	r3, [r7, #20]
  if (length > ep->outBytesAvailable)
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	691a      	ldr	r2, [r3, #16]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	429a      	cmp	r2, r3
 8002304:	d202      	bcs.n	800230c <XMC_USBD_EndpointRead+0x2c>
  {
    length = ep->outBytesAvailable;
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	691b      	ldr	r3, [r3, #16]
 800230a:	607b      	str	r3, [r7, #4]
  }
  memcpy(buffer, &ep->outBuffer[ep->outOffset], length);
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	68da      	ldr	r2, [r3, #12]
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	4413      	add	r3, r2
 8002316:	68b8      	ldr	r0, [r7, #8]
 8002318:	4619      	mov	r1, r3
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	f002 fd5c 	bl	8004dd8 <memcpy>
  ep->outBytesAvailable -= length;
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	691a      	ldr	r2, [r3, #16]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	1ad2      	subs	r2, r2, r3
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	611a      	str	r2, [r3, #16]
  if (ep->outBytesAvailable)
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	691b      	ldr	r3, [r3, #16]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d006      	beq.n	8002342 <XMC_USBD_EndpointRead+0x62>
  {
    ep->outOffset += length;
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	699a      	ldr	r2, [r3, #24]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	441a      	add	r2, r3
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	619a      	str	r2, [r3, #24]
 8002340:	e002      	b.n	8002348 <XMC_USBD_EndpointRead+0x68>
  }
  else
  {
    ep->outOffset = 0U;
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	2200      	movs	r2, #0
 8002346:	619a      	str	r2, [r3, #24]
  }
  return (int32_t)length;
 8002348:	687b      	ldr	r3, [r7, #4]
}
 800234a:	4618      	mov	r0, r3
 800234c:	3718      	adds	r7, #24
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	1ffe88c0 	.word	0x1ffe88c0

08002358 <XMC_USBD_EndpointWrite>:

/**
 * Writes number of bytes in to the USB IN endpoint.
 **/
int32_t XMC_USBD_EndpointWrite(const uint8_t ep_num, const uint8_t *buffer, uint32_t length)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	4603      	mov	r3, r0
 8002360:	60b9      	str	r1, [r7, #8]
 8002362:	607a      	str	r2, [r7, #4]
 8002364:	73fb      	strb	r3, [r7, #15]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_num & (uint8_t)XMC_USBD_EP_NUM_MASK];
 8002366:	7bfb      	ldrb	r3, [r7, #15]
 8002368:	f003 030f 	and.w	r3, r3, #15
 800236c:	2234      	movs	r2, #52	; 0x34
 800236e:	fb02 f303 	mul.w	r3, r2, r3
 8002372:	4a22      	ldr	r2, [pc, #136]	; (80023fc <XMC_USBD_EndpointWrite+0xa4>)
 8002374:	4413      	add	r3, r2
 8002376:	613b      	str	r3, [r7, #16]
  int32_t result;
  if (!ep->isConfigured)
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	791b      	ldrb	r3, [r3, #4]
 800237c:	f003 0304 	and.w	r3, r3, #4
 8002380:	b2db      	uxtb	r3, r3
 8002382:	2b00      	cmp	r3, #0
 8002384:	d102      	bne.n	800238c <XMC_USBD_EndpointWrite+0x34>
  {
    result = (int32_t)XMC_USBD_STATUS_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	617b      	str	r3, [r7, #20]
 800238a:	e031      	b.n	80023f0 <XMC_USBD_EndpointWrite+0x98>
  }
  else if (ep->inInUse == 1U)
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	08db      	lsrs	r3, r3, #3
 8002392:	f003 0301 	and.w	r3, r3, #1
 8002396:	b2db      	uxtb	r3, r3
 8002398:	2b01      	cmp	r3, #1
 800239a:	d102      	bne.n	80023a2 <XMC_USBD_EndpointWrite+0x4a>
  {
    result = (int32_t)0;
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]
 80023a0:	e026      	b.n	80023f0 <XMC_USBD_EndpointWrite+0x98>
  }
  else
  {
    if (length > ep->inBufferSize)
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	6a1a      	ldr	r2, [r3, #32]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d202      	bcs.n	80023b2 <XMC_USBD_EndpointWrite+0x5a>
    {
      length = ep->inBufferSize;
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	6a1b      	ldr	r3, [r3, #32]
 80023b0:	607b      	str	r3, [r7, #4]
    }
    /* copy data into input buffer for DMA and FIFO mode */
    memcpy(ep->inBuffer, (const void *)buffer, length);
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	69db      	ldr	r3, [r3, #28]
 80023b6:	4618      	mov	r0, r3
 80023b8:	68b9      	ldr	r1, [r7, #8]
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	f002 fd0c 	bl	8004dd8 <memcpy>
    ep->xferBuffer = ep->inBuffer;
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	69da      	ldr	r2, [r3, #28]
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	625a      	str	r2, [r3, #36]	; 0x24
    ep->xferTotal = length;
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	631a      	str	r2, [r3, #48]	; 0x30
    /* set transfer values */
    ep->xferLength = 0U;
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	2200      	movs	r2, #0
 80023d2:	629a      	str	r2, [r3, #40]	; 0x28
    ep->xferCount = 0U;
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	2200      	movs	r2, #0
 80023d8:	62da      	str	r2, [r3, #44]	; 0x2c
    ep->inInUse = 1U;
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	685a      	ldr	r2, [r3, #4]
 80023de:	f042 0208 	orr.w	r2, r2, #8
 80023e2:	605a      	str	r2, [r3, #4]
    /* start the transfer */
    XMC_USBD_lStartWriteXfer(ep);
 80023e4:	6938      	ldr	r0, [r7, #16]
 80023e6:	f7fe ffff 	bl	80013e8 <XMC_USBD_lStartWriteXfer>
    result = (int32_t)ep->xferTotal;
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ee:	617b      	str	r3, [r7, #20]
  }
  return result;
 80023f0:	697b      	ldr	r3, [r7, #20]
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3718      	adds	r7, #24
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	1ffe88c0 	.word	0x1ffe88c0

08002400 <XMC_USBD_DeviceSetAddress>:

/**
 * Sets the USB device address.
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceSetAddress(const uint8_t address, const XMC_USBD_SET_ADDRESS_STAGE_t stage)
{
 8002400:	b480      	push	{r7}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
 8002406:	4603      	mov	r3, r0
 8002408:	460a      	mov	r2, r1
 800240a:	71fb      	strb	r3, [r7, #7]
 800240c:	4613      	mov	r3, r2
 800240e:	71bb      	strb	r3, [r7, #6]
  dcfg_data_t data;
  data.d32 = xmc_device.device_register->dcfg;
 8002410:	4b0d      	ldr	r3, [pc, #52]	; (8002448 <XMC_USBD_DeviceSetAddress+0x48>)
 8002412:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	60fb      	str	r3, [r7, #12]
  if (stage == XMC_USBD_SET_ADDRESS_STAGE_SETUP)
 800241a:	79bb      	ldrb	r3, [r7, #6]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d10c      	bne.n	800243a <XMC_USBD_DeviceSetAddress+0x3a>
  {
    data.b.devaddr = address;
 8002420:	79fb      	ldrb	r3, [r7, #7]
 8002422:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002426:	b2da      	uxtb	r2, r3
 8002428:	89bb      	ldrh	r3, [r7, #12]
 800242a:	f362 130a 	bfi	r3, r2, #4, #7
 800242e:	81bb      	strh	r3, [r7, #12]
    xmc_device.device_register->dcfg = data.d32;
 8002430:	4b05      	ldr	r3, [pc, #20]	; (8002448 <XMC_USBD_DeviceSetAddress+0x48>)
 8002432:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002436:	68fa      	ldr	r2, [r7, #12]
 8002438:	601a      	str	r2, [r3, #0]
  }
  return XMC_USBD_STATUS_OK;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	3714      	adds	r7, #20
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr
 8002448:	1ffe88c0 	.word	0x1ffe88c0

0800244c <XMC_USBD_EndpointStall>:

/**
 * Set/clear stall on the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointStall(const uint8_t ep_addr, const bool stall)
{
 800244c:	b480      	push	{r7}
 800244e:	b085      	sub	sp, #20
 8002450:	af00      	add	r7, sp, #0
 8002452:	4603      	mov	r3, r0
 8002454:	460a      	mov	r2, r1
 8002456:	71fb      	strb	r3, [r7, #7]
 8002458:	4613      	mov	r3, r2
 800245a:	71bb      	strb	r3, [r7, #6]
  depctl_data_t data;
  XMC_USBD_EP_t *ep = &xmc_device.ep[(ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK)];
 800245c:	79fb      	ldrb	r3, [r7, #7]
 800245e:	f003 030f 	and.w	r3, r3, #15
 8002462:	2234      	movs	r2, #52	; 0x34
 8002464:	fb02 f303 	mul.w	r3, r2, r3
 8002468:	4a4a      	ldr	r2, [pc, #296]	; (8002594 <XMC_USBD_EndpointStall+0x148>)
 800246a:	4413      	add	r3, r2
 800246c:	60fb      	str	r3, [r7, #12]
  if (stall)
 800246e:	79bb      	ldrb	r3, [r7, #6]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d040      	beq.n	80024f6 <XMC_USBD_EndpointStall+0xaa>
  {
    if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
 8002474:	79fb      	ldrb	r3, [r7, #7]
 8002476:	b25b      	sxtb	r3, r3
 8002478:	2b00      	cmp	r3, #0
 800247a:	da1a      	bge.n	80024b2 <XMC_USBD_EndpointStall+0x66>
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002484:	b2db      	uxtb	r3, r3
 8002486:	4a43      	ldr	r2, [pc, #268]	; (8002594 <XMC_USBD_EndpointStall+0x148>)
 8002488:	336a      	adds	r3, #106	; 0x6a
 800248a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	60bb      	str	r3, [r7, #8]
      data.b.stall = 1U;
 8002492:	7abb      	ldrb	r3, [r7, #10]
 8002494:	f043 0320 	orr.w	r3, r3, #32
 8002498:	72bb      	strb	r3, [r7, #10]
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	4a3b      	ldr	r2, [pc, #236]	; (8002594 <XMC_USBD_EndpointStall+0x148>)
 80024a6:	336a      	adds	r3, #106	; 0x6a
 80024a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ac:	68ba      	ldr	r2, [r7, #8]
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	e01b      	b.n	80024ea <XMC_USBD_EndpointStall+0x9e>
    }
    else
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	4a35      	ldr	r2, [pc, #212]	; (8002594 <XMC_USBD_EndpointStall+0x148>)
 80024be:	3370      	adds	r3, #112	; 0x70
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	4413      	add	r3, r2
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	60bb      	str	r3, [r7, #8]
      data.b.stall = 1U;
 80024ca:	7abb      	ldrb	r3, [r7, #10]
 80024cc:	f043 0320 	orr.w	r3, r3, #32
 80024d0:	72bb      	strb	r3, [r7, #10]
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	4a2d      	ldr	r2, [pc, #180]	; (8002594 <XMC_USBD_EndpointStall+0x148>)
 80024de:	3370      	adds	r3, #112	; 0x70
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	4413      	add	r3, r2
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	68ba      	ldr	r2, [r7, #8]
 80024e8:	601a      	str	r2, [r3, #0]
    }
    ep->isStalled = 1U;
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	7913      	ldrb	r3, [r2, #4]
 80024ee:	f043 0320 	orr.w	r3, r3, #32
 80024f2:	7113      	strb	r3, [r2, #4]
 80024f4:	e047      	b.n	8002586 <XMC_USBD_EndpointStall+0x13a>
  }
  else
  {
    /* just clear stall bit */
    if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
 80024f6:	79fb      	ldrb	r3, [r7, #7]
 80024f8:	b25b      	sxtb	r3, r3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	da1e      	bge.n	800253c <XMC_USBD_EndpointStall+0xf0>
    {
      data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002506:	b2db      	uxtb	r3, r3
 8002508:	4a22      	ldr	r2, [pc, #136]	; (8002594 <XMC_USBD_EndpointStall+0x148>)
 800250a:	336a      	adds	r3, #106	; 0x6a
 800250c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	60bb      	str	r3, [r7, #8]
      data.b.stall = 0U;
 8002514:	7abb      	ldrb	r3, [r7, #10]
 8002516:	f36f 1345 	bfc	r3, #5, #1
 800251a:	72bb      	strb	r3, [r7, #10]
      data.b.setd0pid = 1U; /* reset pid to 0 */
 800251c:	7afb      	ldrb	r3, [r7, #11]
 800251e:	f043 0310 	orr.w	r3, r3, #16
 8002522:	72fb      	strb	r3, [r7, #11]
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800252c:	b2db      	uxtb	r3, r3
 800252e:	4a19      	ldr	r2, [pc, #100]	; (8002594 <XMC_USBD_EndpointStall+0x148>)
 8002530:	336a      	adds	r3, #106	; 0x6a
 8002532:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002536:	68ba      	ldr	r2, [r7, #8]
 8002538:	601a      	str	r2, [r3, #0]
 800253a:	e01f      	b.n	800257c <XMC_USBD_EndpointStall+0x130>
    }
    else
    {
      data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002544:	b2db      	uxtb	r3, r3
 8002546:	4a13      	ldr	r2, [pc, #76]	; (8002594 <XMC_USBD_EndpointStall+0x148>)
 8002548:	3370      	adds	r3, #112	; 0x70
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	4413      	add	r3, r2
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	60bb      	str	r3, [r7, #8]
      data.b.stall = 0U;
 8002554:	7abb      	ldrb	r3, [r7, #10]
 8002556:	f36f 1345 	bfc	r3, #5, #1
 800255a:	72bb      	strb	r3, [r7, #10]
      data.b.setd0pid = 1U; /* reset pid to 0 */
 800255c:	7afb      	ldrb	r3, [r7, #11]
 800255e:	f043 0310 	orr.w	r3, r3, #16
 8002562:	72fb      	strb	r3, [r7, #11]
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800256c:	b2db      	uxtb	r3, r3
 800256e:	4a09      	ldr	r2, [pc, #36]	; (8002594 <XMC_USBD_EndpointStall+0x148>)
 8002570:	3370      	adds	r3, #112	; 0x70
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	4413      	add	r3, r2
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	68ba      	ldr	r2, [r7, #8]
 800257a:	601a      	str	r2, [r3, #0]
    }
    ep->isStalled = 0U;
 800257c:	68fa      	ldr	r2, [r7, #12]
 800257e:	7913      	ldrb	r3, [r2, #4]
 8002580:	f36f 1345 	bfc	r3, #5, #1
 8002584:	7113      	strb	r3, [r2, #4]
  }
  return XMC_USBD_STATUS_OK;
 8002586:	2300      	movs	r3, #0
}
 8002588:	4618      	mov	r0, r3
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr
 8002594:	1ffe88c0 	.word	0x1ffe88c0

08002598 <XMC_USBD_EndpointAbort>:

/**
 * Aborts the data transfer on the selected endpoint
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointAbort(const uint8_t ep_addr)
{
 8002598:	b480      	push	{r7}
 800259a:	b085      	sub	sp, #20
 800259c:	af00      	add	r7, sp, #0
 800259e:	4603      	mov	r3, r0
 80025a0:	71fb      	strb	r3, [r7, #7]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 80025a2:	79fb      	ldrb	r3, [r7, #7]
 80025a4:	f003 030f 	and.w	r3, r3, #15
 80025a8:	2234      	movs	r2, #52	; 0x34
 80025aa:	fb02 f303 	mul.w	r3, r2, r3
 80025ae:	4a1b      	ldr	r2, [pc, #108]	; (800261c <XMC_USBD_EndpointAbort+0x84>)
 80025b0:	4413      	add	r3, r2
 80025b2:	60fb      	str	r3, [r7, #12]
  if (ep->address_u.address_st.direction)
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d004      	beq.n	80025cc <XMC_USBD_EndpointAbort+0x34>
  {
    ep->inInUse = 0U;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	685a      	ldr	r2, [r3, #4]
 80025c6:	f022 0208 	bic.w	r2, r2, #8
 80025ca:	605a      	str	r2, [r3, #4]
  }
  if (!ep->address_u.address_st.direction)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d104      	bne.n	80025e4 <XMC_USBD_EndpointAbort+0x4c>
  {
    ep->outInUse = 0U;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	685a      	ldr	r2, [r3, #4]
 80025de:	f022 0210 	bic.w	r2, r2, #16
 80025e2:	605a      	str	r2, [r3, #4]
  }
  ep->isStalled = 0U;
 80025e4:	68fa      	ldr	r2, [r7, #12]
 80025e6:	7913      	ldrb	r3, [r2, #4]
 80025e8:	f36f 1345 	bfc	r3, #5, #1
 80025ec:	7113      	strb	r3, [r2, #4]
  ep->outBytesAvailable = 0U;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2200      	movs	r2, #0
 80025f2:	611a      	str	r2, [r3, #16]
  ep->outOffset = 0U;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2200      	movs	r2, #0
 80025f8:	619a      	str	r2, [r3, #24]
  ep->xferLength = 0U;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2200      	movs	r2, #0
 80025fe:	629a      	str	r2, [r3, #40]	; 0x28
  ep->xferCount = 0U;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2200      	movs	r2, #0
 8002604:	62da      	str	r2, [r3, #44]	; 0x2c
  ep->xferTotal = 0U;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2200      	movs	r2, #0
 800260a:	631a      	str	r2, [r3, #48]	; 0x30

  return XMC_USBD_STATUS_OK;
 800260c:	2300      	movs	r3, #0
}
 800260e:	4618      	mov	r0, r3
 8002610:	3714      	adds	r7, #20
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	1ffe88c0 	.word	0x1ffe88c0

08002620 <XMC_USBD_EndpointConfigure>:
 * Configures the given endpoint
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointConfigure(const uint8_t ep_addr,
    const XMC_USBD_ENDPOINT_TYPE_t ep_type,
    const uint16_t ep_max_packet_size)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b086      	sub	sp, #24
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	71fb      	strb	r3, [r7, #7]
 800262a:	460b      	mov	r3, r1
 800262c:	71bb      	strb	r3, [r7, #6]
 800262e:	4613      	mov	r3, r2
 8002630:	80bb      	strh	r3, [r7, #4]
  daint_data_t daintmsk;
  XMC_USBD_EP_t *ep;
  daintmsk.d32 = xmc_device.device_register->daintmsk;
 8002632:	4b98      	ldr	r3, [pc, #608]	; (8002894 <XMC_USBD_EndpointConfigure+0x274>)
 8002634:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002638:	69db      	ldr	r3, [r3, #28]
 800263a:	613b      	str	r3, [r7, #16]
  ep = &xmc_device.ep[ep_addr & (uint32_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 800263c:	79fb      	ldrb	r3, [r7, #7]
 800263e:	f003 030f 	and.w	r3, r3, #15
 8002642:	2234      	movs	r2, #52	; 0x34
 8002644:	fb02 f303 	mul.w	r3, r2, r3
 8002648:	4a92      	ldr	r2, [pc, #584]	; (8002894 <XMC_USBD_EndpointConfigure+0x274>)
 800264a:	4413      	add	r3, r2
 800264c:	617b      	str	r3, [r7, #20]
  memset((void *)ep, 0x0U, sizeof(XMC_USBD_EP_t)); /* clear endpoint structure */
 800264e:	6978      	ldr	r0, [r7, #20]
 8002650:	2100      	movs	r1, #0
 8002652:	2234      	movs	r2, #52	; 0x34
 8002654:	f002 fbcb 	bl	8004dee <memset>
  /* do ep configuration */
  ep->address_u.address = ep_addr;
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	79fa      	ldrb	r2, [r7, #7]
 800265c:	701a      	strb	r2, [r3, #0]
  ep->isConfigured = 1U;
 800265e:	697a      	ldr	r2, [r7, #20]
 8002660:	7913      	ldrb	r3, [r2, #4]
 8002662:	f043 0304 	orr.w	r3, r3, #4
 8002666:	7113      	strb	r3, [r2, #4]
  ep->maxPacketSize = (uint8_t)ep_max_packet_size;
 8002668:	88bb      	ldrh	r3, [r7, #4]
 800266a:	b2db      	uxtb	r3, r3
 800266c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002670:	b2d9      	uxtb	r1, r3
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	6853      	ldr	r3, [r2, #4]
 8002676:	f361 23d1 	bfi	r3, r1, #11, #7
 800267a:	6053      	str	r3, [r2, #4]
  if (ep->address_u.address != 0U)
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d007      	beq.n	8002694 <XMC_USBD_EndpointConfigure+0x74>
  {
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE;
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	6893      	ldr	r3, [r2, #8]
 8002688:	f64f 71c0 	movw	r1, #65472	; 0xffc0
 800268c:	f361 0312 	bfi	r3, r1, #0, #19
 8002690:	6093      	str	r3, [r2, #8]
 8002692:	e005      	b.n	80026a0 <XMC_USBD_EndpointConfigure+0x80>
  }
  else
  {
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE_EP0;
 8002694:	697a      	ldr	r2, [r7, #20]
 8002696:	6893      	ldr	r3, [r2, #8]
 8002698:	2140      	movs	r1, #64	; 0x40
 800269a:	f361 0312 	bfi	r3, r1, #0, #19
 800269e:	6093      	str	r3, [r2, #8]
  }
  /* transfer buffer */
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	021b      	lsls	r3, r3, #8
 80026ac:	4a7a      	ldr	r2, [pc, #488]	; (8002898 <XMC_USBD_EndpointConfigure+0x278>)
 80026ae:	441a      	add	r2, r3
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	61da      	str	r2, [r3, #28]
  ep->outBuffer = XMC_USBD_EP_OUT_BUFFER[ep->address_u.address_st.number];
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	021b      	lsls	r3, r3, #8
 80026c0:	4a76      	ldr	r2, [pc, #472]	; (800289c <XMC_USBD_EndpointConfigure+0x27c>)
 80026c2:	441a      	add	r2, r3
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	60da      	str	r2, [r3, #12]
  /* buffer size*/
  ep->inBufferSize = XMC_USBD_EP_IN_BUFFERSIZE[ep->address_u.address_st.number];
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	461a      	mov	r2, r3
 80026d4:	4b72      	ldr	r3, [pc, #456]	; (80028a0 <XMC_USBD_EndpointConfigure+0x280>)
 80026d6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	621a      	str	r2, [r3, #32]
  ep->outBufferSize = XMC_USBD_EP_OUT_BUFFERSIZE[ep->address_u.address_st.number];
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	461a      	mov	r2, r3
 80026ea:	4b6e      	ldr	r3, [pc, #440]	; (80028a4 <XMC_USBD_EndpointConfigure+0x284>)
 80026ec:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	615a      	str	r2, [r3, #20]
  /* is in */
  if ((ep->address_u.address_st.direction == 1U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d102      	bne.n	8002708 <XMC_USBD_EndpointConfigure+0xe8>
 8002702:	79bb      	ldrb	r3, [r7, #6]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d17a      	bne.n	80027fe <XMC_USBD_EndpointConfigure+0x1de>
  {
    depctl_data_t data;
    data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002710:	b2db      	uxtb	r3, r3
 8002712:	4a60      	ldr	r2, [pc, #384]	; (8002894 <XMC_USBD_EndpointConfigure+0x274>)
 8002714:	336a      	adds	r3, #106	; 0x6a
 8002716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	60fb      	str	r3, [r7, #12]
    /*enable endpoint */
    data.b.usbactep = 1U;
 800271e:	7b7b      	ldrb	r3, [r7, #13]
 8002720:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002724:	737b      	strb	r3, [r7, #13]
    /* set ep type */
    data.b.eptype = (uint8_t)ep_type;
 8002726:	79bb      	ldrb	r3, [r7, #6]
 8002728:	f003 0303 	and.w	r3, r3, #3
 800272c:	b2da      	uxtb	r2, r3
 800272e:	7bbb      	ldrb	r3, [r7, #14]
 8002730:	f362 0383 	bfi	r3, r2, #2, #2
 8002734:	73bb      	strb	r3, [r7, #14]
    /* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
 8002736:	79bb      	ldrb	r3, [r7, #6]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d124      	bne.n	8002786 <XMC_USBD_EndpointConfigure+0x166>
    {
      switch (ep_max_packet_size)
 800273c:	88bb      	ldrh	r3, [r7, #4]
 800273e:	2b10      	cmp	r3, #16
 8002740:	d014      	beq.n	800276c <XMC_USBD_EndpointConfigure+0x14c>
 8002742:	2b10      	cmp	r3, #16
 8002744:	dc02      	bgt.n	800274c <XMC_USBD_EndpointConfigure+0x12c>
 8002746:	2b08      	cmp	r3, #8
 8002748:	d016      	beq.n	8002778 <XMC_USBD_EndpointConfigure+0x158>
          break;
        case (8U):
          data.b.mps = 0x3U;
          break;
        default:
          break;
 800274a:	e01b      	b.n	8002784 <XMC_USBD_EndpointConfigure+0x164>
    /* set ep type */
    data.b.eptype = (uint8_t)ep_type;
    /* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
    {
      switch (ep_max_packet_size)
 800274c:	2b20      	cmp	r3, #32
 800274e:	d007      	beq.n	8002760 <XMC_USBD_EndpointConfigure+0x140>
 8002750:	2b40      	cmp	r3, #64	; 0x40
 8002752:	d000      	beq.n	8002756 <XMC_USBD_EndpointConfigure+0x136>
          break;
        case (8U):
          data.b.mps = 0x3U;
          break;
        default:
          break;
 8002754:	e016      	b.n	8002784 <XMC_USBD_EndpointConfigure+0x164>
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
    {
      switch (ep_max_packet_size)
      {
        case (64U):
          data.b.mps = 0x0U;
 8002756:	89bb      	ldrh	r3, [r7, #12]
 8002758:	f36f 030a 	bfc	r3, #0, #11
 800275c:	81bb      	strh	r3, [r7, #12]
          break;
 800275e:	e011      	b.n	8002784 <XMC_USBD_EndpointConfigure+0x164>
        case (32U):
          data.b.mps = 0x1U;
 8002760:	89bb      	ldrh	r3, [r7, #12]
 8002762:	2201      	movs	r2, #1
 8002764:	f362 030a 	bfi	r3, r2, #0, #11
 8002768:	81bb      	strh	r3, [r7, #12]
          break;
 800276a:	e00b      	b.n	8002784 <XMC_USBD_EndpointConfigure+0x164>
        case (16U):
          data.b.mps = 0x2U;
 800276c:	89bb      	ldrh	r3, [r7, #12]
 800276e:	2202      	movs	r2, #2
 8002770:	f362 030a 	bfi	r3, r2, #0, #11
 8002774:	81bb      	strh	r3, [r7, #12]
          break;
 8002776:	e005      	b.n	8002784 <XMC_USBD_EndpointConfigure+0x164>
        case (8U):
          data.b.mps = 0x3U;
 8002778:	89bb      	ldrh	r3, [r7, #12]
 800277a:	2203      	movs	r2, #3
 800277c:	f362 030a 	bfi	r3, r2, #0, #11
 8002780:	81bb      	strh	r3, [r7, #12]
          break;
 8002782:	bf00      	nop
 8002784:	e007      	b.n	8002796 <XMC_USBD_EndpointConfigure+0x176>
          break;
      }
    }
    else
    {
      data.b.mps = ep_max_packet_size;
 8002786:	88bb      	ldrh	r3, [r7, #4]
 8002788:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800278c:	b29a      	uxth	r2, r3
 800278e:	89bb      	ldrh	r3, [r7, #12]
 8002790:	f362 030a 	bfi	r3, r2, #0, #11
 8002794:	81bb      	strh	r3, [r7, #12]
    }
    /* set first data0 pid */
    data.b.setd0pid = 1U;
 8002796:	7bfb      	ldrb	r3, [r7, #15]
 8002798:	f043 0310 	orr.w	r3, r3, #16
 800279c:	73fb      	strb	r3, [r7, #15]
    /* clear stall */
    data.b.stall = 0U;
 800279e:	7bbb      	ldrb	r3, [r7, #14]
 80027a0:	f36f 1345 	bfc	r3, #5, #1
 80027a4:	73bb      	strb	r3, [r7, #14]
    /* set tx fifo */
    ep->txFifoNum = XMC_USBD_lAssignTXFifo(); /* get tx fifo */
 80027a6:	f7fe fd0f 	bl	80011c8 <XMC_USBD_lAssignTXFifo>
 80027aa:	4603      	mov	r3, r0
 80027ac:	f003 030f 	and.w	r3, r3, #15
 80027b0:	b2d9      	uxtb	r1, r3
 80027b2:	697a      	ldr	r2, [r7, #20]
 80027b4:	8893      	ldrh	r3, [r2, #4]
 80027b6:	f361 1389 	bfi	r3, r1, #6, #4
 80027ba:	8093      	strh	r3, [r2, #4]
    data.b.txfnum = ep->txFifoNum;
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	889b      	ldrh	r3, [r3, #4]
 80027c0:	f3c3 1383 	ubfx	r3, r3, #6, #4
 80027c4:	b2da      	uxtb	r2, r3
 80027c6:	89fb      	ldrh	r3, [r7, #14]
 80027c8:	f362 1389 	bfi	r3, r2, #6, #4
 80027cc:	81fb      	strh	r3, [r7, #14]
    xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32; /* configure endpoint */
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	4a2e      	ldr	r2, [pc, #184]	; (8002894 <XMC_USBD_EndpointConfigure+0x274>)
 80027da:	336a      	adds	r3, #106	; 0x6a
 80027dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027e0:	68fa      	ldr	r2, [r7, #12]
 80027e2:	601a      	str	r2, [r3, #0]
    daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 80027e4:	8a3a      	ldrh	r2, [r7, #16]
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	4619      	mov	r1, r3
 80027f2:	2301      	movs	r3, #1
 80027f4:	408b      	lsls	r3, r1
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	4313      	orrs	r3, r2
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	823b      	strh	r3, [r7, #16]
  }
  if ((ep->address_u.address_st.direction == 0U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	781b      	ldrb	r3, [r3, #0]
 8002802:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b00      	cmp	r3, #0
 800280a:	d002      	beq.n	8002812 <XMC_USBD_EndpointConfigure+0x1f2>
 800280c:	79bb      	ldrb	r3, [r7, #6]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d173      	bne.n	80028fa <XMC_USBD_EndpointConfigure+0x2da>
  {
    /* is out */
    depctl_data_t data;
    data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	781b      	ldrb	r3, [r3, #0]
 8002816:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800281a:	b2db      	uxtb	r3, r3
 800281c:	4a1d      	ldr	r2, [pc, #116]	; (8002894 <XMC_USBD_EndpointConfigure+0x274>)
 800281e:	3370      	adds	r3, #112	; 0x70
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	4413      	add	r3, r2
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	60bb      	str	r3, [r7, #8]
    /*enable endpoint */
    data.b.usbactep = 1U;
 800282a:	7a7b      	ldrb	r3, [r7, #9]
 800282c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002830:	727b      	strb	r3, [r7, #9]
    /* set ep type */
    data.b.eptype = (uint8_t)ep_type;
 8002832:	79bb      	ldrb	r3, [r7, #6]
 8002834:	f003 0303 	and.w	r3, r3, #3
 8002838:	b2da      	uxtb	r2, r3
 800283a:	7abb      	ldrb	r3, [r7, #10]
 800283c:	f362 0383 	bfi	r3, r2, #2, #2
 8002840:	72bb      	strb	r3, [r7, #10]
    /* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
 8002842:	79bb      	ldrb	r3, [r7, #6]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d12f      	bne.n	80028a8 <XMC_USBD_EndpointConfigure+0x288>
    {
      switch (ep_max_packet_size)
 8002848:	88bb      	ldrh	r3, [r7, #4]
 800284a:	2b10      	cmp	r3, #16
 800284c:	d014      	beq.n	8002878 <XMC_USBD_EndpointConfigure+0x258>
 800284e:	2b10      	cmp	r3, #16
 8002850:	dc02      	bgt.n	8002858 <XMC_USBD_EndpointConfigure+0x238>
 8002852:	2b08      	cmp	r3, #8
 8002854:	d016      	beq.n	8002884 <XMC_USBD_EndpointConfigure+0x264>
          break;
        case (8U):
          data.b.mps = 0x3U;
          break;
        default:
          break;
 8002856:	e01b      	b.n	8002890 <XMC_USBD_EndpointConfigure+0x270>
    /* set ep type */
    data.b.eptype = (uint8_t)ep_type;
    /* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
    {
      switch (ep_max_packet_size)
 8002858:	2b20      	cmp	r3, #32
 800285a:	d007      	beq.n	800286c <XMC_USBD_EndpointConfigure+0x24c>
 800285c:	2b40      	cmp	r3, #64	; 0x40
 800285e:	d000      	beq.n	8002862 <XMC_USBD_EndpointConfigure+0x242>
          break;
        case (8U):
          data.b.mps = 0x3U;
          break;
        default:
          break;
 8002860:	e016      	b.n	8002890 <XMC_USBD_EndpointConfigure+0x270>
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
    {
      switch (ep_max_packet_size)
      {
        case (64U):
          data.b.mps = 0x0U;
 8002862:	893b      	ldrh	r3, [r7, #8]
 8002864:	f36f 030a 	bfc	r3, #0, #11
 8002868:	813b      	strh	r3, [r7, #8]
          break;
 800286a:	e011      	b.n	8002890 <XMC_USBD_EndpointConfigure+0x270>
        case (32U):
          data.b.mps = 0x1U;
 800286c:	893b      	ldrh	r3, [r7, #8]
 800286e:	2201      	movs	r2, #1
 8002870:	f362 030a 	bfi	r3, r2, #0, #11
 8002874:	813b      	strh	r3, [r7, #8]
          break;
 8002876:	e00b      	b.n	8002890 <XMC_USBD_EndpointConfigure+0x270>
        case (16U):
          data.b.mps = 0x2U;
 8002878:	893b      	ldrh	r3, [r7, #8]
 800287a:	2202      	movs	r2, #2
 800287c:	f362 030a 	bfi	r3, r2, #0, #11
 8002880:	813b      	strh	r3, [r7, #8]
          break;
 8002882:	e005      	b.n	8002890 <XMC_USBD_EndpointConfigure+0x270>
        case (8U):
          data.b.mps = 0x3U;
 8002884:	893b      	ldrh	r3, [r7, #8]
 8002886:	2203      	movs	r2, #3
 8002888:	f362 030a 	bfi	r3, r2, #0, #11
 800288c:	813b      	strh	r3, [r7, #8]
          break;
 800288e:	bf00      	nop
 8002890:	e012      	b.n	80028b8 <XMC_USBD_EndpointConfigure+0x298>
 8002892:	bf00      	nop
 8002894:	1ffe88c0 	.word	0x1ffe88c0
 8002898:	20000700 	.word	0x20000700
 800289c:	20000000 	.word	0x20000000
 80028a0:	1ffe886c 	.word	0x1ffe886c
 80028a4:	1ffe8850 	.word	0x1ffe8850
          break;
      }
    }
    else
    {
      data.b.mps = ep_max_packet_size;
 80028a8:	88bb      	ldrh	r3, [r7, #4]
 80028aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	893b      	ldrh	r3, [r7, #8]
 80028b2:	f362 030a 	bfi	r3, r2, #0, #11
 80028b6:	813b      	strh	r3, [r7, #8]
    }
    /* set first data0 pid */
    data.b.setd0pid = 1U;
 80028b8:	7afb      	ldrb	r3, [r7, #11]
 80028ba:	f043 0310 	orr.w	r3, r3, #16
 80028be:	72fb      	strb	r3, [r7, #11]
    /* clear stall */
    data.b.stall = (uint8_t) 0U;
 80028c0:	7abb      	ldrb	r3, [r7, #10]
 80028c2:	f36f 1345 	bfc	r3, #5, #1
 80028c6:	72bb      	strb	r3, [r7, #10]
    xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32; /* configure endpoint */
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	4a0f      	ldr	r2, [pc, #60]	; (8002910 <XMC_USBD_EndpointConfigure+0x2f0>)
 80028d4:	3370      	adds	r3, #112	; 0x70
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	4413      	add	r3, r2
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	68ba      	ldr	r2, [r7, #8]
 80028de:	601a      	str	r2, [r3, #0]
    daintmsk.ep.out |= (uint16_t) ((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts */
 80028e0:	8a7a      	ldrh	r2, [r7, #18]
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	4619      	mov	r1, r3
 80028ee:	2301      	movs	r3, #1
 80028f0:	408b      	lsls	r3, r1
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	4313      	orrs	r3, r2
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	827b      	strh	r3, [r7, #18]
  }
  xmc_device.device_register->daintmsk = daintmsk.d32;
 80028fa:	4b05      	ldr	r3, [pc, #20]	; (8002910 <XMC_USBD_EndpointConfigure+0x2f0>)
 80028fc:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002900:	693a      	ldr	r2, [r7, #16]
 8002902:	61da      	str	r2, [r3, #28]
  return XMC_USBD_STATUS_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3718      	adds	r7, #24
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	1ffe88c0 	.word	0x1ffe88c0

08002914 <XMC_USBD_EndpointUnconfigure>:

/**
 * Unconfigure the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointUnconfigure(const uint8_t ep_addr)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b088      	sub	sp, #32
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	71fb      	strb	r3, [r7, #7]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 800291e:	79fb      	ldrb	r3, [r7, #7]
 8002920:	f003 030f 	and.w	r3, r3, #15
 8002924:	2234      	movs	r2, #52	; 0x34
 8002926:	fb02 f303 	mul.w	r3, r2, r3
 800292a:	4a54      	ldr	r2, [pc, #336]	; (8002a7c <XMC_USBD_EndpointUnconfigure+0x168>)
 800292c:	4413      	add	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
  depctl_data_t data;
  daint_data_t daintmsk;
  XMC_USBD_STATUS_t result;
  uint32_t number_temp;
  data.d32 = 0U;
 8002930:	2300      	movs	r3, #0
 8002932:	613b      	str	r3, [r7, #16]
  daintmsk.d32 = xmc_device.device_register->daintmsk;
 8002934:	4b51      	ldr	r3, [pc, #324]	; (8002a7c <XMC_USBD_EndpointUnconfigure+0x168>)
 8002936:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800293a:	69db      	ldr	r3, [r3, #28]
 800293c:	60fb      	str	r3, [r7, #12]
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002946:	b2db      	uxtb	r3, r3
 8002948:	461a      	mov	r2, r3
 800294a:	2301      	movs	r3, #1
 800294c:	4093      	lsls	r3, r2
 800294e:	617b      	str	r3, [r7, #20]
  /* if not configured return an error */
  if (!ep->isConfigured)
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	791b      	ldrb	r3, [r3, #4]
 8002954:	f003 0304 	and.w	r3, r3, #4
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	d102      	bne.n	8002964 <XMC_USBD_EndpointUnconfigure+0x50>
  {
    result = XMC_USBD_STATUS_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	77fb      	strb	r3, [r7, #31]
 8002962:	e085      	b.n	8002a70 <XMC_USBD_EndpointUnconfigure+0x15c>
  }
  else
  {
    /* disable the endpoint, deactivate it and only send naks */
    data.b.usbactep = 0U;
 8002964:	7c7b      	ldrb	r3, [r7, #17]
 8002966:	f36f 13c7 	bfc	r3, #7, #1
 800296a:	747b      	strb	r3, [r7, #17]
    data.b.epdis =  1U;
 800296c:	7cfb      	ldrb	r3, [r7, #19]
 800296e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002972:	74fb      	strb	r3, [r7, #19]
    data.b.snak =  1U;
 8002974:	7cfb      	ldrb	r3, [r7, #19]
 8002976:	f043 0308 	orr.w	r3, r3, #8
 800297a:	74fb      	strb	r3, [r7, #19]
    data.b.stall =  0U;
 800297c:	7cbb      	ldrb	r3, [r7, #18]
 800297e:	f36f 1345 	bfc	r3, #5, #1
 8002982:	74bb      	strb	r3, [r7, #18]
    ep->isConfigured =  0U;
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	7913      	ldrb	r3, [r2, #4]
 8002988:	f36f 0382 	bfc	r3, #2, #1
 800298c:	7113      	strb	r3, [r2, #4]
    ep->isStalled =  0U;
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	7913      	ldrb	r3, [r2, #4]
 8002992:	f36f 1345 	bfc	r3, #5, #1
 8002996:	7113      	strb	r3, [r2, #4]
    ep->outInUse =  0U;
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	685a      	ldr	r2, [r3, #4]
 800299c:	f022 0210 	bic.w	r2, r2, #16
 80029a0:	605a      	str	r2, [r3, #4]
    ep->inInUse =  0U;
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	685a      	ldr	r2, [r3, #4]
 80029a6:	f022 0208 	bic.w	r2, r2, #8
 80029aa:	605a      	str	r2, [r3, #4]
    /* chose register based on the direction. Control Endpoint need both */
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80029ac:	69bb      	ldr	r3, [r7, #24]
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d106      	bne.n	80029c8 <XMC_USBD_EndpointUnconfigure+0xb4>
 80029ba:	69bb      	ldr	r3, [r7, #24]
 80029bc:	791b      	ldrb	r3, [r3, #4]
 80029be:	f003 0303 	and.w	r3, r3, #3
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d112      	bne.n	80029ee <XMC_USBD_EndpointUnconfigure+0xda>
    {
      /* disable endpoint configuration */
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	4a2a      	ldr	r2, [pc, #168]	; (8002a7c <XMC_USBD_EndpointUnconfigure+0x168>)
 80029d4:	336a      	adds	r3, #106	; 0x6a
 80029d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029da:	693a      	ldr	r2, [r7, #16]
 80029dc:	601a      	str	r2, [r3, #0]
      /* disable interrupts */
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 80029de:	89ba      	ldrh	r2, [r7, #12]
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	43db      	mvns	r3, r3
 80029e6:	b29b      	uxth	r3, r3
 80029e8:	4013      	ands	r3, r2
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	81bb      	strh	r3, [r7, #12]
    }
    if ((ep->address_u.address_st.direction == 0U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d006      	beq.n	8002a0a <XMC_USBD_EndpointUnconfigure+0xf6>
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	791b      	ldrb	r3, [r3, #4]
 8002a00:	f003 0303 	and.w	r3, r3, #3
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d123      	bne.n	8002a52 <XMC_USBD_EndpointUnconfigure+0x13e>
    {
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	4a19      	ldr	r2, [pc, #100]	; (8002a7c <XMC_USBD_EndpointUnconfigure+0x168>)
 8002a16:	3370      	adds	r3, #112	; 0x70
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	4413      	add	r3, r2
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	601a      	str	r2, [r3, #0]
      daintmsk.ep.out = (uint16_t)((uint32_t)daintmsk.ep.out & (~(uint32_t)number_temp));
 8002a22:	89fa      	ldrh	r2, [r7, #14]
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	43db      	mvns	r3, r3
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	b29b      	uxth	r3, r3
 8002a30:	81fb      	strh	r3, [r7, #14]
      if (usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8002a32:	4b13      	ldr	r3, [pc, #76]	; (8002a80 <XMC_USBD_EndpointUnconfigure+0x16c>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	7b5b      	ldrb	r3, [r3, #13]
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d10a      	bne.n	8002a52 <XMC_USBD_EndpointUnconfigure+0x13e>
      {
        xmc_device.device_register->dtknqr4_fifoemptymsk &= ~number_temp;
 8002a3c:	4b0f      	ldr	r3, [pc, #60]	; (8002a7c <XMC_USBD_EndpointUnconfigure+0x168>)
 8002a3e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002a42:	4a0e      	ldr	r2, [pc, #56]	; (8002a7c <XMC_USBD_EndpointUnconfigure+0x168>)
 8002a44:	f8d2 21a4 	ldr.w	r2, [r2, #420]	; 0x1a4
 8002a48:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8002a4a:	697a      	ldr	r2, [r7, #20]
 8002a4c:	43d2      	mvns	r2, r2
 8002a4e:	400a      	ands	r2, r1
 8002a50:	635a      	str	r2, [r3, #52]	; 0x34
      }
    }
    xmc_device.device_register->daintmsk = daintmsk.d32;
 8002a52:	4b0a      	ldr	r3, [pc, #40]	; (8002a7c <XMC_USBD_EndpointUnconfigure+0x168>)
 8002a54:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002a58:	68fa      	ldr	r2, [r7, #12]
 8002a5a:	61da      	str	r2, [r3, #28]
    XMC_USBD_lUnassignFifo(ep->txFifoNum); /* free fifo */
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	889b      	ldrh	r3, [r3, #4]
 8002a60:	f3c3 1383 	ubfx	r3, r3, #6, #4
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7fe fbe6 	bl	8001238 <XMC_USBD_lUnassignFifo>
    result = XMC_USBD_STATUS_OK;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	77fb      	strb	r3, [r7, #31]
  }
  return result;
 8002a70:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3720      	adds	r7, #32
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	1ffe88c0 	.word	0x1ffe88c0
 8002a80:	1ffe8888 	.word	0x1ffe8888

08002a84 <XMC_USBD_GetFrameNumber>:

/**
 * Gets the current USB frame number
 **/
uint16_t XMC_USBD_GetFrameNumber(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
  uint16_t result;
  dsts_data_t dsts;
  dsts.d32 = xmc_device.device_register->dsts;
 8002a8a:	4b08      	ldr	r3, [pc, #32]	; (8002aac <XMC_USBD_GetFrameNumber+0x28>)
 8002a8c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	603b      	str	r3, [r7, #0]
  result = (uint16_t)dsts.b.soffn;
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	80fb      	strh	r3, [r7, #6]
  return result;
 8002a9e:	88fb      	ldrh	r3, [r7, #6]
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr
 8002aac:	1ffe88c0 	.word	0x1ffe88c0

08002ab0 <XMC_USBD_IsEnumDone>:
 * Gets the USB speed enumeration completion status.
 * This should not be used for the actual USB enumeration completion status. For the actual USB enumeration status,
 * the application layer should check for the completion of USB standard request Set configuration.
 **/
uint32_t XMC_USBD_IsEnumDone(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
  return (uint32_t)((uint8_t)xmc_device.IsConnected && (uint8_t)xmc_device.IsPowered);
 8002ab4:	4b0b      	ldr	r3, [pc, #44]	; (8002ae4 <XMC_USBD_IsEnumDone+0x34>)
 8002ab6:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8002aba:	f003 0301 	and.w	r3, r3, #1
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d009      	beq.n	8002ad8 <XMC_USBD_IsEnumDone+0x28>
 8002ac4:	4b07      	ldr	r3, [pc, #28]	; (8002ae4 <XMC_USBD_IsEnumDone+0x34>)
 8002ac6:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8002aca:	f003 0304 	and.w	r3, r3, #4
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <XMC_USBD_IsEnumDone+0x28>
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e000      	b.n	8002ada <XMC_USBD_IsEnumDone+0x2a>
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr
 8002ae4:	1ffe88c0 	.word	0x1ffe88c0

08002ae8 <_init>:
  }
}

/* Init */
void _init(void)
{}
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <USBD_VCOM_Event_GetDescriptor>:
 *   host.
 */
uint16_t USBD_VCOM_Event_GetDescriptor(const uint16_t w_value,
                                    const uint16_t w_index,
                                    const void** const descriptor_address)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	4603      	mov	r3, r0
 8002afc:	603a      	str	r2, [r7, #0]
 8002afe:	80fb      	strh	r3, [r7, #6]
 8002b00:	460b      	mov	r3, r1
 8002b02:	80bb      	strh	r3, [r7, #4]
	const uint8_t  descriptor_type   = (w_value >> 8);
 8002b04:	88fb      	ldrh	r3, [r7, #6]
 8002b06:	0a1b      	lsrs	r3, r3, #8
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	727b      	strb	r3, [r7, #9]
	const uint8_t  descriptor_number = (w_value & 0xFF);
 8002b0c:	88fb      	ldrh	r3, [r7, #6]
 8002b0e:	723b      	strb	r3, [r7, #8]
	const void* address = NULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	60fb      	str	r3, [r7, #12]
	uint16_t    size    = NO_DESCRIPTOR;
 8002b14:	2300      	movs	r3, #0
 8002b16:	817b      	strh	r3, [r7, #10]

	switch (descriptor_type)
 8002b18:	7a7b      	ldrb	r3, [r7, #9]
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d008      	beq.n	8002b30 <USBD_VCOM_Event_GetDescriptor+0x3c>
 8002b1e:	2b03      	cmp	r3, #3
 8002b20:	d00b      	beq.n	8002b3a <USBD_VCOM_Event_GetDescriptor+0x46>
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d121      	bne.n	8002b6a <USBD_VCOM_Event_GetDescriptor+0x76>
	{
		case DTYPE_Device:
			address = &device_descriptor;
 8002b26:	4b16      	ldr	r3, [pc, #88]	; (8002b80 <USBD_VCOM_Event_GetDescriptor+0x8c>)
 8002b28:	60fb      	str	r3, [r7, #12]
			size    = sizeof(USB_Descriptor_Device_t);
 8002b2a:	2312      	movs	r3, #18
 8002b2c:	817b      	strh	r3, [r7, #10]
			break;
 8002b2e:	e01c      	b.n	8002b6a <USBD_VCOM_Event_GetDescriptor+0x76>
		case DTYPE_Configuration:
			address = &configuration_descriptor;
 8002b30:	4b14      	ldr	r3, [pc, #80]	; (8002b84 <USBD_VCOM_Event_GetDescriptor+0x90>)
 8002b32:	60fb      	str	r3, [r7, #12]
			size    = sizeof(USB_Descriptor_Configuration_t);
 8002b34:	233e      	movs	r3, #62	; 0x3e
 8002b36:	817b      	strh	r3, [r7, #10]
			break;
 8002b38:	e017      	b.n	8002b6a <USBD_VCOM_Event_GetDescriptor+0x76>
		case DTYPE_String:
			switch (descriptor_number)
 8002b3a:	7a3b      	ldrb	r3, [r7, #8]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d009      	beq.n	8002b54 <USBD_VCOM_Event_GetDescriptor+0x60>
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d00c      	beq.n	8002b5e <USBD_VCOM_Event_GetDescriptor+0x6a>
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d000      	beq.n	8002b4a <USBD_VCOM_Event_GetDescriptor+0x56>
				case 0x02:
					address = &product_string;
					size    = product_string.Header.Size;
					break;
			}
			break;
 8002b48:	e00e      	b.n	8002b68 <USBD_VCOM_Event_GetDescriptor+0x74>
			break;
		case DTYPE_String:
			switch (descriptor_number)
			{
				case 0x00:
					address = &language_string;
 8002b4a:	4b0f      	ldr	r3, [pc, #60]	; (8002b88 <USBD_VCOM_Event_GetDescriptor+0x94>)
 8002b4c:	60fb      	str	r3, [r7, #12]
					size    = language_string.Header.Size;
 8002b4e:	2304      	movs	r3, #4
 8002b50:	817b      	strh	r3, [r7, #10]
					break;
 8002b52:	e009      	b.n	8002b68 <USBD_VCOM_Event_GetDescriptor+0x74>
				case 0x01:
					address = &manufacturer_string;
 8002b54:	4b0d      	ldr	r3, [pc, #52]	; (8002b8c <USBD_VCOM_Event_GetDescriptor+0x98>)
 8002b56:	60fb      	str	r3, [r7, #12]
					size    = manufacturer_string.Header.Size;
 8002b58:	2312      	movs	r3, #18
 8002b5a:	817b      	strh	r3, [r7, #10]
					break;
 8002b5c:	e004      	b.n	8002b68 <USBD_VCOM_Event_GetDescriptor+0x74>
				case 0x02:
					address = &product_string;
 8002b5e:	4b0c      	ldr	r3, [pc, #48]	; (8002b90 <USBD_VCOM_Event_GetDescriptor+0x9c>)
 8002b60:	60fb      	str	r3, [r7, #12]
					size    = product_string.Header.Size;
 8002b62:	2310      	movs	r3, #16
 8002b64:	817b      	strh	r3, [r7, #10]
					break;
 8002b66:	bf00      	nop
			}
			break;
 8002b68:	bf00      	nop
	}

	(void)w_index;
	*descriptor_address = address;
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	68fa      	ldr	r2, [r7, #12]
 8002b6e:	601a      	str	r2, [r3, #0]
	return size;
 8002b70:	897b      	ldrh	r3, [r7, #10]
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3714      	adds	r7, #20
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	08004e50 	.word	0x08004e50
 8002b84:	08004e64 	.word	0x08004e64
 8002b88:	08004ea4 	.word	0x08004ea4
 8002b8c:	08004f0c 	.word	0x08004f0c
 8002b90:	08004f74 	.word	0x08004f74

08002b94 <Endpoint_SelectEndpoint>:
	 *
	 *  \param[in] Address Endpoint address to select.
	 */
	static inline void Endpoint_SelectEndpoint(const uint8_t Address);
	static inline void Endpoint_SelectEndpoint(const uint8_t Address)
	{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	71fb      	strb	r3, [r7, #7]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8002b9e:	79fb      	ldrb	r3, [r7, #7]
 8002ba0:	f003 030f 	and.w	r3, r3, #15
 8002ba4:	b2da      	uxtb	r2, r3
 8002ba6:	4b07      	ldr	r3, [pc, #28]	; (8002bc4 <Endpoint_SelectEndpoint+0x30>)
 8002ba8:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8002bac:	79fb      	ldrb	r3, [r7, #7]
 8002bae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002bb2:	b2da      	uxtb	r2, r3
 8002bb4:	4b03      	ldr	r3, [pc, #12]	; (8002bc4 <Endpoint_SelectEndpoint+0x30>)
 8002bb6:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	}
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr
 8002bc4:	1ffe8db8 	.word	0x1ffe8db8

08002bc8 <Endpoint_IsSETUPReceived>:
	 *  \return Boolean \c true if the selected endpoint has received a SETUP
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsSETUPReceived(void);
	static inline bool Endpoint_IsSETUPReceived(void)
	{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
		return device.IsSetupRecieved;
 8002bcc:	4b08      	ldr	r3, [pc, #32]	; (8002bf0 <Endpoint_IsSETUPReceived+0x28>)
 8002bce:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	085b      	lsrs	r3, r3, #1
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	bf14      	ite	ne
 8002be0:	2301      	movne	r3, #1
 8002be2:	2300      	moveq	r3, #0
 8002be4:	b2db      	uxtb	r3, r3
	}
 8002be6:	4618      	mov	r0, r3
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	1ffe8db8 	.word	0x1ffe8db8

08002bf4 <Endpoint_ClearSETUP>:
	 *
	 *  \note This is not applicable for non CONTROL type endpoints.
	 */
	static inline void Endpoint_ClearSETUP(void);
	static inline void Endpoint_ClearSETUP(void)
	{
 8002bf4:	b480      	push	{r7}
 8002bf6:	af00      	add	r7, sp, #0
		device.IsSetupRecieved = 0;
 8002bf8:	4b05      	ldr	r3, [pc, #20]	; (8002c10 <Endpoint_ClearSETUP+0x1c>)
 8002bfa:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 8002bfe:	f022 0202 	bic.w	r2, r2, #2
 8002c02:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
	}
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	1ffe8db8 	.word	0x1ffe8db8

08002c14 <Endpoint_ClearStatusStage>:
	/** Nothing done in this function
	 *
	 */
	static inline void Endpoint_ClearStatusStage(void);
	static inline void Endpoint_ClearStatusStage(void)
	{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0

	}
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <Endpoint_IsINReady>:
	 *  \return Boolean \c true if the current endpoint is ready for an IN
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsINReady(void);
	static inline bool Endpoint_IsINReady(void)
	{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8002c26:	4b13      	ldr	r3, [pc, #76]	; (8002c74 <Endpoint_IsINReady+0x54>)
 8002c28:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	232c      	movs	r3, #44	; 0x2c
 8002c30:	fb03 f302 	mul.w	r3, r3, r2
 8002c34:	4a0f      	ldr	r2, [pc, #60]	; (8002c74 <Endpoint_IsINReady+0x54>)
 8002c36:	4413      	add	r3, r2
 8002c38:	3304      	adds	r3, #4
 8002c3a:	607b      	str	r3, [r7, #4]
		return ep->InInUse == 0 && ep->IsEnabled;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	091b      	lsrs	r3, r3, #4
 8002c42:	f003 0301 	and.w	r3, r3, #1
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d109      	bne.n	8002c60 <Endpoint_IsINReady+0x40>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	085b      	lsrs	r3, r3, #1
 8002c52:	f003 0301 	and.w	r3, r3, #1
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <Endpoint_IsINReady+0x40>
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e000      	b.n	8002c62 <Endpoint_IsINReady+0x42>
 8002c60:	2300      	movs	r3, #0
 8002c62:	f003 0301 	and.w	r3, r3, #1
 8002c66:	b2db      	uxtb	r3, r3
	}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	1ffe8db8 	.word	0x1ffe8db8

08002c78 <Endpoint_IsOUTReceived>:
	 *  \return Boolean \c true if current endpoint is has received an OUT
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsOUTReceived(void);
	static inline bool Endpoint_IsOUTReceived(void)
	{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8002c7e:	4b0e      	ldr	r3, [pc, #56]	; (8002cb8 <Endpoint_IsOUTReceived+0x40>)
 8002c80:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8002c84:	461a      	mov	r2, r3
 8002c86:	232c      	movs	r3, #44	; 0x2c
 8002c88:	fb03 f302 	mul.w	r3, r3, r2
 8002c8c:	4a0a      	ldr	r2, [pc, #40]	; (8002cb8 <Endpoint_IsOUTReceived+0x40>)
 8002c8e:	4413      	add	r3, r2
 8002c90:	3304      	adds	r3, #4
 8002c92:	607b      	str	r3, [r7, #4]
		return ep->IsOutRecieved;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	095b      	lsrs	r3, r3, #5
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	bf14      	ite	ne
 8002ca4:	2301      	movne	r3, #1
 8002ca6:	2300      	moveq	r3, #0
 8002ca8:	b2db      	uxtb	r3, r3
	}
 8002caa:	4618      	mov	r0, r3
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	1ffe8db8 	.word	0x1ffe8db8

08002cbc <Endpoint_BytesInEndpoint>:
	 *  \return Total number of bytes in the currently selected Endpoint's FIFO
	 *  buffer.
	 */
	static inline uint16_t Endpoint_BytesInEndpoint(void);
	static inline uint16_t Endpoint_BytesInEndpoint(void)
	{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8002cc2:	4b0f      	ldr	r3, [pc, #60]	; (8002d00 <Endpoint_BytesInEndpoint+0x44>)
 8002cc4:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8002cc8:	461a      	mov	r2, r3
 8002cca:	232c      	movs	r3, #44	; 0x2c
 8002ccc:	fb03 f302 	mul.w	r3, r3, r2
 8002cd0:	4a0b      	ldr	r2, [pc, #44]	; (8002d00 <Endpoint_BytesInEndpoint+0x44>)
 8002cd2:	4413      	add	r3, r2
 8002cd4:	3304      	adds	r3, #4
 8002cd6:	607b      	str	r3, [r7, #4]
		if (ep->Direction)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d003      	beq.n	8002cee <Endpoint_BytesInEndpoint+0x32>
			return (uint16_t)(ep->InBytesAvailable);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	699b      	ldr	r3, [r3, #24]
 8002cea:	b29b      	uxth	r3, r3
 8002cec:	e002      	b.n	8002cf4 <Endpoint_BytesInEndpoint+0x38>
		else
			return (uint16_t)(ep->OutBytesAvailable);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	b29b      	uxth	r3, r3
	}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr
 8002d00:	1ffe8db8 	.word	0x1ffe8db8

08002d04 <CDC_Device_ProcessControlRequest>:
/**********************************************************************************************************************
 * API IMPLEMENTATION
 **********************************************************************************************************************/
void CDC_Device_ProcessControlRequest(
					USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
	if ((Endpoint_IsSETUPReceived() != 0) && (USB_ControlRequest.wIndex ==
 8002d0c:	f7ff ff5c 	bl	8002bc8 <Endpoint_IsSETUPReceived>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	f000 80ae 	beq.w	8002e74 <CDC_Device_ProcessControlRequest+0x170>
 8002d18:	4b58      	ldr	r3, [pc, #352]	; (8002e7c <CDC_Device_ProcessControlRequest+0x178>)
 8002d1a:	889b      	ldrh	r3, [r3, #4]
 8002d1c:	b29a      	uxth	r2, r3
			CDCInterfaceInfo->Config.ControlInterfaceNumber))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	7c9b      	ldrb	r3, [r3, #18]
 * API IMPLEMENTATION
 **********************************************************************************************************************/
void CDC_Device_ProcessControlRequest(
					USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if ((Endpoint_IsSETUPReceived() != 0) && (USB_ControlRequest.wIndex ==
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	429a      	cmp	r2, r3
 8002d26:	f040 80a5 	bne.w	8002e74 <CDC_Device_ProcessControlRequest+0x170>
			CDCInterfaceInfo->Config.ControlInterfaceNumber))
	{

		switch (USB_ControlRequest.bRequest)
 8002d2a:	4b54      	ldr	r3, [pc, #336]	; (8002e7c <CDC_Device_ProcessControlRequest+0x178>)
 8002d2c:	785b      	ldrb	r3, [r3, #1]
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	3b20      	subs	r3, #32
 8002d32:	2b03      	cmp	r3, #3
 8002d34:	f200 809e 	bhi.w	8002e74 <CDC_Device_ProcessControlRequest+0x170>
 8002d38:	a201      	add	r2, pc, #4	; (adr r2, 8002d40 <CDC_Device_ProcessControlRequest+0x3c>)
 8002d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d3e:	bf00      	nop
 8002d40:	08002da5 	.word	0x08002da5
 8002d44:	08002d51 	.word	0x08002d51
 8002d48:	08002e17 	.word	0x08002e17
 8002d4c:	08002e47 	.word	0x08002e47
		{
			case CDC_REQ_GetLineEncoding:
				if ((REQDIR_DEVICETOHOST | REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
 8002d50:	4b4a      	ldr	r3, [pc, #296]	; (8002e7c <CDC_Device_ProcessControlRequest+0x178>)
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2ba1      	cmp	r3, #161	; 0xa1
 8002d58:	d123      	bne.n	8002da2 <CDC_Device_ProcessControlRequest+0x9e>
				{
					Endpoint_ClearSETUP();
 8002d5a:	f7ff ff4b 	bl	8002bf4 <Endpoint_ClearSETUP>

					while (!(Endpoint_IsINReady()));
 8002d5e:	bf00      	nop
 8002d60:	f7ff ff5e 	bl	8002c20 <Endpoint_IsINReady>
 8002d64:	4603      	mov	r3, r0
 8002d66:	f083 0301 	eor.w	r3, r3, #1
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1f7      	bne.n	8002d60 <CDC_Device_ProcessControlRequest+0x5c>

					Endpoint_Write_32_LE(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	699b      	ldr	r3, [r3, #24]
 8002d74:	4618      	mov	r0, r3
 8002d76:	f000 fd39 	bl	80037ec <Endpoint_Write_32_LE>
					Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.CharFormat);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	7f1b      	ldrb	r3, [r3, #28]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f000 fcc8 	bl	8003714 <Endpoint_Write_8>
					Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.ParityType);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	7f5b      	ldrb	r3, [r3, #29]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f000 fcc3 	bl	8003714 <Endpoint_Write_8>
					Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.DataBits);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	7f9b      	ldrb	r3, [r3, #30]
 8002d92:	4618      	mov	r0, r3
 8002d94:	f000 fcbe 	bl	8003714 <Endpoint_Write_8>

					Endpoint_ClearIN();
 8002d98:	f000 fc38 	bl	800360c <Endpoint_ClearIN>
					Endpoint_ClearStatusStage();
 8002d9c:	f7ff ff3a 	bl	8002c14 <Endpoint_ClearStatusStage>
				}

				break;
 8002da0:	e068      	b.n	8002e74 <CDC_Device_ProcessControlRequest+0x170>
 8002da2:	e067      	b.n	8002e74 <CDC_Device_ProcessControlRequest+0x170>
			case CDC_REQ_SetLineEncoding:
				if ((REQDIR_HOSTTODEVICE |REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
 8002da4:	4b35      	ldr	r3, [pc, #212]	; (8002e7c <CDC_Device_ProcessControlRequest+0x178>)
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2b21      	cmp	r3, #33	; 0x21
 8002dac:	d132      	bne.n	8002e14 <CDC_Device_ProcessControlRequest+0x110>
				{
					Endpoint_ClearSETUP();
 8002dae:	f7ff ff21 	bl	8002bf4 <Endpoint_ClearSETUP>

					while (!(Endpoint_IsOUTReceived()))
 8002db2:	e005      	b.n	8002dc0 <CDC_Device_ProcessControlRequest+0xbc>
					{
						if (USB_DeviceState == DEVICE_STATE_Unattached)
 8002db4:	4b32      	ldr	r3, [pc, #200]	; (8002e80 <CDC_Device_ProcessControlRequest+0x17c>)
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d100      	bne.n	8002dc0 <CDC_Device_ProcessControlRequest+0xbc>
						  return;
 8002dbe:	e059      	b.n	8002e74 <CDC_Device_ProcessControlRequest+0x170>
			case CDC_REQ_SetLineEncoding:
				if ((REQDIR_HOSTTODEVICE |REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
				{
					Endpoint_ClearSETUP();

					while (!(Endpoint_IsOUTReceived()))
 8002dc0:	f7ff ff5a 	bl	8002c78 <Endpoint_IsOUTReceived>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	f083 0301 	eor.w	r3, r3, #1
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d1f1      	bne.n	8002db4 <CDC_Device_ProcessControlRequest+0xb0>
					{
						if (USB_DeviceState == DEVICE_STATE_Unattached)
						  return;
					}

					CDCInterfaceInfo->State.LineEncoding.BaudRateBPS = Endpoint_Read_32_LE();
 8002dd0:	f000 fd40 	bl	8003854 <Endpoint_Read_32_LE>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	619a      	str	r2, [r3, #24]
					CDCInterfaceInfo->State.LineEncoding.CharFormat  = Endpoint_Read_8();
 8002dda:	f000 fccf 	bl	800377c <Endpoint_Read_8>
 8002dde:	4603      	mov	r3, r0
 8002de0:	461a      	mov	r2, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	771a      	strb	r2, [r3, #28]
					CDCInterfaceInfo->State.LineEncoding.ParityType  = Endpoint_Read_8();
 8002de6:	f000 fcc9 	bl	800377c <Endpoint_Read_8>
 8002dea:	4603      	mov	r3, r0
 8002dec:	461a      	mov	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	775a      	strb	r2, [r3, #29]
					CDCInterfaceInfo->State.LineEncoding.DataBits    = Endpoint_Read_8();
 8002df2:	f000 fcc3 	bl	800377c <Endpoint_Read_8>
 8002df6:	4603      	mov	r3, r0
 8002df8:	461a      	mov	r2, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	779a      	strb	r2, [r3, #30]

					//Endpoint_ClearOUT();
					Endpoint_ClearStatusStage();
 8002dfe:	f7ff ff09 	bl	8002c14 <Endpoint_ClearStatusStage>

					if(0 != cdc_class_events.LineEncodingChanged)
 8002e02:	4b20      	ldr	r3, [pc, #128]	; (8002e84 <CDC_Device_ProcessControlRequest+0x180>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d004      	beq.n	8002e14 <CDC_Device_ProcessControlRequest+0x110>
					{
						cdc_class_events.LineEncodingChanged(CDCInterfaceInfo);
 8002e0a:	4b1e      	ldr	r3, [pc, #120]	; (8002e84 <CDC_Device_ProcessControlRequest+0x180>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	4798      	blx	r3
					}

				}

				break;
 8002e12:	e02f      	b.n	8002e74 <CDC_Device_ProcessControlRequest+0x170>
 8002e14:	e02e      	b.n	8002e74 <CDC_Device_ProcessControlRequest+0x170>
			case CDC_REQ_SetControlLineState:
				if ((REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
 8002e16:	4b19      	ldr	r3, [pc, #100]	; (8002e7c <CDC_Device_ProcessControlRequest+0x178>)
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	2b21      	cmp	r3, #33	; 0x21
 8002e1e:	d111      	bne.n	8002e44 <CDC_Device_ProcessControlRequest+0x140>
				{
					Endpoint_ClearSETUP();
 8002e20:	f7ff fee8 	bl	8002bf4 <Endpoint_ClearSETUP>
					Endpoint_ClearStatusStage();
 8002e24:	f7ff fef6 	bl	8002c14 <Endpoint_ClearStatusStage>

					CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;
 8002e28:	4b14      	ldr	r3, [pc, #80]	; (8002e7c <CDC_Device_ProcessControlRequest+0x178>)
 8002e2a:	885b      	ldrh	r3, [r3, #2]
 8002e2c:	b29a      	uxth	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	829a      	strh	r2, [r3, #20]

					if(0 != cdc_class_events.ControLineStateChanged)
 8002e32:	4b14      	ldr	r3, [pc, #80]	; (8002e84 <CDC_Device_ProcessControlRequest+0x180>)
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d004      	beq.n	8002e44 <CDC_Device_ProcessControlRequest+0x140>
					{
						cdc_class_events.ControLineStateChanged(CDCInterfaceInfo);
 8002e3a:	4b12      	ldr	r3, [pc, #72]	; (8002e84 <CDC_Device_ProcessControlRequest+0x180>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	4798      	blx	r3
					}

				}

				break;
 8002e42:	e017      	b.n	8002e74 <CDC_Device_ProcessControlRequest+0x170>
 8002e44:	e016      	b.n	8002e74 <CDC_Device_ProcessControlRequest+0x170>
			case CDC_REQ_SendBreak:
				if ((REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
 8002e46:	4b0d      	ldr	r3, [pc, #52]	; (8002e7c <CDC_Device_ProcessControlRequest+0x178>)
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	2b21      	cmp	r3, #33	; 0x21
 8002e4e:	d110      	bne.n	8002e72 <CDC_Device_ProcessControlRequest+0x16e>
				{
					Endpoint_ClearSETUP();
 8002e50:	f7ff fed0 	bl	8002bf4 <Endpoint_ClearSETUP>
					Endpoint_ClearStatusStage();
 8002e54:	f7ff fede 	bl	8002c14 <Endpoint_ClearStatusStage>

					if(0 != cdc_class_events.Device_BreakSent)
 8002e58:	4b0a      	ldr	r3, [pc, #40]	; (8002e84 <CDC_Device_ProcessControlRequest+0x180>)
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d008      	beq.n	8002e72 <CDC_Device_ProcessControlRequest+0x16e>
					{
						cdc_class_events.Device_BreakSent(CDCInterfaceInfo,	(uint8_t)USB_ControlRequest.wValue);
 8002e60:	4b08      	ldr	r3, [pc, #32]	; (8002e84 <CDC_Device_ProcessControlRequest+0x180>)
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	4a05      	ldr	r2, [pc, #20]	; (8002e7c <CDC_Device_ProcessControlRequest+0x178>)
 8002e66:	8852      	ldrh	r2, [r2, #2]
 8002e68:	b292      	uxth	r2, r2
 8002e6a:	b2d2      	uxtb	r2, r2
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	4611      	mov	r1, r2
 8002e70:	4798      	blx	r3
					}

				}

				break;
 8002e72:	bf00      	nop
		}
	}
}
 8002e74:	3708      	adds	r7, #8
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	1ffe8bb0 	.word	0x1ffe8bb0
 8002e80:	1ffe8bad 	.word	0x1ffe8bad
 8002e84:	1ffe8828 	.word	0x1ffe8828

08002e88 <CDC_Device_ConfigureEndpoints>:




bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
	bool status = true;
 8002e90:	2301      	movs	r3, #1
 8002e92:	73fb      	strb	r3, [r7, #15]
	memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	3314      	adds	r3, #20
 8002e98:	4618      	mov	r0, r3
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	220c      	movs	r2, #12
 8002e9e:	f001 ffa6 	bl	8004dee <memset>

	CDCInterfaceInfo->Config.DataINEndpoint.Type       = EP_TYPE_BULK;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2202      	movs	r2, #2
 8002ea6:	711a      	strb	r2, [r3, #4]
	CDCInterfaceInfo->Config.DataOUTEndpoint.Type      = EP_TYPE_BULK;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2202      	movs	r2, #2
 8002eac:	729a      	strb	r2, [r3, #10]
	CDCInterfaceInfo->Config.NotificationEndpoint.Type = EP_TYPE_INTERRUPT;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2203      	movs	r2, #3
 8002eb2:	741a      	strb	r2, [r3, #16]

	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataINEndpoint, 1)))
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	2101      	movs	r1, #1
 8002eba:	f000 fd03 	bl	80038c4 <Endpoint_ConfigureEndpointTable>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	f083 0301 	eor.w	r3, r3, #1
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <CDC_Device_ConfigureEndpoints+0x46>
	{
		status = false;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	73fb      	strb	r3, [r7, #15]
	}

	if (!(Endpoint_ConfigureEndpointTable(
							&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	3306      	adds	r3, #6
	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataINEndpoint, 1)))
	{
		status = false;
	}

	if (!(Endpoint_ConfigureEndpointTable(
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	f000 fcf5 	bl	80038c4 <Endpoint_ConfigureEndpointTable>
 8002eda:	4603      	mov	r3, r0
 8002edc:	f083 0301 	eor.w	r3, r3, #1
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <CDC_Device_ConfigureEndpoints+0x62>
							&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
	{
		status = false;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	73fb      	strb	r3, [r7, #15]
	}

	if (!(Endpoint_ConfigureEndpointTable(
						&CDCInterfaceInfo->Config.NotificationEndpoint, 1)))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	330c      	adds	r3, #12
							&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
	{
		status = false;
	}

	if (!(Endpoint_ConfigureEndpointTable(
 8002eee:	4618      	mov	r0, r3
 8002ef0:	2101      	movs	r1, #1
 8002ef2:	f000 fce7 	bl	80038c4 <Endpoint_ConfigureEndpointTable>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	f083 0301 	eor.w	r3, r3, #1
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <CDC_Device_ConfigureEndpoints+0x7e>
						&CDCInterfaceInfo->Config.NotificationEndpoint, 1)))
	{
		status = false;
 8002f02:	2300      	movs	r3, #0
 8002f04:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 8002f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3710      	adds	r7, #16
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <CDC_Device_USBTask>:

void CDC_Device_USBTask(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState == DEVICE_STATE_Configured) &&	(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS != 0))
 8002f18:	4b0c      	ldr	r3, [pc, #48]	; (8002f4c <CDC_Device_USBTask+0x3c>)
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	d110      	bne.n	8002f44 <CDC_Device_USBTask+0x34>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d00c      	beq.n	8002f44 <CDC_Device_USBTask+0x34>
	{
		#if !defined(NO_CLASS_DRIVER_AUTOFLUSH)
		Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f7ff fe30 	bl	8002b94 <Endpoint_SelectEndpoint>

		if (Endpoint_IsINReady())
 8002f34:	f7ff fe74 	bl	8002c20 <Endpoint_IsINReady>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d002      	beq.n	8002f44 <CDC_Device_USBTask+0x34>
		{
		  CDC_Device_Flush(CDCInterfaceInfo);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 f832 	bl	8002fa8 <CDC_Device_Flush>
		}
		#endif
	}
}
 8002f44:	3708      	adds	r7, #8
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	1ffe8bad 	.word	0x1ffe8bad

08002f50 <CDC_Device_SendString>:

uint8_t CDC_Device_SendString(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo, const char* const String)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
	uint8_t status = 0;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	73fb      	strb	r3, [r7, #15]
	if ((USB_DeviceState == DEVICE_STATE_Configured) &&	(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS != 0))
 8002f5e:	4b11      	ldr	r3, [pc, #68]	; (8002fa4 <CDC_Device_SendString+0x54>)
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	2b04      	cmp	r3, #4
 8002f66:	d115      	bne.n	8002f94 <CDC_Device_SendString+0x44>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d011      	beq.n	8002f94 <CDC_Device_SendString+0x44>
	{

		Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7ff fe0d 	bl	8002b94 <Endpoint_SelectEndpoint>
		status = Endpoint_Write_Stream_LE(String, strlen(String), NULL);
 8002f7a:	6838      	ldr	r0, [r7, #0]
 8002f7c:	f001 ff3f 	bl	8004dfe <strlen>
 8002f80:	4603      	mov	r3, r0
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	6838      	ldr	r0, [r7, #0]
 8002f86:	4619      	mov	r1, r3
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f000 f99d 	bl	80032c8 <Endpoint_Write_Stream_LE>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	73fb      	strb	r3, [r7, #15]
 8002f92:	e001      	b.n	8002f98 <CDC_Device_SendString+0x48>
	}
	else
	{
		status = ENDPOINT_RWSTREAM_DeviceDisconnected;
 8002f94:	2302      	movs	r3, #2
 8002f96:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 8002f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3710      	adds	r7, #16
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	1ffe8bad 	.word	0x1ffe8bad

08002fa8 <CDC_Device_Flush>:
	return status;

}

uint8_t CDC_Device_Flush(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	73fb      	strb	r3, [r7, #15]
	if ((USB_DeviceState == DEVICE_STATE_Configured) &&	(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS != 0))
 8002fb4:	4b0f      	ldr	r3, [pc, #60]	; (8002ff4 <CDC_Device_Flush+0x4c>)
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b04      	cmp	r3, #4
 8002fbc:	d112      	bne.n	8002fe4 <CDC_Device_Flush+0x3c>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00e      	beq.n	8002fe4 <CDC_Device_Flush+0x3c>
	{
		Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f7ff fde2 	bl	8002b94 <Endpoint_SelectEndpoint>

		if (Endpoint_BytesInEndpoint())
 8002fd0:	f7ff fe74 	bl	8002cbc <Endpoint_BytesInEndpoint>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <CDC_Device_Flush+0x36>
		{
			Endpoint_ClearIN();
 8002fda:	f000 fb17 	bl	800360c <Endpoint_ClearIN>
		}

		status = ENDPOINT_READYWAIT_NoError;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	73fb      	strb	r3, [r7, #15]
 8002fe2:	e001      	b.n	8002fe8 <CDC_Device_Flush+0x40>
	}
	else
	{
		status = ENDPOINT_RWSTREAM_DeviceDisconnected;
 8002fe4:	2302      	movs	r3, #2
 8002fe6:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 8002fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	1ffe8bad 	.word	0x1ffe8bad

08002ff8 <USBD_VCOM_Init>:
}


/*The function initializes the USB core layer and register USB event call backs. */
USBD_VCOM_STATUS_t USBD_VCOM_Init(USBD_VCOM_t *vcom_handle)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  USBD_VCOM_STATUS_t status = USBD_VCOM_STATUS_SUCCESS;
 8003000:	2300      	movs	r3, #0
 8003002:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
 8003004:	4b1f      	ldr	r3, [pc, #124]	; (8003084 <USBD_VCOM_Init+0x8c>)
 8003006:	2200      	movs	r2, #0
 8003008:	749a      	strb	r2, [r3, #18]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
 800300a:	4b1e      	ldr	r3, [pc, #120]	; (8003084 <USBD_VCOM_Init+0x8c>)
 800300c:	2282      	movs	r2, #130	; 0x82
 800300e:	701a      	strb	r2, [r3, #0]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
 8003010:	4b1c      	ldr	r3, [pc, #112]	; (8003084 <USBD_VCOM_Init+0x8c>)
 8003012:	2240      	movs	r2, #64	; 0x40
 8003014:	805a      	strh	r2, [r3, #2]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
 8003016:	4b1b      	ldr	r3, [pc, #108]	; (8003084 <USBD_VCOM_Init+0x8c>)
 8003018:	2202      	movs	r2, #2
 800301a:	711a      	strb	r2, [r3, #4]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Banks = 0U;
 800301c:	4b19      	ldr	r3, [pc, #100]	; (8003084 <USBD_VCOM_Init+0x8c>)
 800301e:	2200      	movs	r2, #0
 8003020:	715a      	strb	r2, [r3, #5]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
 8003022:	4b18      	ldr	r3, [pc, #96]	; (8003084 <USBD_VCOM_Init+0x8c>)
 8003024:	2203      	movs	r2, #3
 8003026:	719a      	strb	r2, [r3, #6]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Size = CDC_TXRX_EPSIZE;
 8003028:	4b16      	ldr	r3, [pc, #88]	; (8003084 <USBD_VCOM_Init+0x8c>)
 800302a:	2240      	movs	r2, #64	; 0x40
 800302c:	811a      	strh	r2, [r3, #8]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Type = (uint8_t)EP_TYPE_BULK;
 800302e:	4b15      	ldr	r3, [pc, #84]	; (8003084 <USBD_VCOM_Init+0x8c>)
 8003030:	2202      	movs	r2, #2
 8003032:	729a      	strb	r2, [r3, #10]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Banks = 0U;
 8003034:	4b13      	ldr	r3, [pc, #76]	; (8003084 <USBD_VCOM_Init+0x8c>)
 8003036:	2200      	movs	r2, #0
 8003038:	72da      	strb	r2, [r3, #11]
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Address = (ENDPOINT_DIR_IN | CDC_NOTIFICATION_EPNUM);
 800303a:	4b12      	ldr	r3, [pc, #72]	; (8003084 <USBD_VCOM_Init+0x8c>)
 800303c:	2281      	movs	r2, #129	; 0x81
 800303e:	731a      	strb	r2, [r3, #12]
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Size = CDC_NOTIFICATION_EPSIZE;
 8003040:	4b10      	ldr	r3, [pc, #64]	; (8003084 <USBD_VCOM_Init+0x8c>)
 8003042:	2208      	movs	r2, #8
 8003044:	81da      	strh	r2, [r3, #14]
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Type = (uint8_t)EP_TYPE_INTERRUPT;
 8003046:	4b0f      	ldr	r3, [pc, #60]	; (8003084 <USBD_VCOM_Init+0x8c>)
 8003048:	2203      	movs	r2, #3
 800304a:	741a      	strb	r2, [r3, #16]
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Banks = 0U;
 800304c:	4b0d      	ldr	r3, [pc, #52]	; (8003084 <USBD_VCOM_Init+0x8c>)
 800304e:	2200      	movs	r2, #0
 8003050:	745a      	strb	r2, [r3, #17]

  /*Register the required USB events*/
  if (USBD_VCOM_STATUS_SUCCESS == USBD_VCOM_Register_USBEvent_CB(&usbd_vcom_events))
 8003052:	480d      	ldr	r0, [pc, #52]	; (8003088 <USBD_VCOM_Init+0x90>)
 8003054:	f000 f854 	bl	8003100 <USBD_VCOM_Register_USBEvent_CB>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d10a      	bne.n	8003074 <USBD_VCOM_Init+0x7c>
  {
    if (USBD_VCOM_STATUS_SUCCESS != (USBD_VCOM_STATUS_t)USBD_Init(USBD_handle))
 800305e:	4b0b      	ldr	r3, [pc, #44]	; (800308c <USBD_VCOM_Init+0x94>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4618      	mov	r0, r3
 8003064:	f000 fd9c 	bl	8003ba0 <USBD_Init>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d004      	beq.n	8003078 <USBD_VCOM_Init+0x80>
    {
      status = USBD_VCOM_STATUS_FAILURE;
 800306e:	2301      	movs	r3, #1
 8003070:	73fb      	strb	r3, [r7, #15]
 8003072:	e001      	b.n	8003078 <USBD_VCOM_Init+0x80>
    }
  }
  else
  {
    status = USBD_VCOM_STATUS_FAILURE;
 8003074:	2301      	movs	r3, #1
 8003076:	73fb      	strb	r3, [r7, #15]
  }
  /*Remove the compilation warning*/
  (void)vcom_handle;

  return status;
 8003078:	7bfb      	ldrb	r3, [r7, #15]
}
 800307a:	4618      	mov	r0, r3
 800307c:	3710      	adds	r7, #16
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	1ffe8b8c 	.word	0x1ffe8b8c
 8003088:	1ffe8800 	.word	0x1ffe8800
 800308c:	1ffe884c 	.word	0x1ffe884c

08003090 <USBD_VCOM_IsEnumDone>:

/*The function check if the enumeration has been done already. */
uint32_t USBD_VCOM_IsEnumDone(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0
  return (uint32_t)(USBD_IsEnumDone() && (USB_DeviceState == (uint8_t)DEVICE_STATE_Configured));
 8003094:	f000 fe2e 	bl	8003cf4 <USBD_IsEnumDone>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d006      	beq.n	80030ac <USBD_VCOM_IsEnumDone+0x1c>
 800309e:	4b05      	ldr	r3, [pc, #20]	; (80030b4 <USBD_VCOM_IsEnumDone+0x24>)
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	2b04      	cmp	r3, #4
 80030a6:	d101      	bne.n	80030ac <USBD_VCOM_IsEnumDone+0x1c>
 80030a8:	2301      	movs	r3, #1
 80030aa:	e000      	b.n	80030ae <USBD_VCOM_IsEnumDone+0x1e>
 80030ac:	2300      	movs	r3, #0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	1ffe8bad 	.word	0x1ffe8bad

080030b8 <USBD_VCOM_SendString>:
  return status;
}

/* This function sends string data to the USB host. */
USBD_VCOM_STATUS_t USBD_VCOM_SendString(const int8_t* const data_string)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  USBD_VCOM_STATUS_t status = USBD_VCOM_STATUS_SUCCESS;
 80030c0:	2300      	movs	r3, #0
 80030c2:	73fb      	strb	r3, [r7, #15]

  if (data_string != NULL)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d011      	beq.n	80030ee <USBD_VCOM_SendString+0x36>
  {
    /* Send string to the host */
    if ((uint8_t)ENDPOINT_RWSTREAM_NoError != CDC_Device_SendString(&USBD_VCOM_cdc_interface, (const char*)data_string))
 80030ca:	480c      	ldr	r0, [pc, #48]	; (80030fc <USBD_VCOM_SendString+0x44>)
 80030cc:	6879      	ldr	r1, [r7, #4]
 80030ce:	f7ff ff3f 	bl	8002f50 <CDC_Device_SendString>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <USBD_VCOM_SendString+0x24>
    {
      status = USBD_VCOM_STATUS_CDC_ERROR;
 80030d8:	2306      	movs	r3, #6
 80030da:	73fb      	strb	r3, [r7, #15]
    }
    if ((uint8_t)ENDPOINT_READYWAIT_NoError != CDC_Device_Flush(&USBD_VCOM_cdc_interface))
 80030dc:	4807      	ldr	r0, [pc, #28]	; (80030fc <USBD_VCOM_SendString+0x44>)
 80030de:	f7ff ff63 	bl	8002fa8 <CDC_Device_Flush>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d004      	beq.n	80030f2 <USBD_VCOM_SendString+0x3a>
    {
      status = USBD_VCOM_STATUS_CDC_ERROR;
 80030e8:	2306      	movs	r3, #6
 80030ea:	73fb      	strb	r3, [r7, #15]
 80030ec:	e001      	b.n	80030f2 <USBD_VCOM_SendString+0x3a>
    }
  }
  else
  {
    status = USBD_VCOM_STATUS_CDC_ERROR;
 80030ee:	2306      	movs	r3, #6
 80030f0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80030f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3710      	adds	r7, #16
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	1ffe8b8c 	.word	0x1ffe8b8c

08003100 <USBD_VCOM_Register_USBEvent_CB>:
/**
 * Register the USB event call backs.
 * Call this API before calling USBD_Init
 **/
USBD_VCOM_STATUS_t USBD_VCOM_Register_USBEvent_CB(USBD_Event_CB_t *event_callback)
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  USBD_VCOM_STATUS_t status = USBD_VCOM_STATUS_SUCCESS;
 8003108:	2300      	movs	r3, #0
 800310a:	73fb      	strb	r3, [r7, #15]

  /*Register USB event call backs*/
  if (event_callback != NULL)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d03c      	beq.n	800318c <USBD_VCOM_Register_USBEvent_CB+0x8c>
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
 8003112:	4b23      	ldr	r3, [pc, #140]	; (80031a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	691b      	ldr	r3, [r3, #16]
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	6912      	ldr	r2, [r2, #16]
 800311c:	611a      	str	r2, [r3, #16]
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
 800311e:	4b20      	ldr	r3, [pc, #128]	; (80031a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	691b      	ldr	r3, [r3, #16]
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	6892      	ldr	r2, [r2, #8]
 8003128:	609a      	str	r2, [r3, #8]
    USBD_handle->event_cb->connect = event_callback->connect;
 800312a:	4b1d      	ldr	r3, [pc, #116]	; (80031a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	691b      	ldr	r3, [r3, #16]
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	6812      	ldr	r2, [r2, #0]
 8003134:	601a      	str	r2, [r3, #0]
    USBD_handle->event_cb->control_request = event_callback->control_request;
 8003136:	4b1a      	ldr	r3, [pc, #104]	; (80031a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	691b      	ldr	r3, [r3, #16]
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	68d2      	ldr	r2, [r2, #12]
 8003140:	60da      	str	r2, [r3, #12]
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
 8003142:	4b17      	ldr	r3, [pc, #92]	; (80031a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	691b      	ldr	r3, [r3, #16]
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	6852      	ldr	r2, [r2, #4]
 800314c:	605a      	str	r2, [r3, #4]
    USBD_handle->event_cb->get_descriptor = event_callback->get_descriptor;
 800314e:	4b14      	ldr	r3, [pc, #80]	; (80031a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	691b      	ldr	r3, [r3, #16]
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	6952      	ldr	r2, [r2, #20]
 8003158:	615a      	str	r2, [r3, #20]
    USBD_handle->event_cb->suspend = event_callback->suspend;
 800315a:	4b11      	ldr	r3, [pc, #68]	; (80031a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	69d2      	ldr	r2, [r2, #28]
 8003164:	61da      	str	r2, [r3, #28]
    USBD_handle->event_cb->wakeup = event_callback->wakeup;
 8003166:	4b0e      	ldr	r3, [pc, #56]	; (80031a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	6992      	ldr	r2, [r2, #24]
 8003170:	619a      	str	r2, [r3, #24]
    USBD_handle->event_cb->start_of_frame = event_callback->start_of_frame;
 8003172:	4b0b      	ldr	r3, [pc, #44]	; (80031a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	691b      	ldr	r3, [r3, #16]
 8003178:	687a      	ldr	r2, [r7, #4]
 800317a:	6a12      	ldr	r2, [r2, #32]
 800317c:	621a      	str	r2, [r3, #32]
    USBD_handle->event_cb->reset = event_callback->reset;
 800317e:	4b08      	ldr	r3, [pc, #32]	; (80031a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	691b      	ldr	r3, [r3, #16]
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003188:	625a      	str	r2, [r3, #36]	; 0x24
 800318a:	e001      	b.n	8003190 <USBD_VCOM_Register_USBEvent_CB+0x90>
  }
  else
  {
    status = USBD_VCOM_STATUS_FAILURE;
 800318c:	2301      	movs	r3, #1
 800318e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8003190:	7bfb      	ldrb	r3, [r7, #15]

}
 8003192:	4618      	mov	r0, r3
 8003194:	3714      	adds	r7, #20
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	1ffe884c 	.word	0x1ffe884c

080031a4 <USBD_VCOM_Event_ConfigurationChanged>:

/* Event handler for the USB Configuration Changed event. */
void USBD_VCOM_Event_ConfigurationChanged(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	af00      	add	r7, sp, #0
  USBD_SetEndpointBuffer(((uint8_t)CDC_IN_EP_MASK|(uint8_t)CDC_NOTIFICATION_EPNUM), notification_ep_buf, 
 80031a8:	2081      	movs	r0, #129	; 0x81
 80031aa:	490f      	ldr	r1, [pc, #60]	; (80031e8 <USBD_VCOM_Event_ConfigurationChanged+0x44>)
 80031ac:	2240      	movs	r2, #64	; 0x40
 80031ae:	f000 fdad 	bl	8003d0c <USBD_SetEndpointBuffer>
  (uint16_t)USB_FS_MAXPKT_SIZE);
  USBD_SetEndpointBuffer(((uint8_t)CDC_IN_EP_MASK|(uint8_t)CDC_TX_EPNUM), tx_ep_buf, (uint16_t)USB_FS_MAXPKT_SIZE);
 80031b2:	2082      	movs	r0, #130	; 0x82
 80031b4:	490d      	ldr	r1, [pc, #52]	; (80031ec <USBD_VCOM_Event_ConfigurationChanged+0x48>)
 80031b6:	2240      	movs	r2, #64	; 0x40
 80031b8:	f000 fda8 	bl	8003d0c <USBD_SetEndpointBuffer>
  USBD_SetEndpointBuffer((CDC_RX_EPNUM), rx_ep_buf, (uint16_t)USB_FS_MAXPKT_SIZE);
 80031bc:	2003      	movs	r0, #3
 80031be:	490c      	ldr	r1, [pc, #48]	; (80031f0 <USBD_VCOM_Event_ConfigurationChanged+0x4c>)
 80031c0:	2240      	movs	r2, #64	; 0x40
 80031c2:	f000 fda3 	bl	8003d0c <USBD_SetEndpointBuffer>
  if (true == CDC_Device_ConfigureEndpoints(&USBD_VCOM_cdc_interface))
 80031c6:	480b      	ldr	r0, [pc, #44]	; (80031f4 <USBD_VCOM_Event_ConfigurationChanged+0x50>)
 80031c8:	f7ff fe5e 	bl	8002e88 <CDC_Device_ConfigureEndpoints>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d009      	beq.n	80031e6 <USBD_VCOM_Event_ConfigurationChanged+0x42>
  {
    device.IsConfigured = 1U;
 80031d2:	4a09      	ldr	r2, [pc, #36]	; (80031f8 <USBD_VCOM_Event_ConfigurationChanged+0x54>)
 80031d4:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 80031d8:	f043 0301 	orr.w	r3, r3, #1
 80031dc:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
    USB_DeviceState = (uint8_t)DEVICE_STATE_Configured;
 80031e0:	4b06      	ldr	r3, [pc, #24]	; (80031fc <USBD_VCOM_Event_ConfigurationChanged+0x58>)
 80031e2:	2204      	movs	r2, #4
 80031e4:	701a      	strb	r2, [r3, #0]
  }
}
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	1ffe8b0c 	.word	0x1ffe8b0c
 80031ec:	1ffe8ac8 	.word	0x1ffe8ac8
 80031f0:	1ffe8b4c 	.word	0x1ffe8b4c
 80031f4:	1ffe8b8c 	.word	0x1ffe8b8c
 80031f8:	1ffe8db8 	.word	0x1ffe8db8
 80031fc:	1ffe8bad 	.word	0x1ffe8bad

08003200 <USBD_VCOM_Event_ControlRequest>:

/* Event handler for the USB Control Request reception event. */
void USBD_VCOM_Event_ControlRequest(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
  CDC_Device_ProcessControlRequest(&USBD_VCOM_cdc_interface);
 8003204:	4801      	ldr	r0, [pc, #4]	; (800320c <USBD_VCOM_Event_ControlRequest+0xc>)
 8003206:	f7ff fd7d 	bl	8002d04 <CDC_Device_ProcessControlRequest>
}
 800320a:	bd80      	pop	{r7, pc}
 800320c:	1ffe8b8c 	.word	0x1ffe8b8c

08003210 <USBD_VCOM_Event_Reset>:

/* Event handler for the USB reset event. */
void USBD_VCOM_Event_Reset(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
  /*For self powered devices, reinitialize USB*/
  if (device.IsConfigured)
 8003214:	4b0c      	ldr	r3, [pc, #48]	; (8003248 <USBD_VCOM_Event_Reset+0x38>)
 8003216:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	b2db      	uxtb	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	d010      	beq.n	8003246 <USBD_VCOM_Event_Reset+0x36>
  {
    device.IsConfigured = 0U;
 8003224:	4a08      	ldr	r2, [pc, #32]	; (8003248 <USBD_VCOM_Event_Reset+0x38>)
 8003226:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 800322a:	f36f 0300 	bfc	r3, #0, #1
 800322e:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
    if (USBD_VCOM_STATUS_SUCCESS == USBD_VCOM_Init(USBD_VCOM_handle))
 8003232:	4b06      	ldr	r3, [pc, #24]	; (800324c <USBD_VCOM_Event_Reset+0x3c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff fede 	bl	8002ff8 <USBD_VCOM_Init>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d101      	bne.n	8003246 <USBD_VCOM_Event_Reset+0x36>
    {
      if (USBD_VCOM_STATUS_SUCCESS != USBD_VCOM_Connect())
 8003242:	f000 f831 	bl	80032a8 <USBD_VCOM_Connect>
      {
      }
    }
  }
}
 8003246:	bd80      	pop	{r7, pc}
 8003248:	1ffe8db8 	.word	0x1ffe8db8
 800324c:	1ffe8834 	.word	0x1ffe8834

08003250 <USBD_VCOM_CDCClass_Event_LineEncodingChanged>:
/*CDC class driver event for a line encoding change on a CDC interface. This event fires each time the host
 * requests a line encoding change (containing the serial parity, baud and other configuration information). The new
 * line encoding settings are available in the LineEncoding structure inside the CDC interface structure passed
 * as a parameter.*/
void USBD_VCOM_CDCClass_Event_LineEncodingChanged(USB_ClassInfo_CDC_Device_t* const cdc_interface_info)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  /*set here the global volatile flag(which can be polled from the top level application) to indicate
   * the event. */
  cdc_event_flags.line_encoding_event_flag = 1U;
 8003258:	4b03      	ldr	r3, [pc, #12]	; (8003268 <USBD_VCOM_CDCClass_Event_LineEncodingChanged+0x18>)
 800325a:	2201      	movs	r2, #1
 800325c:	701a      	strb	r2, [r3, #0]
  (void)cdc_interface_info;

}
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr
 8003268:	1ffe8b08 	.word	0x1ffe8b08

0800326c <USBD_VCOM_CDCClass_Event_ControlLineStateChanged>:
/*CDC class driver event for a control line state change on a CDC interface. This event fires
 * each time the host requests a control line state change (containing the virtual serial control
 * line states, such as DTR).The new control line states are available in the ControlLineStates.HostToDevice
 * value inside the CDC interface structure passed as a parameter. */
void USBD_VCOM_CDCClass_Event_ControlLineStateChanged(USB_ClassInfo_CDC_Device_t* const cdc_interface_info)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  /*set here the global volatile flag(which can be polled from the top level application) to indicate the event */
  cdc_event_flags.control_line_state_change_event_flag = 1U;
 8003274:	4b03      	ldr	r3, [pc, #12]	; (8003284 <USBD_VCOM_CDCClass_Event_ControlLineStateChanged+0x18>)
 8003276:	2201      	movs	r2, #1
 8003278:	705a      	strb	r2, [r3, #1]
  (void)cdc_interface_info;

}
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr
 8003284:	1ffe8b08 	.word	0x1ffe8b08

08003288 <USBD_VCOM_CDCClass_Event_BreakSent>:

/*CDC class driver event for a send break request sent to the device from the host.
 * This is generally used to separate data or to indicate a special condition to the receiving device.*/
void USBD_VCOM_CDCClass_Event_BreakSent(USB_ClassInfo_CDC_Device_t* const cdc_interface_info,	const uint8_t duration)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	460b      	mov	r3, r1
 8003292:	70fb      	strb	r3, [r7, #3]
  /*set here the global volatile flag(which can be polled from the top level application) to indicate the event */
  cdc_event_flags.break_event_flag = 1U;
 8003294:	4b03      	ldr	r3, [pc, #12]	; (80032a4 <USBD_VCOM_CDCClass_Event_BreakSent+0x1c>)
 8003296:	2201      	movs	r2, #1
 8003298:	709a      	strb	r2, [r3, #2]
  (void)cdc_interface_info;
  (void)duration;

}
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr
 80032a4:	1ffe8b08 	.word	0x1ffe8b08

080032a8 <USBD_VCOM_Connect>:

/*The API to connect the VCOM device to USB host*/
USBD_VCOM_STATUS_t USBD_VCOM_Connect(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	af00      	add	r7, sp, #0
  return (USBD_VCOM_STATUS_t)USBD_Connect();
 80032ac:	f000 fd0a 	bl	8003cc4 <USBD_Connect>
 80032b0:	4603      	mov	r3, r0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop

080032b8 <USBD_VCOM_Disconnect>:

/*The API to disconnect the VCOM device from USB host*/
USBD_VCOM_STATUS_t USBD_VCOM_Disconnect(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  return (USBD_VCOM_STATUS_t)USBD_Disconnect();
 80032bc:	f000 fd0e 	bl	8003cdc <USBD_Disconnect>
 80032c0:	4603      	mov	r3, r0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop

080032c8 <Endpoint_Write_Stream_LE>:
/*Flag to indicate the zlp to be sent or not*/
volatile uint8_t zlp_flag = 0;

uint8_t Endpoint_Write_Stream_LE (const void *const Buffer, uint16_t Length,
											uint16_t *const BytesProcessed)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b088      	sub	sp, #32
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	460b      	mov	r3, r1
 80032d2:	607a      	str	r2, [r7, #4]
 80032d4:	817b      	strh	r3, [r7, #10]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 80032d6:	4b3e      	ldr	r3, [pc, #248]	; (80033d0 <Endpoint_Write_Stream_LE+0x108>)
 80032d8:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80032dc:	461a      	mov	r2, r3
 80032de:	232c      	movs	r3, #44	; 0x2c
 80032e0:	fb03 f302 	mul.w	r3, r3, r2
 80032e4:	4a3a      	ldr	r2, [pc, #232]	; (80033d0 <Endpoint_Write_Stream_LE+0x108>)
 80032e6:	4413      	add	r3, r2
 80032e8:	3304      	adds	r3, #4
 80032ea:	61bb      	str	r3, [r7, #24]
	uint16_t Bytes = 0;
 80032ec:	2300      	movs	r3, #0
 80032ee:	83fb      	strh	r3, [r7, #30]
	uint16_t BytesTransfered = 0;
 80032f0:	2300      	movs	r3, #0
 80032f2:	83bb      	strh	r3, [r7, #28]
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) 
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d007      	beq.n	800330a <Endpoint_Write_Stream_LE+0x42>
	{
		Length -= *BytesProcessed;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	881b      	ldrh	r3, [r3, #0]
 80032fe:	897a      	ldrh	r2, [r7, #10]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	817b      	strh	r3, [r7, #10]
		BytesTransfered = *BytesProcessed;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	881b      	ldrh	r3, [r3, #0]
 8003308:	83bb      	strh	r3, [r7, #28]
	}

	while (Length) 
 800330a:	e058      	b.n	80033be <Endpoint_Write_Stream_LE+0xf6>
	{
		if (ep->InInUse)
 800330c:	69bb      	ldr	r3, [r7, #24]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	091b      	lsrs	r3, r3, #4
 8003312:	f003 0301 	and.w	r3, r3, #1
 8003316:	b2db      	uxtb	r3, r3
 8003318:	2b00      	cmp	r3, #0
 800331a:	d000      	beq.n	800331e <Endpoint_Write_Stream_LE+0x56>
		{
			continue;
 800331c:	e04f      	b.n	80033be <Endpoint_Write_Stream_LE+0xf6>
		}
		if (Endpoint_IsReadWriteAllowed()) 
 800331e:	f000 f9c7 	bl	80036b0 <Endpoint_IsReadWriteAllowed>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d02f      	beq.n	8003388 <Endpoint_Write_Stream_LE+0xc0>
		{
			if((ep->InBufferLength - ep->InBytesAvailable)  > Length)
 8003328:	69bb      	ldr	r3, [r7, #24]
 800332a:	6a1a      	ldr	r2, [r3, #32]
 800332c:	69bb      	ldr	r3, [r7, #24]
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	1ad2      	subs	r2, r2, r3
 8003332:	897b      	ldrh	r3, [r7, #10]
 8003334:	429a      	cmp	r2, r3
 8003336:	d902      	bls.n	800333e <Endpoint_Write_Stream_LE+0x76>
			{
				Bytes = Length;
 8003338:	897b      	ldrh	r3, [r7, #10]
 800333a:	83fb      	strh	r3, [r7, #30]
 800333c:	e007      	b.n	800334e <Endpoint_Write_Stream_LE+0x86>
			}
			else
			{
				Bytes = (ep->InBufferLength - ep->InBytesAvailable);
 800333e:	69bb      	ldr	r3, [r7, #24]
 8003340:	6a1b      	ldr	r3, [r3, #32]
 8003342:	b29a      	uxth	r2, r3
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	b29b      	uxth	r3, r3
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	83fb      	strh	r3, [r7, #30]
			}
			memcpy(ep->InBuffer + ep->InBytesAvailable,(uint8_t*)Buffer + BytesTransfered,Bytes);
 800334e:	69bb      	ldr	r3, [r7, #24]
 8003350:	69da      	ldr	r2, [r3, #28]
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	18d1      	adds	r1, r2, r3
 8003358:	8bbb      	ldrh	r3, [r7, #28]
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	441a      	add	r2, r3
 800335e:	8bfb      	ldrh	r3, [r7, #30]
 8003360:	4608      	mov	r0, r1
 8003362:	4611      	mov	r1, r2
 8003364:	461a      	mov	r2, r3
 8003366:	f001 fd37 	bl	8004dd8 <memcpy>
			ep->InBytesAvailable += Bytes;
 800336a:	69bb      	ldr	r3, [r7, #24]
 800336c:	699a      	ldr	r2, [r3, #24]
 800336e:	8bfb      	ldrh	r3, [r7, #30]
 8003370:	441a      	add	r2, r3
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	619a      	str	r2, [r3, #24]
			BytesTransfered += Bytes;
 8003376:	8bba      	ldrh	r2, [r7, #28]
 8003378:	8bfb      	ldrh	r3, [r7, #30]
 800337a:	4413      	add	r3, r2
 800337c:	83bb      	strh	r3, [r7, #28]
			Length -= Bytes;
 800337e:	897a      	ldrh	r2, [r7, #10]
 8003380:	8bfb      	ldrh	r3, [r7, #30]
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	817b      	strh	r3, [r7, #10]
 8003386:	e01a      	b.n	80033be <Endpoint_Write_Stream_LE+0xf6>
		}
		else 
		{
			Endpoint_ClearIN();
 8003388:	f000 f940 	bl	800360c <Endpoint_ClearIN>
			if(Length < ep->MaxPacketSize)
 800338c:	897b      	ldrh	r3, [r7, #10]
 800338e:	69ba      	ldr	r2, [r7, #24]
 8003390:	8892      	ldrh	r2, [r2, #4]
 8003392:	f3c2 1286 	ubfx	r2, r2, #6, #7
 8003396:	b2d2      	uxtb	r2, r2
 8003398:	4293      	cmp	r3, r2
 800339a:	da07      	bge.n	80033ac <Endpoint_Write_Stream_LE+0xe4>
			{
				if (BytesProcessed!=NULL) 
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d004      	beq.n	80033ac <Endpoint_Write_Stream_LE+0xe4>
				{
					*BytesProcessed = BytesTransfered;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	8bba      	ldrh	r2, [r7, #28]
 80033a6:	801a      	strh	r2, [r3, #0]
					return ENDPOINT_RWSTREAM_IncompleteTransfer;
 80033a8:	2305      	movs	r3, #5
 80033aa:	e00c      	b.n	80033c6 <Endpoint_Write_Stream_LE+0xfe>
				}
			}

			ErrorCode = Endpoint_WaitUntilReady();
 80033ac:	f000 f8e6 	bl	800357c <Endpoint_WaitUntilReady>
 80033b0:	4603      	mov	r3, r0
 80033b2:	75fb      	strb	r3, [r7, #23]
			if (ErrorCode) 
 80033b4:	7dfb      	ldrb	r3, [r7, #23]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <Endpoint_Write_Stream_LE+0xf6>
			{
				return ErrorCode;
 80033ba:	7dfb      	ldrb	r3, [r7, #23]
 80033bc:	e003      	b.n	80033c6 <Endpoint_Write_Stream_LE+0xfe>
	{
		Length -= *BytesProcessed;
		BytesTransfered = *BytesProcessed;
	}

	while (Length) 
 80033be:	897b      	ldrh	r3, [r7, #10]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d1a3      	bne.n	800330c <Endpoint_Write_Stream_LE+0x44>
				return ErrorCode;
			}
		}
	}
	
	return ENDPOINT_RWSTREAM_NoError;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3720      	adds	r7, #32
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	1ffe8db8 	.word	0x1ffe8db8

080033d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	4603      	mov	r3, r0
 80033dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	db0b      	blt.n	80033fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033e6:	4908      	ldr	r1, [pc, #32]	; (8003408 <__NVIC_EnableIRQ+0x34>)
 80033e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ec:	095b      	lsrs	r3, r3, #5
 80033ee:	79fa      	ldrb	r2, [r7, #7]
 80033f0:	f002 021f 	and.w	r2, r2, #31
 80033f4:	2001      	movs	r0, #1
 80033f6:	fa00 f202 	lsl.w	r2, r0, r2
 80033fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	e000e100 	.word	0xe000e100

0800340c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	4603      	mov	r3, r0
 8003414:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341a:	2b00      	cmp	r3, #0
 800341c:	db10      	blt.n	8003440 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800341e:	490b      	ldr	r1, [pc, #44]	; (800344c <__NVIC_DisableIRQ+0x40>)
 8003420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003424:	095b      	lsrs	r3, r3, #5
 8003426:	79fa      	ldrb	r2, [r7, #7]
 8003428:	f002 021f 	and.w	r2, r2, #31
 800342c:	2001      	movs	r0, #1
 800342e:	fa00 f202 	lsl.w	r2, r0, r2
 8003432:	3320      	adds	r3, #32
 8003434:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003438:	f3bf 8f4f 	dsb	sy
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800343c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8003440:	370c      	adds	r7, #12
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop
 800344c:	e000e100 	.word	0xe000e100

08003450 <Endpoint_IsINReady>:
	 *  \return Boolean \c true if the current endpoint is ready for an IN
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsINReady(void);
	static inline bool Endpoint_IsINReady(void)
	{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8003456:	4b13      	ldr	r3, [pc, #76]	; (80034a4 <Endpoint_IsINReady+0x54>)
 8003458:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800345c:	461a      	mov	r2, r3
 800345e:	232c      	movs	r3, #44	; 0x2c
 8003460:	fb03 f302 	mul.w	r3, r3, r2
 8003464:	4a0f      	ldr	r2, [pc, #60]	; (80034a4 <Endpoint_IsINReady+0x54>)
 8003466:	4413      	add	r3, r2
 8003468:	3304      	adds	r3, #4
 800346a:	607b      	str	r3, [r7, #4]
		return ep->InInUse == 0 && ep->IsEnabled;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	091b      	lsrs	r3, r3, #4
 8003472:	f003 0301 	and.w	r3, r3, #1
 8003476:	b2db      	uxtb	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	d109      	bne.n	8003490 <Endpoint_IsINReady+0x40>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	085b      	lsrs	r3, r3, #1
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	b2db      	uxtb	r3, r3
 8003488:	2b00      	cmp	r3, #0
 800348a:	d001      	beq.n	8003490 <Endpoint_IsINReady+0x40>
 800348c:	2301      	movs	r3, #1
 800348e:	e000      	b.n	8003492 <Endpoint_IsINReady+0x42>
 8003490:	2300      	movs	r3, #0
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	b2db      	uxtb	r3, r3
	}
 8003498:	4618      	mov	r0, r3
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr
 80034a4:	1ffe8db8 	.word	0x1ffe8db8

080034a8 <Endpoint_IsOUTReceived>:
	 *  \return Boolean \c true if current endpoint is has received an OUT
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsOUTReceived(void);
	static inline bool Endpoint_IsOUTReceived(void)
	{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80034ae:	4b0e      	ldr	r3, [pc, #56]	; (80034e8 <Endpoint_IsOUTReceived+0x40>)
 80034b0:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80034b4:	461a      	mov	r2, r3
 80034b6:	232c      	movs	r3, #44	; 0x2c
 80034b8:	fb03 f302 	mul.w	r3, r3, r2
 80034bc:	4a0a      	ldr	r2, [pc, #40]	; (80034e8 <Endpoint_IsOUTReceived+0x40>)
 80034be:	4413      	add	r3, r2
 80034c0:	3304      	adds	r3, #4
 80034c2:	607b      	str	r3, [r7, #4]
		return ep->IsOutRecieved;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	095b      	lsrs	r3, r3, #5
 80034ca:	f003 0301 	and.w	r3, r3, #1
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	bf14      	ite	ne
 80034d4:	2301      	movne	r3, #1
 80034d6:	2300      	moveq	r3, #0
 80034d8:	b2db      	uxtb	r3, r3
	}
 80034da:	4618      	mov	r0, r3
 80034dc:	370c      	adds	r7, #12
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	1ffe8db8 	.word	0x1ffe8db8

080034ec <Endpoint_GetEndpointDirection>:
	 *  \return The currently selected endpoint's direction, as a
	 *  \c ENDPOINT_DIR_* mask.
	 */
	static inline uint8_t Endpoint_GetEndpointDirection(void);
	static inline uint8_t Endpoint_GetEndpointDirection(void)
	{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80034f2:	4b0b      	ldr	r3, [pc, #44]	; (8003520 <Endpoint_GetEndpointDirection+0x34>)
 80034f4:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80034f8:	461a      	mov	r2, r3
 80034fa:	232c      	movs	r3, #44	; 0x2c
 80034fc:	fb03 f302 	mul.w	r3, r3, r2
 8003500:	4a07      	ldr	r2, [pc, #28]	; (8003520 <Endpoint_GetEndpointDirection+0x34>)
 8003502:	4413      	add	r3, r2
 8003504:	3304      	adds	r3, #4
 8003506:	607b      	str	r3, [r7, #4]
		return ep->Address & ENDPOINT_DIR_MASK;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003510:	b2db      	uxtb	r3, r3
	}
 8003512:	4618      	mov	r0, r3
 8003514:	370c      	adds	r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	1ffe8db8 	.word	0x1ffe8db8

08003524 <Endpoint_IsStalled>:
	 *  \return Boolean \c true if the currently selected endpoint is stalled,
	 *  \c false otherwise.
	 */
	static inline bool Endpoint_IsStalled(void);
	static inline bool Endpoint_IsStalled(void)
	{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
		bool status = false;
 800352a:	2300      	movs	r3, #0
 800352c:	71fb      	strb	r3, [r7, #7]
		if(device.Endpoints[device.CurrentEndpoint].IsHalted == 1)
 800352e:	4b0c      	ldr	r3, [pc, #48]	; (8003560 <Endpoint_IsStalled+0x3c>)
 8003530:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003534:	4619      	mov	r1, r3
 8003536:	4a0a      	ldr	r2, [pc, #40]	; (8003560 <Endpoint_IsStalled+0x3c>)
 8003538:	232c      	movs	r3, #44	; 0x2c
 800353a:	fb03 f301 	mul.w	r3, r3, r1
 800353e:	4413      	add	r3, r2
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	089b      	lsrs	r3, r3, #2
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	b2db      	uxtb	r3, r3
 800354a:	2b01      	cmp	r3, #1
 800354c:	d101      	bne.n	8003552 <Endpoint_IsStalled+0x2e>
		{
			status = true;
 800354e:	2301      	movs	r3, #1
 8003550:	71fb      	strb	r3, [r7, #7]
		}
		return status;
 8003552:	79fb      	ldrb	r3, [r7, #7]
	}
 8003554:	4618      	mov	r0, r3
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr
 8003560:	1ffe8db8 	.word	0x1ffe8db8

08003564 <USB_Device_GetFrameNumber>:
 *  the frame number is incremented by one.
 *
 *  \return Current USB frame number from the USB controller.
 */
static inline uint16_t USB_Device_GetFrameNumber(void);
static inline uint16_t USB_Device_GetFrameNumber() {
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
	return device.Driver->GetFrameNumber();
 8003568:	4b03      	ldr	r3, [pc, #12]	; (8003578 <USB_Device_GetFrameNumber+0x14>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800356e:	4798      	blx	r3
 8003570:	4603      	mov	r3, r0
}
 8003572:	4618      	mov	r0, r3
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	1ffe8db8 	.word	0x1ffe8db8

0800357c <Endpoint_WaitUntilReady>:

#define USB_STREAM_TIMEOUT_MS 100


uint8_t Endpoint_WaitUntilReady(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
	#if (USB_STREAM_TIMEOUT_MS < 0xFF)
	uint8_t  TimeoutMSRem = USB_STREAM_TIMEOUT_MS;
 8003582:	2364      	movs	r3, #100	; 0x64
 8003584:	71fb      	strb	r3, [r7, #7]
	#else
	uint16_t TimeoutMSRem = USB_STREAM_TIMEOUT_MS;
	#endif

	uint16_t PreviousFrameNumber = USB_Device_GetFrameNumber();
 8003586:	f7ff ffed 	bl	8003564 <USB_Device_GetFrameNumber>
 800358a:	4603      	mov	r3, r0
 800358c:	80bb      	strh	r3, [r7, #4]

	for (;;)
	{
		if (Endpoint_GetEndpointDirection() == ENDPOINT_DIR_IN)
 800358e:	f7ff ffad 	bl	80034ec <Endpoint_GetEndpointDirection>
 8003592:	4603      	mov	r3, r0
 8003594:	2b80      	cmp	r3, #128	; 0x80
 8003596:	d106      	bne.n	80035a6 <Endpoint_WaitUntilReady+0x2a>
		{
			if (Endpoint_IsINReady())
 8003598:	f7ff ff5a 	bl	8003450 <Endpoint_IsINReady>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d008      	beq.n	80035b4 <Endpoint_WaitUntilReady+0x38>
			{
			  return ENDPOINT_READYWAIT_NoError;
 80035a2:	2300      	movs	r3, #0
 80035a4:	e02c      	b.n	8003600 <Endpoint_WaitUntilReady+0x84>
			}
		}
		else
		{
			if (Endpoint_IsOUTReceived())
 80035a6:	f7ff ff7f 	bl	80034a8 <Endpoint_IsOUTReceived>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d001      	beq.n	80035b4 <Endpoint_WaitUntilReady+0x38>
			{
			  return ENDPOINT_READYWAIT_NoError;
 80035b0:	2300      	movs	r3, #0
 80035b2:	e025      	b.n	8003600 <Endpoint_WaitUntilReady+0x84>
			}
		}

		uint8_t USB_DeviceState_LCL = USB_DeviceState;
 80035b4:	4b14      	ldr	r3, [pc, #80]	; (8003608 <Endpoint_WaitUntilReady+0x8c>)
 80035b6:	781b      	ldrb	r3, [r3, #0]
 80035b8:	70fb      	strb	r3, [r7, #3]

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
 80035ba:	78fb      	ldrb	r3, [r7, #3]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <Endpoint_WaitUntilReady+0x48>
		{
		  return ENDPOINT_READYWAIT_DeviceDisconnected;
 80035c0:	2302      	movs	r3, #2
 80035c2:	e01d      	b.n	8003600 <Endpoint_WaitUntilReady+0x84>
		}
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
 80035c4:	78fb      	ldrb	r3, [r7, #3]
 80035c6:	2b05      	cmp	r3, #5
 80035c8:	d101      	bne.n	80035ce <Endpoint_WaitUntilReady+0x52>
		{
		  return ENDPOINT_READYWAIT_BusSuspended;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e018      	b.n	8003600 <Endpoint_WaitUntilReady+0x84>
		}
		else if (Endpoint_IsStalled())
 80035ce:	f7ff ffa9 	bl	8003524 <Endpoint_IsStalled>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <Endpoint_WaitUntilReady+0x60>
		{
		  return ENDPOINT_READYWAIT_EndpointStalled;
 80035d8:	2301      	movs	r3, #1
 80035da:	e011      	b.n	8003600 <Endpoint_WaitUntilReady+0x84>
		}

		uint16_t CurrentFrameNumber = USB_Device_GetFrameNumber();
 80035dc:	f7ff ffc2 	bl	8003564 <USB_Device_GetFrameNumber>
 80035e0:	4603      	mov	r3, r0
 80035e2:	803b      	strh	r3, [r7, #0]

		if (CurrentFrameNumber != PreviousFrameNumber)
 80035e4:	883a      	ldrh	r2, [r7, #0]
 80035e6:	88bb      	ldrh	r3, [r7, #4]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d008      	beq.n	80035fe <Endpoint_WaitUntilReady+0x82>
		{
			PreviousFrameNumber = CurrentFrameNumber;
 80035ec:	883b      	ldrh	r3, [r7, #0]
 80035ee:	80bb      	strh	r3, [r7, #4]

			if (!(TimeoutMSRem--))
 80035f0:	79fb      	ldrb	r3, [r7, #7]
 80035f2:	1e5a      	subs	r2, r3, #1
 80035f4:	71fa      	strb	r2, [r7, #7]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <Endpoint_WaitUntilReady+0x82>
			{
			  return ENDPOINT_READYWAIT_Timeout;
 80035fa:	2304      	movs	r3, #4
 80035fc:	e000      	b.n	8003600 <Endpoint_WaitUntilReady+0x84>
			}
		}
	}
 80035fe:	e7c6      	b.n	800358e <Endpoint_WaitUntilReady+0x12>
}
 8003600:	4618      	mov	r0, r3
 8003602:	3708      	adds	r7, #8
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}
 8003608:	1ffe8bad 	.word	0x1ffe8bad

0800360c <Endpoint_ClearIN>:
		device.Driver->EndpointReadStart(ep->Address,ep->OutBufferLength);
	}
}

void Endpoint_ClearIN(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8003612:	4b26      	ldr	r3, [pc, #152]	; (80036ac <Endpoint_ClearIN+0xa0>)
 8003614:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003618:	461a      	mov	r2, r3
 800361a:	232c      	movs	r3, #44	; 0x2c
 800361c:	fb03 f302 	mul.w	r3, r3, r2
 8003620:	4a22      	ldr	r2, [pc, #136]	; (80036ac <Endpoint_ClearIN+0xa0>)
 8003622:	4413      	add	r3, r2
 8003624:	3304      	adds	r3, #4
 8003626:	607b      	str	r3, [r7, #4]
	int32_t data_count;
	/* don't clear if in use or not enabled */
	if (ep->InInUse == 1 || ep->IsEnabled == 0)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	091b      	lsrs	r3, r3, #4
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	b2db      	uxtb	r3, r3
 8003634:	2b01      	cmp	r3, #1
 8003636:	d007      	beq.n	8003648 <Endpoint_ClearIN+0x3c>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	085b      	lsrs	r3, r3, #1
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	b2db      	uxtb	r3, r3
 8003644:	2b00      	cmp	r3, #0
 8003646:	d100      	bne.n	800364a <Endpoint_ClearIN+0x3e>
		return;
 8003648:	e02c      	b.n	80036a4 <Endpoint_ClearIN+0x98>
	ep->InInUse = true;
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	8893      	ldrh	r3, [r2, #4]
 800364e:	f043 0310 	orr.w	r3, r3, #16
 8003652:	8093      	strh	r3, [r2, #4]
	/* store transfer information to loop over, if underlying is smaller */
	ep->InDataBuffer = ep->InBuffer;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	69da      	ldr	r2, [r3, #28]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	629a      	str	r2, [r3, #40]	; 0x28
	ep->InDataLeft = ep->InBytesAvailable;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	699a      	ldr	r2, [r3, #24]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	625a      	str	r2, [r3, #36]	; 0x24
	ep->InBytesAvailable = 0;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	619a      	str	r2, [r3, #24]
	/* make next 3 operations atomic. Do not get interrupted.*/
	NVIC_DisableIRQ(USB0_0_IRQn);
 800366a:	206b      	movs	r0, #107	; 0x6b
 800366c:	f7ff fece 	bl	800340c <__NVIC_DisableIRQ>
	data_count = device.Driver->EndpointWrite(ep->Address,
 8003670:	4b0e      	ldr	r3, [pc, #56]	; (80036ac <Endpoint_ClearIN+0xa0>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	7810      	ldrb	r0, [r2, #0]
			ep->InDataBuffer,ep->InDataLeft);
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	6a91      	ldr	r1, [r2, #40]	; 0x28
	ep->InDataBuffer = ep->InBuffer;
	ep->InDataLeft = ep->InBytesAvailable;
	ep->InBytesAvailable = 0;
	/* make next 3 operations atomic. Do not get interrupted.*/
	NVIC_DisableIRQ(USB0_0_IRQn);
	data_count = device.Driver->EndpointWrite(ep->Address,
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003682:	4798      	blx	r3
 8003684:	6038      	str	r0, [r7, #0]
			ep->InDataBuffer,ep->InDataLeft);
	ep->InDataBuffer += data_count;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	441a      	add	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	629a      	str	r2, [r3, #40]	; 0x28
	ep->InDataLeft -= data_count;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	1ad2      	subs	r2, r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	625a      	str	r2, [r3, #36]	; 0x24
	NVIC_EnableIRQ(USB0_0_IRQn);
 800369e:	206b      	movs	r0, #107	; 0x6b
 80036a0:	f7ff fe98 	bl	80033d4 <__NVIC_EnableIRQ>

}
 80036a4:	3708      	adds	r7, #8
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	1ffe8db8 	.word	0x1ffe8db8

080036b0 <Endpoint_IsReadWriteAllowed>:

bool Endpoint_IsReadWriteAllowed() {
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 80036b6:	4b16      	ldr	r3, [pc, #88]	; (8003710 <Endpoint_IsReadWriteAllowed+0x60>)
 80036b8:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80036bc:	461a      	mov	r2, r3
 80036be:	232c      	movs	r3, #44	; 0x2c
 80036c0:	fb03 f302 	mul.w	r3, r3, r2
 80036c4:	4a12      	ldr	r2, [pc, #72]	; (8003710 <Endpoint_IsReadWriteAllowed+0x60>)
 80036c6:	4413      	add	r3, r2
 80036c8:	3304      	adds	r3, #4
 80036ca:	603b      	str	r3, [r7, #0]
	bool Retval = false;
 80036cc:	2300      	movs	r3, #0
 80036ce:	71fb      	strb	r3, [r7, #7]

	if(EndPoint->Direction)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d009      	beq.n	80036f2 <Endpoint_IsReadWriteAllowed+0x42>
	{
		Retval = (EndPoint->InBytesAvailable < EndPoint->InBufferLength)
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	699a      	ldr	r2, [r3, #24]
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	6a1b      	ldr	r3, [r3, #32]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	bf34      	ite	cc
 80036ea:	2301      	movcc	r3, #1
 80036ec:	2300      	movcs	r3, #0
 80036ee:	71fb      	strb	r3, [r7, #7]
 80036f0:	e006      	b.n	8003700 <Endpoint_IsReadWriteAllowed+0x50>
														? true : false;
	}
	else
	{
		Retval = (EndPoint->OutBytesAvailable > 0) ? true : false;
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	bf14      	ite	ne
 80036fa:	2301      	movne	r3, #1
 80036fc:	2300      	moveq	r3, #0
 80036fe:	71fb      	strb	r3, [r7, #7]
	}
	return Retval;
 8003700:	79fb      	ldrb	r3, [r7, #7]
}
 8003702:	4618      	mov	r0, r3
 8003704:	370c      	adds	r7, #12
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop
 8003710:	1ffe8db8 	.word	0x1ffe8db8

08003714 <Endpoint_Write_8>:

void Endpoint_Write_8(const uint8_t Data) {
 8003714:	b480      	push	{r7}
 8003716:	b085      	sub	sp, #20
 8003718:	af00      	add	r7, sp, #0
 800371a:	4603      	mov	r3, r0
 800371c:	71fb      	strb	r3, [r7, #7]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 800371e:	4b16      	ldr	r3, [pc, #88]	; (8003778 <Endpoint_Write_8+0x64>)
 8003720:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003724:	461a      	mov	r2, r3
 8003726:	232c      	movs	r3, #44	; 0x2c
 8003728:	fb03 f302 	mul.w	r3, r3, r2
 800372c:	4a12      	ldr	r2, [pc, #72]	; (8003778 <Endpoint_Write_8+0x64>)
 800372e:	4413      	add	r3, r2
 8003730:	3304      	adds	r3, #4
 8003732:	60bb      	str	r3, [r7, #8]
	bool Success = false;
 8003734:	2300      	movs	r3, #0
 8003736:	73fb      	strb	r3, [r7, #15]

	 do
	  {
	    if(EndPoint->InBytesAvailable < EndPoint->InBufferLength)
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	699a      	ldr	r2, [r3, #24]
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	6a1b      	ldr	r3, [r3, #32]
 8003740:	429a      	cmp	r2, r3
 8003742:	d20d      	bcs.n	8003760 <Endpoint_Write_8+0x4c>
	    {
	      EndPoint->InBuffer[EndPoint->InBytesAvailable] = Data;
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	69da      	ldr	r2, [r3, #28]
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	4413      	add	r3, r2
 800374e:	79fa      	ldrb	r2, [r7, #7]
 8003750:	701a      	strb	r2, [r3, #0]
	      EndPoint->InBytesAvailable++;
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	1c5a      	adds	r2, r3, #1
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	619a      	str	r2, [r3, #24]

	      Success = true;
 800375c:	2301      	movs	r3, #1
 800375e:	73fb      	strb	r3, [r7, #15]
	    }
	  }while(!Success);
 8003760:	7bfb      	ldrb	r3, [r7, #15]
 8003762:	f083 0301 	eor.w	r3, r3, #1
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1e5      	bne.n	8003738 <Endpoint_Write_8+0x24>
}
 800376c:	3714      	adds	r7, #20
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	1ffe8db8 	.word	0x1ffe8db8

0800377c <Endpoint_Read_8>:

uint8_t Endpoint_Read_8() {
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8003782:	4b19      	ldr	r3, [pc, #100]	; (80037e8 <Endpoint_Read_8+0x6c>)
 8003784:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003788:	461a      	mov	r2, r3
 800378a:	232c      	movs	r3, #44	; 0x2c
 800378c:	fb03 f302 	mul.w	r3, r3, r2
 8003790:	4a15      	ldr	r2, [pc, #84]	; (80037e8 <Endpoint_Read_8+0x6c>)
 8003792:	4413      	add	r3, r2
 8003794:	3304      	adds	r3, #4
 8003796:	603b      	str	r3, [r7, #0]
	bool Success = false;
 8003798:	2300      	movs	r3, #0
 800379a:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 800379c:	2300      	movs	r3, #0
 800379e:	71bb      	strb	r3, [r7, #6]

	 do
	  {
		if(EndPoint->OutBytesAvailable > 0)
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d012      	beq.n	80037ce <Endpoint_Read_8+0x52>
		{
		  data = EndPoint->OutBuffer[EndPoint->OutOffset];
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	691a      	ldr	r2, [r3, #16]
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	4413      	add	r3, r2
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	71bb      	strb	r3, [r7, #6]
		  EndPoint->OutOffset++;
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	1c5a      	adds	r2, r3, #1
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	60da      	str	r2, [r3, #12]
		  EndPoint->OutBytesAvailable--;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	1e5a      	subs	r2, r3, #1
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	609a      	str	r2, [r3, #8]

		  Success = true;
 80037ca:	2301      	movs	r3, #1
 80037cc:	71fb      	strb	r3, [r7, #7]
		}
	  }while(!Success);
 80037ce:	79fb      	ldrb	r3, [r7, #7]
 80037d0:	f083 0301 	eor.w	r3, r3, #1
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1e2      	bne.n	80037a0 <Endpoint_Read_8+0x24>
	 return data;
 80037da:	79bb      	ldrb	r3, [r7, #6]
}
 80037dc:	4618      	mov	r0, r3
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr
 80037e8:	1ffe8db8 	.word	0x1ffe8db8

080037ec <Endpoint_Write_32_LE>:

void Endpoint_Write_32_LE(const uint32_t Data) {
 80037ec:	b480      	push	{r7}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 80037f4:	4b16      	ldr	r3, [pc, #88]	; (8003850 <Endpoint_Write_32_LE+0x64>)
 80037f6:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80037fa:	461a      	mov	r2, r3
 80037fc:	232c      	movs	r3, #44	; 0x2c
 80037fe:	fb03 f302 	mul.w	r3, r3, r2
 8003802:	4a13      	ldr	r2, [pc, #76]	; (8003850 <Endpoint_Write_32_LE+0x64>)
 8003804:	4413      	add	r3, r2
 8003806:	3304      	adds	r3, #4
 8003808:	60bb      	str	r3, [r7, #8]
	bool Success = false;
 800380a:	2300      	movs	r3, #0
 800380c:	73fb      	strb	r3, [r7, #15]

	do {
		if(EndPoint->InBytesAvailable < (EndPoint->InBufferLength - 3)) {
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	699a      	ldr	r2, [r3, #24]
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	6a1b      	ldr	r3, [r3, #32]
 8003816:	3b03      	subs	r3, #3
 8003818:	429a      	cmp	r2, r3
 800381a:	d20d      	bcs.n	8003838 <Endpoint_Write_32_LE+0x4c>
			*(uint32_t*)(EndPoint->InBuffer + EndPoint->InBytesAvailable) =
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	69da      	ldr	r2, [r3, #28]
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	4413      	add	r3, r2
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	601a      	str	r2, [r3, #0]
																		Data;
			EndPoint->InBytesAvailable+=4;
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	1d1a      	adds	r2, r3, #4
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	619a      	str	r2, [r3, #24]

			Success = true;
 8003834:	2301      	movs	r3, #1
 8003836:	73fb      	strb	r3, [r7, #15]
		}
	}while(!Success);
 8003838:	7bfb      	ldrb	r3, [r7, #15]
 800383a:	f083 0301 	eor.w	r3, r3, #1
 800383e:	b2db      	uxtb	r3, r3
 8003840:	2b00      	cmp	r3, #0
 8003842:	d1e4      	bne.n	800380e <Endpoint_Write_32_LE+0x22>
}
 8003844:	3714      	adds	r7, #20
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	1ffe8db8 	.word	0x1ffe8db8

08003854 <Endpoint_Read_32_LE>:

uint32_t Endpoint_Read_32_LE() {
 8003854:	b480      	push	{r7}
 8003856:	b085      	sub	sp, #20
 8003858:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 800385a:	4b19      	ldr	r3, [pc, #100]	; (80038c0 <Endpoint_Read_32_LE+0x6c>)
 800385c:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003860:	461a      	mov	r2, r3
 8003862:	232c      	movs	r3, #44	; 0x2c
 8003864:	fb03 f302 	mul.w	r3, r3, r2
 8003868:	4a15      	ldr	r2, [pc, #84]	; (80038c0 <Endpoint_Read_32_LE+0x6c>)
 800386a:	4413      	add	r3, r2
 800386c:	3304      	adds	r3, #4
 800386e:	607b      	str	r3, [r7, #4]
	bool Success = false;
 8003870:	2300      	movs	r3, #0
 8003872:	73fb      	strb	r3, [r7, #15]
	uint32_t data = 0;
 8003874:	2300      	movs	r3, #0
 8003876:	60bb      	str	r3, [r7, #8]

	do {
		if(EndPoint->OutBytesAvailable > 3) {
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	2b03      	cmp	r3, #3
 800387e:	d912      	bls.n	80038a6 <Endpoint_Read_32_LE+0x52>
			data = *(uint32_t*)(EndPoint->OutBuffer + EndPoint->OutOffset);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	691a      	ldr	r2, [r3, #16]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	4413      	add	r3, r2
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	60bb      	str	r3, [r7, #8]
			EndPoint->OutOffset+=4;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	1d1a      	adds	r2, r3, #4
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	60da      	str	r2, [r3, #12]
			EndPoint->OutBytesAvailable-=4;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	1f1a      	subs	r2, r3, #4
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	609a      	str	r2, [r3, #8]

			Success = true;
 80038a2:	2301      	movs	r3, #1
 80038a4:	73fb      	strb	r3, [r7, #15]
		}
	} while(!Success);
 80038a6:	7bfb      	ldrb	r3, [r7, #15]
 80038a8:	f083 0301 	eor.w	r3, r3, #1
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d1e2      	bne.n	8003878 <Endpoint_Read_32_LE+0x24>
	return data;
 80038b2:	68bb      	ldr	r3, [r7, #8]
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3714      	adds	r7, #20
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr
 80038c0:	1ffe8db8 	.word	0x1ffe8db8

080038c4 <Endpoint_ConfigureEndpointTable>:

bool Endpoint_ConfigureEndpointTable(const USB_Endpoint_Table_t* const Table,
			                                     const uint8_t Entries) {
 80038c4:	b590      	push	{r4, r7, lr}
 80038c6:	b085      	sub	sp, #20
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	460b      	mov	r3, r1
 80038ce:	70fb      	strb	r3, [r7, #3]
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
 80038d0:	2300      	movs	r3, #0
 80038d2:	73fb      	strb	r3, [r7, #15]
 80038d4:	e092      	b.n	80039fc <Endpoint_ConfigureEndpointTable+0x138>
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
 80038d6:	7bfa      	ldrb	r2, [r7, #15]
 80038d8:	4613      	mov	r3, r2
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	4413      	add	r3, r2
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	461a      	mov	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4413      	add	r3, r2
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	f003 030f 	and.w	r3, r3, #15
 80038ec:	73bb      	strb	r3, [r7, #14]
		/* Configure endpoint in device controller driver */
		if (device.Driver->EndpointConfigure(Table[i].Address,
 80038ee:	4b48      	ldr	r3, [pc, #288]	; (8003a10 <Endpoint_ConfigureEndpointTable+0x14c>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	69dc      	ldr	r4, [r3, #28]
 80038f4:	7bfa      	ldrb	r2, [r7, #15]
 80038f6:	4613      	mov	r3, r2
 80038f8:	005b      	lsls	r3, r3, #1
 80038fa:	4413      	add	r3, r2
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	461a      	mov	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4413      	add	r3, r2
 8003904:	7818      	ldrb	r0, [r3, #0]
				(XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type,Table[i].Size) !=
 8003906:	7bfa      	ldrb	r2, [r7, #15]
 8003908:	4613      	mov	r3, r2
 800390a:	005b      	lsls	r3, r3, #1
 800390c:	4413      	add	r3, r2
 800390e:	005b      	lsls	r3, r3, #1
 8003910:	461a      	mov	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4413      	add	r3, r2
 8003916:	7919      	ldrb	r1, [r3, #4]
 8003918:	7bfa      	ldrb	r2, [r7, #15]
 800391a:	4613      	mov	r3, r2
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	4413      	add	r3, r2
 8003920:	005b      	lsls	r3, r3, #1
 8003922:	461a      	mov	r2, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4413      	add	r3, r2
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
		/* Configure endpoint in device controller driver */
		if (device.Driver->EndpointConfigure(Table[i].Address,
 8003928:	885b      	ldrh	r3, [r3, #2]
 800392a:	461a      	mov	r2, r3
 800392c:	47a0      	blx	r4
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d001      	beq.n	8003938 <Endpoint_ConfigureEndpointTable+0x74>
				(XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type,Table[i].Size) !=
																XMC_USBD_STATUS_OK)
			return false;
 8003934:	2300      	movs	r3, #0
 8003936:	e067      	b.n	8003a08 <Endpoint_ConfigureEndpointTable+0x144>
		/* Set device core values */
		device.Endpoints[Number].Address = Table[i].Address;
 8003938:	7bb9      	ldrb	r1, [r7, #14]
 800393a:	7bfa      	ldrb	r2, [r7, #15]
 800393c:	4613      	mov	r3, r2
 800393e:	005b      	lsls	r3, r3, #1
 8003940:	4413      	add	r3, r2
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	461a      	mov	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4413      	add	r3, r2
 800394a:	7818      	ldrb	r0, [r3, #0]
 800394c:	4a30      	ldr	r2, [pc, #192]	; (8003a10 <Endpoint_ConfigureEndpointTable+0x14c>)
 800394e:	232c      	movs	r3, #44	; 0x2c
 8003950:	fb03 f301 	mul.w	r3, r3, r1
 8003954:	4413      	add	r3, r2
 8003956:	4602      	mov	r2, r0
 8003958:	711a      	strb	r2, [r3, #4]
		device.Endpoints[Number].MaxPacketSize = Table[i].Size;
 800395a:	7bb8      	ldrb	r0, [r7, #14]
 800395c:	7bfa      	ldrb	r2, [r7, #15]
 800395e:	4613      	mov	r3, r2
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	4413      	add	r3, r2
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	461a      	mov	r2, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4413      	add	r3, r2
 800396c:	885b      	ldrh	r3, [r3, #2]
 800396e:	b2db      	uxtb	r3, r3
 8003970:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003974:	b2d9      	uxtb	r1, r3
 8003976:	4a26      	ldr	r2, [pc, #152]	; (8003a10 <Endpoint_ConfigureEndpointTable+0x14c>)
 8003978:	232c      	movs	r3, #44	; 0x2c
 800397a:	fb03 f300 	mul.w	r3, r3, r0
 800397e:	441a      	add	r2, r3
 8003980:	8913      	ldrh	r3, [r2, #8]
 8003982:	f361 138c 	bfi	r3, r1, #6, #7
 8003986:	8113      	strh	r3, [r2, #8]
		device.Endpoints[Number].IsConfigured = 1;
 8003988:	7bbb      	ldrb	r3, [r7, #14]
 800398a:	4a21      	ldr	r2, [pc, #132]	; (8003a10 <Endpoint_ConfigureEndpointTable+0x14c>)
 800398c:	212c      	movs	r1, #44	; 0x2c
 800398e:	fb01 f303 	mul.w	r3, r1, r3
 8003992:	441a      	add	r2, r3
 8003994:	7a13      	ldrb	r3, [r2, #8]
 8003996:	f043 0301 	orr.w	r3, r3, #1
 800399a:	7213      	strb	r3, [r2, #8]
		device.Endpoints[Number].IsEnabled = 1;
 800399c:	7bbb      	ldrb	r3, [r7, #14]
 800399e:	4a1c      	ldr	r2, [pc, #112]	; (8003a10 <Endpoint_ConfigureEndpointTable+0x14c>)
 80039a0:	212c      	movs	r1, #44	; 0x2c
 80039a2:	fb01 f303 	mul.w	r3, r1, r3
 80039a6:	441a      	add	r2, r3
 80039a8:	8913      	ldrh	r3, [r2, #8]
 80039aa:	f043 0302 	orr.w	r3, r3, #2
 80039ae:	8113      	strh	r3, [r2, #8]
		/* Start read for out endpoints */
		if (!(Table[i].Address & ENDPOINT_DIR_MASK))
 80039b0:	7bfa      	ldrb	r2, [r7, #15]
 80039b2:	4613      	mov	r3, r2
 80039b4:	005b      	lsls	r3, r3, #1
 80039b6:	4413      	add	r3, r2
 80039b8:	005b      	lsls	r3, r3, #1
 80039ba:	461a      	mov	r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4413      	add	r3, r2
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	b25b      	sxtb	r3, r3
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	db15      	blt.n	80039f6 <Endpoint_ConfigureEndpointTable+0x132>
			device.Driver->EndpointReadStart(Table[i].Address,
 80039ca:	4b11      	ldr	r3, [pc, #68]	; (8003a10 <Endpoint_ConfigureEndpointTable+0x14c>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 80039d0:	7bfa      	ldrb	r2, [r7, #15]
 80039d2:	4613      	mov	r3, r2
 80039d4:	005b      	lsls	r3, r3, #1
 80039d6:	4413      	add	r3, r2
 80039d8:	005b      	lsls	r3, r3, #1
 80039da:	461a      	mov	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4413      	add	r3, r2
 80039e0:	7818      	ldrb	r0, [r3, #0]
 80039e2:	7bbb      	ldrb	r3, [r7, #14]
 80039e4:	4a0a      	ldr	r2, [pc, #40]	; (8003a10 <Endpoint_ConfigureEndpointTable+0x14c>)
 80039e6:	212c      	movs	r1, #44	; 0x2c
 80039e8:	fb01 f303 	mul.w	r3, r1, r3
 80039ec:	4413      	add	r3, r2
 80039ee:	3310      	adds	r3, #16
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	4619      	mov	r1, r3
 80039f4:	47a0      	blx	r4

bool Endpoint_ConfigureEndpointTable(const USB_Endpoint_Table_t* const Table,
			                                     const uint8_t Entries) {
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
 80039f6:	7bfb      	ldrb	r3, [r7, #15]
 80039f8:	3301      	adds	r3, #1
 80039fa:	73fb      	strb	r3, [r7, #15]
 80039fc:	7bfa      	ldrb	r2, [r7, #15]
 80039fe:	78fb      	ldrb	r3, [r7, #3]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	f4ff af68 	bcc.w	80038d6 <Endpoint_ConfigureEndpointTable+0x12>
		/* Start read for out endpoints */
		if (!(Table[i].Address & ENDPOINT_DIR_MASK))
			device.Driver->EndpointReadStart(Table[i].Address,
					device.Endpoints[Number].OutBufferLength);
	}
	return true;
 8003a06:	2301      	movs	r3, #1
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3714      	adds	r7, #20
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd90      	pop	{r4, r7, pc}
 8003a10:	1ffe8db8 	.word	0x1ffe8db8

08003a14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a18:	4b04      	ldr	r3, [pc, #16]	; (8003a2c <__NVIC_GetPriorityGrouping+0x18>)
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003a20:	0a1b      	lsrs	r3, r3, #8
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr
 8003a2c:	e000ed00 	.word	0xe000ed00

08003a30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	4603      	mov	r3, r0
 8003a38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	db0b      	blt.n	8003a5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a42:	4908      	ldr	r1, [pc, #32]	; (8003a64 <__NVIC_EnableIRQ+0x34>)
 8003a44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a48:	095b      	lsrs	r3, r3, #5
 8003a4a:	79fa      	ldrb	r2, [r7, #7]
 8003a4c:	f002 021f 	and.w	r2, r2, #31
 8003a50:	2001      	movs	r0, #1
 8003a52:	fa00 f202 	lsl.w	r2, r0, r2
 8003a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a5a:	370c      	adds	r7, #12
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr
 8003a64:	e000e100 	.word	0xe000e100

08003a68 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	4603      	mov	r3, r0
 8003a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	db10      	blt.n	8003a9c <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a7a:	490b      	ldr	r1, [pc, #44]	; (8003aa8 <__NVIC_DisableIRQ+0x40>)
 8003a7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a80:	095b      	lsrs	r3, r3, #5
 8003a82:	79fa      	ldrb	r2, [r7, #7]
 8003a84:	f002 021f 	and.w	r2, r2, #31
 8003a88:	2001      	movs	r0, #1
 8003a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a8e:	3320      	adds	r3, #32
 8003a90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003a94:	f3bf 8f4f 	dsb	sy
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8003a98:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	e000e100 	.word	0xe000e100

08003aac <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	db0c      	blt.n	8003ad8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003abe:	4909      	ldr	r1, [pc, #36]	; (8003ae4 <__NVIC_ClearPendingIRQ+0x38>)
 8003ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ac4:	095b      	lsrs	r3, r3, #5
 8003ac6:	79fa      	ldrb	r2, [r7, #7]
 8003ac8:	f002 021f 	and.w	r2, r2, #31
 8003acc:	2001      	movs	r0, #1
 8003ace:	fa00 f202 	lsl.w	r2, r0, r2
 8003ad2:	3360      	adds	r3, #96	; 0x60
 8003ad4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003ad8:	370c      	adds	r7, #12
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	e000e100 	.word	0xe000e100

08003ae8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	4603      	mov	r3, r0
 8003af0:	6039      	str	r1, [r7, #0]
 8003af2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003af4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	db0a      	blt.n	8003b12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003afc:	490d      	ldr	r1, [pc, #52]	; (8003b34 <__NVIC_SetPriority+0x4c>)
 8003afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	b2d2      	uxtb	r2, r2
 8003b06:	0092      	lsls	r2, r2, #2
 8003b08:	b2d2      	uxtb	r2, r2
 8003b0a:	440b      	add	r3, r1
 8003b0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8003b10:	e00a      	b.n	8003b28 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b12:	4909      	ldr	r1, [pc, #36]	; (8003b38 <__NVIC_SetPriority+0x50>)
 8003b14:	79fb      	ldrb	r3, [r7, #7]
 8003b16:	f003 030f 	and.w	r3, r3, #15
 8003b1a:	3b04      	subs	r3, #4
 8003b1c:	683a      	ldr	r2, [r7, #0]
 8003b1e:	b2d2      	uxtb	r2, r2
 8003b20:	0092      	lsls	r2, r2, #2
 8003b22:	b2d2      	uxtb	r2, r2
 8003b24:	440b      	add	r3, r1
 8003b26:	761a      	strb	r2, [r3, #24]
  }
}
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	e000e100 	.word	0xe000e100
 8003b38:	e000ed00 	.word	0xe000ed00

08003b3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b089      	sub	sp, #36	; 0x24
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	f1c3 0307 	rsb	r3, r3, #7
 8003b56:	2b06      	cmp	r3, #6
 8003b58:	bf28      	it	cs
 8003b5a:	2306      	movcs	r3, #6
 8003b5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	3306      	adds	r3, #6
 8003b62:	2b06      	cmp	r3, #6
 8003b64:	d902      	bls.n	8003b6c <NVIC_EncodePriority+0x30>
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	e000      	b.n	8003b6e <NVIC_EncodePriority+0x32>
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	2201      	movs	r2, #1
 8003b74:	fa02 f303 	lsl.w	r3, r2, r3
 8003b78:	1e5a      	subs	r2, r3, #1
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	401a      	ands	r2, r3
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	2101      	movs	r1, #1
 8003b86:	fa01 f303 	lsl.w	r3, r1, r3
 8003b8a:	1e59      	subs	r1, r3, #1
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8003b90:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3724      	adds	r7, #36	; 0x24
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop

08003ba0 <USBD_Init>:
 * Intializes the USB driver core data structures and sets it into default
 * state. Afterwards it initializes the USB device controller driver and prepare
 *  it for connection via USBD_Connect.
 */
USBD_STATUS_t USBD_Init(USBD_t *handle)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
	USBD_STATUS_t status = USBD_STATUS_SUCCESS;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	73fb      	strb	r3, [r7, #15]


	/* Disable USB to resolve the disconnect issue on self powered devices.
	 * Later in the XMC_USBD_Init() it enables the USB.
	 */
	XMC_USBD_Disable();
 8003bac:	f7fe f898 	bl	8001ce0 <XMC_USBD_Disable>

	memset(&device,0x0,sizeof(USB_Device_t));
 8003bb0:	483d      	ldr	r0, [pc, #244]	; (8003ca8 <USBD_Init+0x108>)
 8003bb2:	2100      	movs	r1, #0
 8003bb4:	f44f 72a2 	mov.w	r2, #324	; 0x144
 8003bb8:	f001 f919 	bl	8004dee <memset>
	USB_DeviceState = (uint8_t)DEVICE_STATE_Unattached;
 8003bbc:	4b3b      	ldr	r3, [pc, #236]	; (8003cac <USBD_Init+0x10c>)
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	701a      	strb	r2, [r3, #0]
	device.Driver = &Driver_USBD0;
 8003bc2:	4b39      	ldr	r3, [pc, #228]	; (8003ca8 <USBD_Init+0x108>)
 8003bc4:	4a3a      	ldr	r2, [pc, #232]	; (8003cb0 <USBD_Init+0x110>)
 8003bc6:	601a      	str	r2, [r3, #0]
	device.ep0_state = USBD_EP0_STATE_IDLE;
 8003bc8:	4b37      	ldr	r3, [pc, #220]	; (8003ca8 <USBD_Init+0x108>)
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	device.Endpoints[0].InBuffer = endpoint0_in_buffer;
 8003bd0:	4b35      	ldr	r3, [pc, #212]	; (8003ca8 <USBD_Init+0x108>)
 8003bd2:	4a38      	ldr	r2, [pc, #224]	; (8003cb4 <USBD_Init+0x114>)
 8003bd4:	621a      	str	r2, [r3, #32]
	device.Endpoints[0].InBufferLength = USBD_EP0_BUF_SIZE;
 8003bd6:	4b34      	ldr	r3, [pc, #208]	; (8003ca8 <USBD_Init+0x108>)
 8003bd8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003bdc:	625a      	str	r2, [r3, #36]	; 0x24
	device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
 8003bde:	4b32      	ldr	r3, [pc, #200]	; (8003ca8 <USBD_Init+0x108>)
 8003be0:	4a35      	ldr	r2, [pc, #212]	; (8003cb8 <USBD_Init+0x118>)
 8003be2:	615a      	str	r2, [r3, #20]
	device.Endpoints[0].OutBufferLength = USBD_EP0_BUF_SIZE;
 8003be4:	4b30      	ldr	r3, [pc, #192]	; (8003ca8 <USBD_Init+0x108>)
 8003be6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003bea:	619a      	str	r2, [r3, #24]
	device.Endpoints[0].Direction = (uint8_t)0;
 8003bec:	4a2e      	ldr	r2, [pc, #184]	; (8003ca8 <USBD_Init+0x108>)
 8003bee:	7913      	ldrb	r3, [r2, #4]
 8003bf0:	f36f 13c7 	bfc	r3, #7, #1
 8003bf4:	7113      	strb	r3, [r2, #4]
	device.Endpoints[0].IsConfigured = (uint8_t)1;
 8003bf6:	4a2c      	ldr	r2, [pc, #176]	; (8003ca8 <USBD_Init+0x108>)
 8003bf8:	7a13      	ldrb	r3, [r2, #8]
 8003bfa:	f043 0301 	orr.w	r3, r3, #1
 8003bfe:	7213      	strb	r3, [r2, #8]
	device.Endpoints[0].IsEnabled = (uint8_t)1;
 8003c00:	4a29      	ldr	r2, [pc, #164]	; (8003ca8 <USBD_Init+0x108>)
 8003c02:	8913      	ldrh	r3, [r2, #8]
 8003c04:	f043 0302 	orr.w	r3, r3, #2
 8003c08:	8113      	strh	r3, [r2, #8]
	device.Endpoints[0].MaxPacketSize = (uint8_t)USBD_EP0_MAX_PKT_SIZE;
 8003c0a:	4a27      	ldr	r2, [pc, #156]	; (8003ca8 <USBD_Init+0x108>)
 8003c0c:	8913      	ldrh	r3, [r2, #8]
 8003c0e:	2140      	movs	r1, #64	; 0x40
 8003c10:	f361 138c 	bfi	r3, r1, #6, #7
 8003c14:	8113      	strh	r3, [r2, #8]

	if ((handle->event_cb->control_request == 0) ||
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d009      	beq.n	8003c34 <USBD_Init+0x94>
	    (handle->event_cb->get_descriptor == 0) ||
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	691b      	ldr	r3, [r3, #16]
 8003c24:	695b      	ldr	r3, [r3, #20]
	device.Endpoints[0].Direction = (uint8_t)0;
	device.Endpoints[0].IsConfigured = (uint8_t)1;
	device.Endpoints[0].IsEnabled = (uint8_t)1;
	device.Endpoints[0].MaxPacketSize = (uint8_t)USBD_EP0_MAX_PKT_SIZE;

	if ((handle->event_cb->control_request == 0) ||
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d004      	beq.n	8003c34 <USBD_Init+0x94>
	    (handle->event_cb->get_descriptor == 0) ||
	    (handle->event_cb->config_changed == 0))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	689b      	ldr	r3, [r3, #8]
	device.Endpoints[0].IsConfigured = (uint8_t)1;
	device.Endpoints[0].IsEnabled = (uint8_t)1;
	device.Endpoints[0].MaxPacketSize = (uint8_t)USBD_EP0_MAX_PKT_SIZE;

	if ((handle->event_cb->control_request == 0) ||
	    (handle->event_cb->get_descriptor == 0) ||
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d102      	bne.n	8003c3a <USBD_Init+0x9a>
	    (handle->event_cb->config_changed == 0))
	{
	  status = USBD_STATUS_FAILURE;
 8003c34:	2301      	movs	r3, #1
 8003c36:	73fb      	strb	r3, [r7, #15]
 8003c38:	e031      	b.n	8003c9e <USBD_Init+0xfe>
	}
	else
	{
	  device.events = handle->event_cb;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	4a1a      	ldr	r2, [pc, #104]	; (8003ca8 <USBD_Init+0x108>)
 8003c40:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

	  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_USB);
 8003c44:	2001      	movs	r0, #1
 8003c46:	f7fc fe7d 	bl	8000944 <XMC_SCU_CLOCK_EnableClock>

	  /* First initalize the device */
	  handle->usb_init.cb_xmc_device_event = USBD_SignalDeviceEventHandler;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a1b      	ldr	r2, [pc, #108]	; (8003cbc <USBD_Init+0x11c>)
 8003c4e:	605a      	str	r2, [r3, #4]
	  handle->usb_init.cb_endpoint_event = USBD_SignalEndpointEvent_Handler;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4a1b      	ldr	r2, [pc, #108]	; (8003cc0 <USBD_Init+0x120>)
 8003c54:	609a      	str	r2, [r3, #8]

	  status = (USBD_STATUS_t)device.Driver->Initialize(&handle->usb_init);
 8003c56:	4b14      	ldr	r3, [pc, #80]	; (8003ca8 <USBD_Init+0x108>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	4610      	mov	r0, r2
 8003c60:	4798      	blx	r3
 8003c62:	4603      	mov	r3, r0
 8003c64:	73fb      	strb	r3, [r7, #15]
	  if (USBD_STATUS_SUCCESS == status)
 8003c66:	7bfb      	ldrb	r3, [r7, #15]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d10a      	bne.n	8003c82 <USBD_Init+0xe2>
	  {
	  /* Enable Interrupts in NVIC */
	  USB_EnableUSBInterrupt();
 8003c6c:	f000 f894 	bl	8003d98 <USB_EnableUSBInterrupt>

	  /* then configure endpoint 0 */
	  status = (USBD_STATUS_t)device.Driver->EndpointConfigure((uint8_t)0,XMC_USBD_ENDPOINT_TYPE_CONTROL,
 8003c70:	4b0d      	ldr	r3, [pc, #52]	; (8003ca8 <USBD_Init+0x108>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	69db      	ldr	r3, [r3, #28]
 8003c76:	2000      	movs	r0, #0
 8003c78:	2100      	movs	r1, #0
 8003c7a:	2240      	movs	r2, #64	; 0x40
 8003c7c:	4798      	blx	r3
 8003c7e:	4603      	mov	r3, r0
 8003c80:	73fb      	strb	r3, [r7, #15]
	       (uint16_t)XMC_USBD_MAX_PACKET_SIZE);
	  }

	  if (USBD_STATUS_SUCCESS != status)
 8003c82:	7bfb      	ldrb	r3, [r7, #15]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d00a      	beq.n	8003c9e <USBD_Init+0xfe>
	  {
	  XMC_USBD_Disable();
 8003c88:	f7fe f82a 	bl	8001ce0 <XMC_USBD_Disable>
	  if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->Uninitialize())
 8003c8c:	4b06      	ldr	r3, [pc, #24]	; (8003ca8 <USBD_Init+0x108>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	4798      	blx	r3
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d101      	bne.n	8003c9e <USBD_Init+0xfe>
	  {
	    USB_DisableUSBInterrupt();
 8003c9a:	f000 f893 	bl	8003dc4 <USB_DisableUSBInterrupt>
	  }
	  }
	}


	return status;
 8003c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3710      	adds	r7, #16
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	1ffe8db8 	.word	0x1ffe8db8
 8003cac:	1ffe8bad 	.word	0x1ffe8bad
 8003cb0:	08004e10 	.word	0x08004e10
 8003cb4:	1ffe8bb8 	.word	0x1ffe8bb8
 8003cb8:	1ffe8cb8 	.word	0x1ffe8cb8
 8003cbc:	080043f9 	.word	0x080043f9
 8003cc0:	08004655 	.word	0x08004655

08003cc4 <USBD_Connect>:
 *
 * Tell the USB device controller driver to connect to the bus. Successful connection will be shown
 * through update of the device status ( USB_DeviceState) and a firing of the USB device connect event.
 */
USBD_STATUS_t USBD_Connect(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	af00      	add	r7, sp, #0
  return (USBD_STATUS_t)device.Driver->DeviceConnect();
 8003cc8:	4b03      	ldr	r3, [pc, #12]	; (8003cd8 <USBD_Connect+0x14>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	4798      	blx	r3
 8003cd0:	4603      	mov	r3, r0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	1ffe8db8 	.word	0x1ffe8db8

08003cdc <USBD_Disconnect>:
 * Tell the USB device controller driver to disconnect from the bus. Successful
 * disconnection will be shown through update of the device status
 * (USB_DeviceState) and a firing of the USB device disconnect event.
 */
USBD_STATUS_t USBD_Disconnect(void)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	af00      	add	r7, sp, #0
  return (USBD_STATUS_t)device.Driver->DeviceDisconnect();
 8003ce0:	4b03      	ldr	r3, [pc, #12]	; (8003cf0 <USBD_Disconnect+0x14>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	4798      	blx	r3
 8003ce8:	4603      	mov	r3, r0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	1ffe8db8 	.word	0x1ffe8db8

08003cf4 <USBD_IsEnumDone>:
 *
 * Check with the USB device controller driver if the enumeration is done.
 * Returns 1 on completion of enumeration.
 */
uint32_t USBD_IsEnumDone(void)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	af00      	add	r7, sp, #0
  return device.Driver->IsEnumDone();
 8003cf8:	4b03      	ldr	r3, [pc, #12]	; (8003d08 <USBD_IsEnumDone+0x14>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cfe:	4798      	blx	r3
 8003d00:	4603      	mov	r3, r0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	1ffe8db8 	.word	0x1ffe8db8

08003d0c <USBD_SetEndpointBuffer>:
 *
 * The user has to ensure that an endpoint has a valid buffer for proper data transfer.
 *
 */
void USBD_SetEndpointBuffer(uint8_t addr, uint8_t *buf, uint16_t len)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b085      	sub	sp, #20
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	4603      	mov	r3, r0
 8003d14:	6039      	str	r1, [r7, #0]
 8003d16:	71fb      	strb	r3, [r7, #7]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	80bb      	strh	r3, [r7, #4]
  uint32_t number;
  XMC_ASSERT("USBD_SetEndpointBuffer: invalid buffer", (buf != NULL));

  number = (uint32_t)addr & (uint32_t)ENDPOINT_EPNUM_MASK;
 8003d1c:	79fb      	ldrb	r3, [r7, #7]
 8003d1e:	f003 030f 	and.w	r3, r3, #15
 8003d22:	60fb      	str	r3, [r7, #12]
  XMC_ASSERT("USBD_SetEndpointBuffer: invalid ep address", (number < (uint8_t)USBD_MAX_NUM_EPS));

  if (addr & (uint8_t)ENDPOINT_DIR_MASK)
 8003d24:	79fb      	ldrb	r3, [r7, #7]
 8003d26:	b25b      	sxtb	r3, r3
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	da12      	bge.n	8003d52 <USBD_SetEndpointBuffer+0x46>
  {
    device.Endpoints[number].InBuffer = buf;
 8003d2c:	4a14      	ldr	r2, [pc, #80]	; (8003d80 <USBD_SetEndpointBuffer+0x74>)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	212c      	movs	r1, #44	; 0x2c
 8003d32:	fb01 f303 	mul.w	r3, r1, r3
 8003d36:	4413      	add	r3, r2
 8003d38:	3318      	adds	r3, #24
 8003d3a:	683a      	ldr	r2, [r7, #0]
 8003d3c:	609a      	str	r2, [r3, #8]
    device.Endpoints[number].InBufferLength = len;
 8003d3e:	88ba      	ldrh	r2, [r7, #4]
 8003d40:	490f      	ldr	r1, [pc, #60]	; (8003d80 <USBD_SetEndpointBuffer+0x74>)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	202c      	movs	r0, #44	; 0x2c
 8003d46:	fb00 f303 	mul.w	r3, r0, r3
 8003d4a:	440b      	add	r3, r1
 8003d4c:	3320      	adds	r3, #32
 8003d4e:	605a      	str	r2, [r3, #4]
 8003d50:	e011      	b.n	8003d76 <USBD_SetEndpointBuffer+0x6a>
  }
  else
  {
    device.Endpoints[number].OutBuffer = buf;
 8003d52:	4a0b      	ldr	r2, [pc, #44]	; (8003d80 <USBD_SetEndpointBuffer+0x74>)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	212c      	movs	r1, #44	; 0x2c
 8003d58:	fb01 f303 	mul.w	r3, r1, r3
 8003d5c:	4413      	add	r3, r2
 8003d5e:	3310      	adds	r3, #16
 8003d60:	683a      	ldr	r2, [r7, #0]
 8003d62:	605a      	str	r2, [r3, #4]
    device.Endpoints[number].OutBufferLength = len;
 8003d64:	88ba      	ldrh	r2, [r7, #4]
 8003d66:	4906      	ldr	r1, [pc, #24]	; (8003d80 <USBD_SetEndpointBuffer+0x74>)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	202c      	movs	r0, #44	; 0x2c
 8003d6c:	fb00 f303 	mul.w	r3, r0, r3
 8003d70:	440b      	add	r3, r1
 8003d72:	3310      	adds	r3, #16
 8003d74:	609a      	str	r2, [r3, #8]
  }

}
 8003d76:	3714      	adds	r7, #20
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr
 8003d80:	1ffe8db8 	.word	0x1ffe8db8

08003d84 <USB0_0_IRQHandler>:
 *
 * This function gets called, if a USB exception (interrupt) was thrown and
 * dispatches it to XMC_USBD_IRQHandler.
 */
void USB0_0_IRQHandler(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	af00      	add	r7, sp, #0
  XMC_USBD_IRQHandler(&(USBD_handle->usb_init));
 8003d88:	4b02      	ldr	r3, [pc, #8]	; (8003d94 <USB0_0_IRQHandler+0x10>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f7fd fef3 	bl	8001b78 <XMC_USBD_IRQHandler>
}
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	1ffe884c 	.word	0x1ffe884c

08003d98 <USB_EnableUSBInterrupt>:
 * Enables and sets the priority of USB Interrupt
 *
 * First the interrupt priority is set and then the interrupt is enabled in the NVIC.
 */
static void USB_EnableUSBInterrupt(void)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	af00      	add	r7, sp, #0
  NVIC_SetPriority(USB0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), USB_PRE_EMPTION_PRIORITY, 
 8003d9c:	f7ff fe3a 	bl	8003a14 <__NVIC_GetPriorityGrouping>
 8003da0:	4603      	mov	r3, r0
 8003da2:	4618      	mov	r0, r3
 8003da4:	213f      	movs	r1, #63	; 0x3f
 8003da6:	2200      	movs	r2, #0
 8003da8:	f7ff fec8 	bl	8003b3c <NVIC_EncodePriority>
 8003dac:	4603      	mov	r3, r0
 8003dae:	206b      	movs	r0, #107	; 0x6b
 8003db0:	4619      	mov	r1, r3
 8003db2:	f7ff fe99 	bl	8003ae8 <__NVIC_SetPriority>
  USB_SUB_PRIORITY));
  NVIC_ClearPendingIRQ(USB0_0_IRQn);
 8003db6:	206b      	movs	r0, #107	; 0x6b
 8003db8:	f7ff fe78 	bl	8003aac <__NVIC_ClearPendingIRQ>
  NVIC_EnableIRQ(USB0_0_IRQn);
 8003dbc:	206b      	movs	r0, #107	; 0x6b
 8003dbe:	f7ff fe37 	bl	8003a30 <__NVIC_EnableIRQ>
}
 8003dc2:	bd80      	pop	{r7, pc}

08003dc4 <USB_DisableUSBInterrupt>:
 * Disables the USB interrupt in the NVIC.
 *
 * Before the interrupt gets disabled, it will clear the pending IRQs.
 */
static void USB_DisableUSBInterrupt(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
  NVIC_ClearPendingIRQ(USB0_0_IRQn);
 8003dc8:	206b      	movs	r0, #107	; 0x6b
 8003dca:	f7ff fe6f 	bl	8003aac <__NVIC_ClearPendingIRQ>
  NVIC_DisableIRQ(USB0_0_IRQn);
 8003dce:	206b      	movs	r0, #107	; 0x6b
 8003dd0:	f7ff fe4a 	bl	8003a68 <__NVIC_DisableIRQ>
}
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop

08003dd8 <USBD_HandleEP0_Stall>:
 *
 * Stalls EP0 and then restarts a new transfer including setting EP0 state to
 * 																\ref USBD_EP0_STATE_IDLE.
 */
static void USBD_HandleEP0_Stall(void)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	af00      	add	r7, sp, #0
  /* When we stall ep0 as protocol stall, we go back into idle state and
  * start a new read */
  if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0U,1U))
 8003ddc:	4b09      	ldr	r3, [pc, #36]	; (8003e04 <USBD_HandleEP0_Stall+0x2c>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de2:	2080      	movs	r0, #128	; 0x80
 8003de4:	2101      	movs	r1, #1
 8003de6:	4798      	blx	r3
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d109      	bne.n	8003e02 <USBD_HandleEP0_Stall+0x2a>
  {
    device.ep0_state = USBD_EP0_STATE_IDLE;
 8003dee:	4b05      	ldr	r3, [pc, #20]	; (8003e04 <USBD_HandleEP0_Stall+0x2c>)
 8003df0:	2201      	movs	r2, #1
 8003df2:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
    if ( USBD_STATUS_SUCCESS != (USBD_STATUS_t)device.Driver->EndpointReadStart(0U,USBD_EP0_3SETUP_PKT_SIZE))
 8003df6:	4b03      	ldr	r3, [pc, #12]	; (8003e04 <USBD_HandleEP0_Stall+0x2c>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dfc:	2000      	movs	r0, #0
 8003dfe:	2118      	movs	r1, #24
 8003e00:	4798      	blx	r3
    {
      XMC_ASSERT("USBD_HandleEP0_Stall: EndpointReadStart failed", 0);
    }
  }
}
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	1ffe8db8 	.word	0x1ffe8db8

08003e08 <USBD_Handle_DeviceRequest>:
 * handle some custom request or override the request handling in this function.
 * If the user has handled the request, he has to call \ref Endpoint_ClearSETUP.
 *
 */
static void USBD_Handle_DeviceRequest(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b088      	sub	sp, #32
 8003e0c:	af00      	add	r7, sp, #0
  uint32_t length = 0U;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	61fb      	str	r3, [r7, #28]
  uint32_t ret;
  void *buffer = NULL;
 8003e12:	2300      	movs	r3, #0
 8003e14:	607b      	str	r3, [r7, #4]
  uint32_t status = 0U;
 8003e16:	2300      	movs	r3, #0
 8003e18:	603b      	str	r3, [r7, #0]
  uint32_t value;
  uint32_t tmp_value;
  uint32_t tmp_index;
  

  value = (uint32_t)USB_ControlRequest.wValue & (uint32_t)USBD_BYTE_MASK;
 8003e1a:	4b95      	ldr	r3, [pc, #596]	; (8004070 <USBD_Handle_DeviceRequest+0x268>)
 8003e1c:	885b      	ldrh	r3, [r3, #2]
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	61bb      	str	r3, [r7, #24]

  /* Handling of class/vendor requests */
  if (NULL != device.events->control_request)
 8003e24:	4b93      	ldr	r3, [pc, #588]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8003e26:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d004      	beq.n	8003e3a <USBD_Handle_DeviceRequest+0x32>
  {
    device.events->control_request();
 8003e30:	4b90      	ldr	r3, [pc, #576]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8003e32:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	4798      	blx	r3
  }

  if (1U == device.IsSetupRecieved)
 8003e3a:	4b8e      	ldr	r3, [pc, #568]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8003e3c:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	085b      	lsrs	r3, r3, #1
 8003e44:	f003 0301 	and.w	r3, r3, #1
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	f040 8228 	bne.w	80042a0 <USBD_Handle_DeviceRequest+0x498>
  {
    /* default request handling */
    switch (USB_ControlRequest.bRequest)
 8003e50:	4b87      	ldr	r3, [pc, #540]	; (8004070 <USBD_Handle_DeviceRequest+0x268>)
 8003e52:	785b      	ldrb	r3, [r3, #1]
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	2b0c      	cmp	r3, #12
 8003e58:	f200 821f 	bhi.w	800429a <USBD_Handle_DeviceRequest+0x492>
 8003e5c:	a201      	add	r2, pc, #4	; (adr r2, 8003e64 <USBD_Handle_DeviceRequest+0x5c>)
 8003e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e62:	bf00      	nop
 8003e64:	08003fff 	.word	0x08003fff
 8003e68:	08003e99 	.word	0x08003e99
 8003e6c:	0800429b 	.word	0x0800429b
 8003e70:	080041cd 	.word	0x080041cd
 8003e74:	0800429b 	.word	0x0800429b
 8003e78:	080040f7 	.word	0x080040f7
 8003e7c:	08003f45 	.word	0x08003f45
 8003e80:	08004187 	.word	0x08004187
 8003e84:	08003f35 	.word	0x08003f35
 8003e88:	0800413b 	.word	0x0800413b
 8003e8c:	08003fc5 	.word	0x08003fc5
 8003e90:	0800418d 	.word	0x0800418d
 8003e94:	08004295 	.word	0x08004295
    {
      case REQ_ClearFeature:
        if ((uint8_t)REQREC_ENDPOINT == (USB_ControlRequest.bmRequestType & (uint8_t)REQ_RECIPIENT_MASK))
 8003e98:	4b75      	ldr	r3, [pc, #468]	; (8004070 <USBD_Handle_DeviceRequest+0x268>)
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	f003 0303 	and.w	r3, r3, #3
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d134      	bne.n	8003f10 <USBD_Handle_DeviceRequest+0x108>
        {
          index = (uint32_t)USB_ControlRequest.wIndex & (uint32_t)ENDPOINT_EPNUM_MASK;
 8003ea6:	4b72      	ldr	r3, [pc, #456]	; (8004070 <USBD_Handle_DeviceRequest+0x268>)
 8003ea8:	889b      	ldrh	r3, [r3, #4]
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	f003 030f 	and.w	r3, r3, #15
 8003eb0:	617b      	str	r3, [r7, #20]
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0U == USB_ControlRequest.wIndex)) &&
 8003eb2:	4b71      	ldr	r3, [pc, #452]	; (8004078 <USBD_Handle_DeviceRequest+0x270>)
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	2b04      	cmp	r3, #4
 8003eba:	d004      	beq.n	8003ec6 <USBD_Handle_DeviceRequest+0xbe>
 8003ebc:	4b6c      	ldr	r3, [pc, #432]	; (8004070 <USBD_Handle_DeviceRequest+0x268>)
 8003ebe:	889b      	ldrh	r3, [r3, #4]
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d121      	bne.n	8003f0a <USBD_Handle_DeviceRequest+0x102>
                  (1U == device.Endpoints[index].IsConfigured))
 8003ec6:	4a6b      	ldr	r2, [pc, #428]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	212c      	movs	r1, #44	; 0x2c
 8003ecc:	fb01 f303 	mul.w	r3, r1, r3
 8003ed0:	4413      	add	r3, r2
 8003ed2:	7a1b      	ldrb	r3, [r3, #8]
 8003ed4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003ed8:	b2db      	uxtb	r3, r3
    {
      case REQ_ClearFeature:
        if ((uint8_t)REQREC_ENDPOINT == (USB_ControlRequest.bmRequestType & (uint8_t)REQ_RECIPIENT_MASK))
        {
          index = (uint32_t)USB_ControlRequest.wIndex & (uint32_t)ENDPOINT_EPNUM_MASK;
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0U == USB_ControlRequest.wIndex)) &&
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d115      	bne.n	8003f0a <USBD_Handle_DeviceRequest+0x102>
                  (1U == device.Endpoints[index].IsConfigured))
          {
            device.Endpoints[index].IsHalted = 0U;
 8003ede:	4a65      	ldr	r2, [pc, #404]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	212c      	movs	r1, #44	; 0x2c
 8003ee4:	fb01 f303 	mul.w	r3, r1, r3
 8003ee8:	441a      	add	r2, r3
 8003eea:	8913      	ldrh	r3, [r2, #8]
 8003eec:	f36f 0382 	bfc	r3, #2, #1
 8003ef0:	8113      	strh	r3, [r2, #8]
            if (USBD_STATUS_SUCCESS != 
                                 (USBD_STATUS_t)device.Driver->EndpointStall((uint8_t)USB_ControlRequest.wIndex,false))
 8003ef2:	4b60      	ldr	r3, [pc, #384]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef8:	4a5d      	ldr	r2, [pc, #372]	; (8004070 <USBD_Handle_DeviceRequest+0x268>)
 8003efa:	8892      	ldrh	r2, [r2, #4]
 8003efc:	b292      	uxth	r2, r2
 8003efe:	b2d2      	uxtb	r2, r2
 8003f00:	4610      	mov	r0, r2
 8003f02:	2100      	movs	r1, #0
 8003f04:	4798      	blx	r3
          index = (uint32_t)USB_ControlRequest.wIndex & (uint32_t)ENDPOINT_EPNUM_MASK;
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0U == USB_ControlRequest.wIndex)) &&
                  (1U == device.Endpoints[index].IsConfigured))
          {
            device.Endpoints[index].IsHalted = 0U;
            if (USBD_STATUS_SUCCESS != 
 8003f06:	bf00      	nop
          }
          else
          {
            USBD_HandleEP0_Stall();
          }
          break;
 8003f08:	e1ca      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
              XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointStall failed", 0);
            }
          }
          else
          {
            USBD_HandleEP0_Stall();
 8003f0a:	f7ff ff65 	bl	8003dd8 <USBD_HandleEP0_Stall>
          }
          break;
 8003f0e:	e1c7      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
        }
        if (REQREC_DEVICE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
 8003f10:	4b57      	ldr	r3, [pc, #348]	; (8004070 <USBD_Handle_DeviceRequest+0x268>)
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	f003 0303 	and.w	r3, r3, #3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d107      	bne.n	8003f2e <USBD_Handle_DeviceRequest+0x126>
        {
          device.remote_wakeup = 0U;
 8003f1e:	4a55      	ldr	r2, [pc, #340]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8003f20:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8003f24:	f36f 0382 	bfc	r3, #2, #1
 8003f28:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
          break;
 8003f2c:	e1b8      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
        }
        USBD_HandleEP0_Stall();
 8003f2e:	f7ff ff53 	bl	8003dd8 <USBD_HandleEP0_Stall>
        break;
 8003f32:	e1b5      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>

      case REQ_GetConfiguration:
        if (0U == (uint32_t)device.Driver->EndpointWrite(0U,&device.configuration,1U))
 8003f34:	4b4f      	ldr	r3, [pc, #316]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3a:	2000      	movs	r0, #0
 8003f3c:	494f      	ldr	r1, [pc, #316]	; (800407c <USBD_Handle_DeviceRequest+0x274>)
 8003f3e:	2201      	movs	r2, #1
 8003f40:	4798      	blx	r3
        {
          XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on get configuration request", 0);
        }
        break;
 8003f42:	e1ad      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>

      case REQ_GetDescriptor:
        if (NULL != device.events->get_descriptor)
 8003f44:	4b4b      	ldr	r3, [pc, #300]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8003f46:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003f4a:	695b      	ldr	r3, [r3, #20]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d013      	beq.n	8003f78 <USBD_Handle_DeviceRequest+0x170>
        {
          tmp_value = (uint32_t)USB_ControlRequest.wValue;
 8003f50:	4b47      	ldr	r3, [pc, #284]	; (8004070 <USBD_Handle_DeviceRequest+0x268>)
 8003f52:	885b      	ldrh	r3, [r3, #2]
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	613b      	str	r3, [r7, #16]
          tmp_index = (uint32_t)USB_ControlRequest.wIndex;
 8003f58:	4b45      	ldr	r3, [pc, #276]	; (8004070 <USBD_Handle_DeviceRequest+0x268>)
 8003f5a:	889b      	ldrh	r3, [r3, #4]
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	60fb      	str	r3, [r7, #12]
          length = (uint32_t)device.events->get_descriptor((uint16_t)tmp_value, (uint16_t)tmp_index, (void*)&buffer);
 8003f60:	4b44      	ldr	r3, [pc, #272]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8003f62:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003f66:	695b      	ldr	r3, [r3, #20]
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	b290      	uxth	r0, r2
 8003f6c:	68fa      	ldr	r2, [r7, #12]
 8003f6e:	b291      	uxth	r1, r2
 8003f70:	1d3a      	adds	r2, r7, #4
 8003f72:	4798      	blx	r3
 8003f74:	4603      	mov	r3, r0
 8003f76:	61fb      	str	r3, [r7, #28]
        }

        if (0U == length)
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d102      	bne.n	8003f84 <USBD_Handle_DeviceRequest+0x17c>
        {
          USBD_HandleEP0_Stall();
 8003f7e:	f7ff ff2b 	bl	8003dd8 <USBD_HandleEP0_Stall>

          ret = (uint32_t)device.Driver->EndpointWrite(0U,buffer,length);
          device.Endpoints[0].InDataLeft = length - ret;
          device.Endpoints[0].InDataBuffer = (uint8_t *)buffer + ret;
        }
        break;
 8003f82:	e18d      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
        {
          USBD_HandleEP0_Stall();
        }
        else
        {
          if (length >= (uint32_t)USB_ControlRequest.wLength)
 8003f84:	4b3a      	ldr	r3, [pc, #232]	; (8004070 <USBD_Handle_DeviceRequest+0x268>)
 8003f86:	88db      	ldrh	r3, [r3, #6]
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d803      	bhi.n	8003f9a <USBD_Handle_DeviceRequest+0x192>
          {
            length = (uint32_t)USB_ControlRequest.wLength;
 8003f92:	4b37      	ldr	r3, [pc, #220]	; (8004070 <USBD_Handle_DeviceRequest+0x268>)
 8003f94:	88db      	ldrh	r3, [r3, #6]
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	61fb      	str	r3, [r7, #28]
          }

          ret = (uint32_t)device.Driver->EndpointWrite(0U,buffer,length);
 8003f9a:	4b36      	ldr	r3, [pc, #216]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	2000      	movs	r0, #0
 8003fa4:	4611      	mov	r1, r2
 8003fa6:	69fa      	ldr	r2, [r7, #28]
 8003fa8:	4798      	blx	r3
 8003faa:	4603      	mov	r3, r0
 8003fac:	60bb      	str	r3, [r7, #8]
          device.Endpoints[0].InDataLeft = length - ret;
 8003fae:	69fa      	ldr	r2, [r7, #28]
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	4a2f      	ldr	r2, [pc, #188]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8003fb6:	6293      	str	r3, [r2, #40]	; 0x28
          device.Endpoints[0].InDataBuffer = (uint8_t *)buffer + ret;
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	4413      	add	r3, r2
 8003fbe:	4a2d      	ldr	r2, [pc, #180]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8003fc0:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
        break;
 8003fc2:	e16d      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>

      case REQ_GetInterface:
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
 8003fc4:	4b2c      	ldr	r3, [pc, #176]	; (8004078 <USBD_Handle_DeviceRequest+0x270>)
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	2b04      	cmp	r3, #4
 8003fcc:	d10e      	bne.n	8003fec <USBD_Handle_DeviceRequest+0x1e4>
        {          
          if (0U == (uint32_t)device.Driver->EndpointWrite(0U, 
 8003fce:	4b29      	ldr	r3, [pc, #164]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
             &device.interface_settings[USB_ControlRequest.wIndex], 1U))
 8003fd4:	4a26      	ldr	r2, [pc, #152]	; (8004070 <USBD_Handle_DeviceRequest+0x268>)
 8003fd6:	8892      	ldrh	r2, [r2, #4]
 8003fd8:	b292      	uxth	r2, r2
 8003fda:	f502 729c 	add.w	r2, r2, #312	; 0x138
 8003fde:	4925      	ldr	r1, [pc, #148]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8003fe0:	440a      	add	r2, r1
        break;

      case REQ_GetInterface:
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
        {          
          if (0U == (uint32_t)device.Driver->EndpointWrite(0U, 
 8003fe2:	2000      	movs	r0, #0
 8003fe4:	4611      	mov	r1, r2
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	4798      	blx	r3
             &device.interface_settings[USB_ControlRequest.wIndex], 1U))
          {
            XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetInterface", 0);
          }
          break;
 8003fea:	e159      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
        }
        if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
 8003fec:	4b22      	ldr	r3, [pc, #136]	; (8004078 <USBD_Handle_DeviceRequest+0x270>)
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	2b03      	cmp	r3, #3
 8003ff4:	d102      	bne.n	8003ffc <USBD_Handle_DeviceRequest+0x1f4>
        {
          USBD_HandleEP0_Stall();
 8003ff6:	f7ff feef 	bl	8003dd8 <USBD_HandleEP0_Stall>
          break;
 8003ffa:	e151      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
        }
        break;
 8003ffc:	e150      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>

      case REQ_GetStatus:
        if (REQREC_DEVICE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
 8003ffe:	4b1c      	ldr	r3, [pc, #112]	; (8004070 <USBD_Handle_DeviceRequest+0x268>)
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	b2db      	uxtb	r3, r3
 8004004:	f003 0303 	and.w	r3, r3, #3
 8004008:	2b00      	cmp	r3, #0
 800400a:	d119      	bne.n	8004040 <USBD_Handle_DeviceRequest+0x238>
        {
          status = (uint32_t)((uint8_t)(device.remote_wakeup << (uint8_t)1) | device.self_powered);					
 800400c:	4b19      	ldr	r3, [pc, #100]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 800400e:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8004012:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004016:	b2db      	uxtb	r3, r3
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	b2db      	uxtb	r3, r3
 800401c:	461a      	mov	r2, r3
 800401e:	4b15      	ldr	r3, [pc, #84]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8004020:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8004024:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004028:	b2db      	uxtb	r3, r3
 800402a:	4313      	orrs	r3, r2
 800402c:	603b      	str	r3, [r7, #0]
          if (0U == (uint32_t)device.Driver->EndpointWrite(0U, (uint8_t*)&status, USBD_WORD_SIZE))
 800402e:	4b11      	ldr	r3, [pc, #68]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004034:	463a      	mov	r2, r7
 8004036:	2000      	movs	r0, #0
 8004038:	4611      	mov	r1, r2
 800403a:	2202      	movs	r2, #2
 800403c:	4798      	blx	r3
          {
            XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus", 0);
          }          
          break;
 800403e:	e12f      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
        }
        if ((REQREC_INTERFACE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
 8004040:	4b0b      	ldr	r3, [pc, #44]	; (8004070 <USBD_Handle_DeviceRequest+0x268>)
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	b2db      	uxtb	r3, r3
 8004046:	f003 0303 	and.w	r3, r3, #3
 800404a:	2b01      	cmp	r3, #1
 800404c:	d118      	bne.n	8004080 <USBD_Handle_DeviceRequest+0x278>
            ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState))
 800404e:	4b0a      	ldr	r3, [pc, #40]	; (8004078 <USBD_Handle_DeviceRequest+0x270>)
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	b2db      	uxtb	r3, r3
          {
            XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus", 0);
          }          
          break;
        }
        if ((REQREC_INTERFACE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
 8004054:	2b04      	cmp	r3, #4
 8004056:	d113      	bne.n	8004080 <USBD_Handle_DeviceRequest+0x278>
            ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState))
        {
          status = 0U;
 8004058:	2300      	movs	r3, #0
 800405a:	603b      	str	r3, [r7, #0]
          if (0U == (uint32_t)device.Driver->EndpointWrite(0U, (uint8_t*)&status, USBD_WORD_SIZE))
 800405c:	4b05      	ldr	r3, [pc, #20]	; (8004074 <USBD_Handle_DeviceRequest+0x26c>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004062:	463a      	mov	r2, r7
 8004064:	2000      	movs	r0, #0
 8004066:	4611      	mov	r1, r2
 8004068:	2202      	movs	r2, #2
 800406a:	4798      	blx	r3
          {
            XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus- REQREC_INTERFACE", 0);
          }          
          break;
 800406c:	e118      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
 800406e:	bf00      	nop
 8004070:	1ffe8bb0 	.word	0x1ffe8bb0
 8004074:	1ffe8db8 	.word	0x1ffe8db8
 8004078:	1ffe8bad 	.word	0x1ffe8bad
 800407c:	1ffe8ef1 	.word	0x1ffe8ef1
        }

        if (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
 8004080:	4b8c      	ldr	r3, [pc, #560]	; (80042b4 <USBD_Handle_DeviceRequest+0x4ac>)
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	b2db      	uxtb	r3, r3
 8004086:	f003 0303 	and.w	r3, r3, #3
 800408a:	2b02      	cmp	r3, #2
 800408c:	d130      	bne.n	80040f0 <USBD_Handle_DeviceRequest+0x2e8>
        {
          index = (uint32_t)(USB_ControlRequest.wIndex & USBD_BYTE_MASK & ENDPOINT_EPNUM_MASK);
 800408e:	4b89      	ldr	r3, [pc, #548]	; (80042b4 <USBD_Handle_DeviceRequest+0x4ac>)
 8004090:	889b      	ldrh	r3, [r3, #4]
 8004092:	b29b      	uxth	r3, r3
 8004094:	f003 030f 	and.w	r3, r3, #15
 8004098:	617b      	str	r3, [r7, #20]
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0 == USB_ControlRequest.wIndex)) &&
 800409a:	4b87      	ldr	r3, [pc, #540]	; (80042b8 <USBD_Handle_DeviceRequest+0x4b0>)
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	2b04      	cmp	r3, #4
 80040a2:	d004      	beq.n	80040ae <USBD_Handle_DeviceRequest+0x2a6>
 80040a4:	4b83      	ldr	r3, [pc, #524]	; (80042b4 <USBD_Handle_DeviceRequest+0x4ac>)
 80040a6:	889b      	ldrh	r3, [r3, #4]
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d120      	bne.n	80040f0 <USBD_Handle_DeviceRequest+0x2e8>
              (1U == device.Endpoints[index].IsConfigured))
 80040ae:	4a83      	ldr	r2, [pc, #524]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	212c      	movs	r1, #44	; 0x2c
 80040b4:	fb01 f303 	mul.w	r3, r1, r3
 80040b8:	4413      	add	r3, r2
 80040ba:	7a1b      	ldrb	r3, [r3, #8]
 80040bc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80040c0:	b2db      	uxtb	r3, r3
        }

        if (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
        {
          index = (uint32_t)(USB_ControlRequest.wIndex & USBD_BYTE_MASK & ENDPOINT_EPNUM_MASK);
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0 == USB_ControlRequest.wIndex)) &&
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d114      	bne.n	80040f0 <USBD_Handle_DeviceRequest+0x2e8>
              (1U == device.Endpoints[index].IsConfigured))
          {
            status = (uint32_t)device.Endpoints[index].IsHalted;
 80040c6:	4a7d      	ldr	r2, [pc, #500]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	212c      	movs	r1, #44	; 0x2c
 80040cc:	fb01 f303 	mul.w	r3, r1, r3
 80040d0:	4413      	add	r3, r2
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	089b      	lsrs	r3, r3, #2
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	603b      	str	r3, [r7, #0]
            if (0U == (uint32_t)device.Driver->EndpointWrite(0U, (uint8_t*)&status, USBD_WORD_SIZE))
 80040de:	4b77      	ldr	r3, [pc, #476]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e4:	463a      	mov	r2, r7
 80040e6:	2000      	movs	r0, #0
 80040e8:	4611      	mov	r1, r2
 80040ea:	2202      	movs	r2, #2
 80040ec:	4798      	blx	r3
            {
              XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus- REQREC_ENDPOINT", 0);
            }              
            break;
 80040ee:	e0d7      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
          }
        }
        /* default stall */
        USBD_HandleEP0_Stall();
 80040f0:	f7ff fe72 	bl	8003dd8 <USBD_HandleEP0_Stall>
        break;
 80040f4:	e0d4      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>

      case REQ_SetAddress:
        if (0U == value)
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d103      	bne.n	8004104 <USBD_Handle_DeviceRequest+0x2fc>
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
 80040fc:	4b6e      	ldr	r3, [pc, #440]	; (80042b8 <USBD_Handle_DeviceRequest+0x4b0>)
 80040fe:	2202      	movs	r2, #2
 8004100:	701a      	strb	r2, [r3, #0]
 8004102:	e002      	b.n	800410a <USBD_Handle_DeviceRequest+0x302>
        }
        else
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Addressed;
 8004104:	4b6c      	ldr	r3, [pc, #432]	; (80042b8 <USBD_Handle_DeviceRequest+0x4b0>)
 8004106:	2203      	movs	r2, #3
 8004108:	701a      	strb	r2, [r3, #0]
        }
        if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->DeviceSetAddress((uint8_t)value,
 800410a:	4b6c      	ldr	r3, [pc, #432]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	699b      	ldr	r3, [r3, #24]
 8004110:	69ba      	ldr	r2, [r7, #24]
 8004112:	b2d2      	uxtb	r2, r2
 8004114:	4610      	mov	r0, r2
 8004116:	2100      	movs	r1, #0
 8004118:	4798      	blx	r3
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10b      	bne.n	8004138 <USBD_Handle_DeviceRequest+0x330>
                                   XMC_USBD_SET_ADDRESS_STAGE_SETUP))
        {
          if (NULL != device.events->set_address)
 8004120:	4b66      	ldr	r3, [pc, #408]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 8004122:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004126:	691b      	ldr	r3, [r3, #16]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d005      	beq.n	8004138 <USBD_Handle_DeviceRequest+0x330>
          {
            device.events->set_address();
 800412c:	4b63      	ldr	r3, [pc, #396]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 800412e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004132:	691b      	ldr	r3, [r3, #16]
 8004134:	4798      	blx	r3
          }
        }
        break;
 8004136:	e0b3      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
 8004138:	e0b2      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>

      case REQ_SetConfiguration:
        /* Regardless the state update the configuration to unconfigure
         * endpoints */
        device.configuration = (uint8_t)value;
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	b2da      	uxtb	r2, r3
 800413e:	4b5f      	ldr	r3, [pc, #380]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 8004140:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
        if (NULL != device.events->config_changed)
 8004144:	4b5d      	ldr	r3, [pc, #372]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 8004146:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d004      	beq.n	800415a <USBD_Handle_DeviceRequest+0x352>
        {
          device.events->config_changed();
 8004150:	4b5a      	ldr	r3, [pc, #360]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 8004152:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	4798      	blx	r3
        }

        /* when config 0 is choosen, we are back in address state */
        if (0U == value)
 800415a:	69bb      	ldr	r3, [r7, #24]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d103      	bne.n	8004168 <USBD_Handle_DeviceRequest+0x360>
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Addressed;
 8004160:	4b55      	ldr	r3, [pc, #340]	; (80042b8 <USBD_Handle_DeviceRequest+0x4b0>)
 8004162:	2203      	movs	r2, #3
 8004164:	701a      	strb	r2, [r3, #0]
          break;
 8004166:	e09b      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
        }
        /* go ahead only with vailid config. (must be set in event) */
        if (1U == device.IsConfigured)
 8004168:	4b54      	ldr	r3, [pc, #336]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 800416a:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 800416e:	f003 0301 	and.w	r3, r3, #1
 8004172:	b2db      	uxtb	r3, r3
 8004174:	2b00      	cmp	r3, #0
 8004176:	d003      	beq.n	8004180 <USBD_Handle_DeviceRequest+0x378>
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Configured;
 8004178:	4b4f      	ldr	r3, [pc, #316]	; (80042b8 <USBD_Handle_DeviceRequest+0x4b0>)
 800417a:	2204      	movs	r2, #4
 800417c:	701a      	strb	r2, [r3, #0]
        }
        else
        {
          USBD_HandleEP0_Stall();
        }
        break;
 800417e:	e08f      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Configured;
        }
        else
        {
          USBD_HandleEP0_Stall();
 8004180:	f7ff fe2a 	bl	8003dd8 <USBD_HandleEP0_Stall>
        }
        break;
 8004184:	e08c      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>

      case REQ_SetDescriptor:
        /* Set Descriptor not supported, so stall */
        USBD_HandleEP0_Stall();
 8004186:	f7ff fe27 	bl	8003dd8 <USBD_HandleEP0_Stall>
        break;
 800418a:	e089      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>

      case REQ_SetInterface:
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
 800418c:	4b4a      	ldr	r3, [pc, #296]	; (80042b8 <USBD_Handle_DeviceRequest+0x4b0>)
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	b2db      	uxtb	r3, r3
 8004192:	2b04      	cmp	r3, #4
 8004194:	d111      	bne.n	80041ba <USBD_Handle_DeviceRequest+0x3b2>
        {
          tmp_value = (uint32_t)USB_ControlRequest.wValue;
 8004196:	4b47      	ldr	r3, [pc, #284]	; (80042b4 <USBD_Handle_DeviceRequest+0x4ac>)
 8004198:	885b      	ldrh	r3, [r3, #2]
 800419a:	b29b      	uxth	r3, r3
 800419c:	613b      	str	r3, [r7, #16]
          tmp_index = (uint32_t)USB_ControlRequest.wIndex;
 800419e:	4b45      	ldr	r3, [pc, #276]	; (80042b4 <USBD_Handle_DeviceRequest+0x4ac>)
 80041a0:	889b      	ldrh	r3, [r3, #4]
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	60fb      	str	r3, [r7, #12]
          device.interface_settings[tmp_index] =	(uint8_t)tmp_value;
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	b2d9      	uxtb	r1, r3
 80041aa:	4a44      	ldr	r2, [pc, #272]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	4413      	add	r3, r2
 80041b0:	f503 739c 	add.w	r3, r3, #312	; 0x138
 80041b4:	460a      	mov	r2, r1
 80041b6:	701a      	strb	r2, [r3, #0]
          break;
 80041b8:	e072      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
        }
        if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
 80041ba:	4b3f      	ldr	r3, [pc, #252]	; (80042b8 <USBD_Handle_DeviceRequest+0x4b0>)
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b03      	cmp	r3, #3
 80041c2:	d102      	bne.n	80041ca <USBD_Handle_DeviceRequest+0x3c2>
        {
          USBD_HandleEP0_Stall();
 80041c4:	f7ff fe08 	bl	8003dd8 <USBD_HandleEP0_Stall>
          break;
 80041c8:	e06a      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
        }
        break;
 80041ca:	e069      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>

      case REQ_SetFeature:
        /* we do not support test mode */
        if ((uint32_t)FEATURE_SEL_TestMode == value)
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d102      	bne.n	80041d8 <USBD_Handle_DeviceRequest+0x3d0>
        {
          USBD_HandleEP0_Stall();
 80041d2:	f7ff fe01 	bl	8003dd8 <USBD_HandleEP0_Stall>
          break;
 80041d6:	e063      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
        }
        /* configured state */
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
 80041d8:	4b37      	ldr	r3, [pc, #220]	; (80042b8 <USBD_Handle_DeviceRequest+0x4b0>)
 80041da:	781b      	ldrb	r3, [r3, #0]
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b04      	cmp	r3, #4
 80041e0:	d138      	bne.n	8004254 <USBD_Handle_DeviceRequest+0x44c>
        {
          switch (value)
 80041e2:	69bb      	ldr	r3, [r7, #24]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d00a      	beq.n	80041fe <USBD_Handle_DeviceRequest+0x3f6>
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d000      	beq.n	80041ee <USBD_Handle_DeviceRequest+0x3e6>
                  XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointStall failed- FEATURE_SEL_EndpointHalt", 0);
                }                
              }
              break;
            default:
              break;
 80041ec:	e031      	b.n	8004252 <USBD_Handle_DeviceRequest+0x44a>
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
        {
          switch (value)
          {
            case FEATURE_SEL_DeviceRemoteWakeup:
              device.remote_wakeup = 1U;
 80041ee:	4a33      	ldr	r2, [pc, #204]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 80041f0:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 80041f4:	f043 0304 	orr.w	r3, r3, #4
 80041f8:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
              break;
 80041fc:	e029      	b.n	8004252 <USBD_Handle_DeviceRequest+0x44a>
            case FEATURE_SEL_EndpointHalt:
              index = ((uint32_t)USB_ControlRequest.wIndex & (uint32_t)USBD_BYTE_MASK & 
 80041fe:	4b2d      	ldr	r3, [pc, #180]	; (80042b4 <USBD_Handle_DeviceRequest+0x4ac>)
 8004200:	889b      	ldrh	r3, [r3, #4]
 8004202:	b29b      	uxth	r3, r3
 8004204:	f003 030f 	and.w	r3, r3, #15
 8004208:	617b      	str	r3, [r7, #20]
                      (uint32_t)XMC_USBD_ENDPOINT_NUMBER_MASK);
              if (0U == device.Endpoints[index].IsConfigured)
 800420a:	4a2c      	ldr	r2, [pc, #176]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	212c      	movs	r1, #44	; 0x2c
 8004210:	fb01 f303 	mul.w	r3, r1, r3
 8004214:	4413      	add	r3, r2
 8004216:	7a1b      	ldrb	r3, [r3, #8]
 8004218:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800421c:	b2db      	uxtb	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d102      	bne.n	8004228 <USBD_Handle_DeviceRequest+0x420>
              {
                USBD_HandleEP0_Stall();
 8004222:	f7ff fdd9 	bl	8003dd8 <USBD_HandleEP0_Stall>
 8004226:	e013      	b.n	8004250 <USBD_Handle_DeviceRequest+0x448>
              }
              else
              {
                device.Endpoints[index].IsHalted = 1U;
 8004228:	4a24      	ldr	r2, [pc, #144]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	212c      	movs	r1, #44	; 0x2c
 800422e:	fb01 f303 	mul.w	r3, r1, r3
 8004232:	441a      	add	r2, r3
 8004234:	8913      	ldrh	r3, [r2, #8]
 8004236:	f043 0304 	orr.w	r3, r3, #4
 800423a:	8113      	strh	r3, [r2, #8]
                if (USBD_STATUS_SUCCESS != 
                                  (USBD_STATUS_t)device.Driver->EndpointStall((uint8_t)USB_ControlRequest.wIndex,true))
 800423c:	4b1f      	ldr	r3, [pc, #124]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004242:	4a1c      	ldr	r2, [pc, #112]	; (80042b4 <USBD_Handle_DeviceRequest+0x4ac>)
 8004244:	8892      	ldrh	r2, [r2, #4]
 8004246:	b292      	uxth	r2, r2
 8004248:	b2d2      	uxtb	r2, r2
 800424a:	4610      	mov	r0, r2
 800424c:	2101      	movs	r1, #1
 800424e:	4798      	blx	r3
                {
                  XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointStall failed- FEATURE_SEL_EndpointHalt", 0);
                }                
              }
              break;
 8004250:	bf00      	nop
            default:
              break;
          }
          break;
 8004252:	e025      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
        }
        /* when addressed, only ep0 can be halted */
        if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
 8004254:	4b18      	ldr	r3, [pc, #96]	; (80042b8 <USBD_Handle_DeviceRequest+0x4b0>)
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	b2db      	uxtb	r3, r3
 800425a:	2b03      	cmp	r3, #3
 800425c:	d117      	bne.n	800428e <USBD_Handle_DeviceRequest+0x486>
        {
          if (((uint32_t)FEATURE_SEL_EndpointHalt == value) &&
 800425e:	69bb      	ldr	r3, [r7, #24]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d114      	bne.n	800428e <USBD_Handle_DeviceRequest+0x486>
              (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
 8004264:	4b13      	ldr	r3, [pc, #76]	; (80042b4 <USBD_Handle_DeviceRequest+0x4ac>)
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	b2db      	uxtb	r3, r3
 800426a:	f003 0303 	and.w	r3, r3, #3
          break;
        }
        /* when addressed, only ep0 can be halted */
        if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
        {
          if (((uint32_t)FEATURE_SEL_EndpointHalt == value) &&
 800426e:	2b02      	cmp	r3, #2
 8004270:	d10d      	bne.n	800428e <USBD_Handle_DeviceRequest+0x486>
              (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
              ((uint16_t)0 == ((uint16_t)USB_ControlRequest.wIndex & (uint16_t)USBD_BYTE_MASK)))
 8004272:	4b10      	ldr	r3, [pc, #64]	; (80042b4 <USBD_Handle_DeviceRequest+0x4ac>)
 8004274:	889b      	ldrh	r3, [r3, #4]
 8004276:	b29b      	uxth	r3, r3
 8004278:	b2db      	uxtb	r3, r3
        }
        /* when addressed, only ep0 can be halted */
        if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
        {
          if (((uint32_t)FEATURE_SEL_EndpointHalt == value) &&
              (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
 800427a:	2b00      	cmp	r3, #0
 800427c:	d107      	bne.n	800428e <USBD_Handle_DeviceRequest+0x486>
              ((uint16_t)0 == ((uint16_t)USB_ControlRequest.wIndex & (uint16_t)USBD_BYTE_MASK)))
          {
            device.Endpoints[0].IsHalted = 1U;
 800427e:	4a0f      	ldr	r2, [pc, #60]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 8004280:	8913      	ldrh	r3, [r2, #8]
 8004282:	f043 0304 	orr.w	r3, r3, #4
 8004286:	8113      	strh	r3, [r2, #8]
            USBD_HandleEP0_Stall();
 8004288:	f7ff fda6 	bl	8003dd8 <USBD_HandleEP0_Stall>
            break;
 800428c:	e008      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>
          }
        }
        /* default behaviour is stall */
        USBD_HandleEP0_Stall();
 800428e:	f7ff fda3 	bl	8003dd8 <USBD_HandleEP0_Stall>
        break;
 8004292:	e005      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>

      case REQ_SynchFrame:
        /* Not yet supported */
        USBD_HandleEP0_Stall();
 8004294:	f7ff fda0 	bl	8003dd8 <USBD_HandleEP0_Stall>
        break;
 8004298:	e002      	b.n	80042a0 <USBD_Handle_DeviceRequest+0x498>

      default:
        USBD_HandleEP0_Stall();
 800429a:	f7ff fd9d 	bl	8003dd8 <USBD_HandleEP0_Stall>
        break;
 800429e:	bf00      	nop
    }
  }
  device.IsSetupRecieved = 0U;
 80042a0:	4b06      	ldr	r3, [pc, #24]	; (80042bc <USBD_Handle_DeviceRequest+0x4b4>)
 80042a2:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 80042a6:	f022 0202 	bic.w	r2, r2, #2
 80042aa:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
}
 80042ae:	3720      	adds	r7, #32
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	1ffe8bb0 	.word	0x1ffe8bb0
 80042b8:	1ffe8bad 	.word	0x1ffe8bad
 80042bc:	1ffe8db8 	.word	0x1ffe8db8

080042c0 <USBD_HandleEP0_IN>:
 * state.
 * In USBD_EP0_STATE_IN_STATUS state it starts a new read of setup packets and switches
 * to USBD_EP0_STATE_IDLE.
 */
static void USBD_HandleEP0_IN()
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	af00      	add	r7, sp, #0
  if (USBD_EP0_STATE_IN_DATA == device.ep0_state)
 80042c4:	4b10      	ldr	r3, [pc, #64]	; (8004308 <USBD_HandleEP0_IN+0x48>)
 80042c6:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d10a      	bne.n	80042e4 <USBD_HandleEP0_IN+0x24>
  {
    /* Read zero length out data packet */
    device.Driver->EndpointReadStart((uint8_t)0,0U);
 80042ce:	4b0e      	ldr	r3, [pc, #56]	; (8004308 <USBD_HandleEP0_IN+0x48>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042d4:	2000      	movs	r0, #0
 80042d6:	2100      	movs	r1, #0
 80042d8:	4798      	blx	r3
    device.ep0_state = USBD_EP0_STATE_OUT_STATUS;
 80042da:	4b0b      	ldr	r3, [pc, #44]	; (8004308 <USBD_HandleEP0_IN+0x48>)
 80042dc:	2205      	movs	r2, #5
 80042de:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
 80042e2:	e010      	b.n	8004306 <USBD_HandleEP0_IN+0x46>
  }
  else if (USBD_EP0_STATE_IN_STATUS == device.ep0_state)
 80042e4:	4b08      	ldr	r3, [pc, #32]	; (8004308 <USBD_HandleEP0_IN+0x48>)
 80042e6:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 80042ea:	2b03      	cmp	r3, #3
 80042ec:	d10b      	bne.n	8004306 <USBD_HandleEP0_IN+0x46>
  {
    /* Request new setup packet */
    device.Driver->EndpointReadStart((uint8_t)device.Endpoints[0].Address,(uint32_t)USBD_EP0_3SETUP_PKT_SIZE);
 80042ee:	4b06      	ldr	r3, [pc, #24]	; (8004308 <USBD_HandleEP0_IN+0x48>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042f4:	4a04      	ldr	r2, [pc, #16]	; (8004308 <USBD_HandleEP0_IN+0x48>)
 80042f6:	7912      	ldrb	r2, [r2, #4]
 80042f8:	4610      	mov	r0, r2
 80042fa:	2118      	movs	r1, #24
 80042fc:	4798      	blx	r3
    device.ep0_state = USBD_EP0_STATE_IDLE;
 80042fe:	4b02      	ldr	r3, [pc, #8]	; (8004308 <USBD_HandleEP0_IN+0x48>)
 8004300:	2201      	movs	r2, #1
 8004302:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
  else
  {
    /*Assert*/
    XMC_ASSERT("USBD_HandleEP0_IN: invalid ep0 state", 0);
  }
}
 8004306:	bd80      	pop	{r7, pc}
 8004308:	1ffe8db8 	.word	0x1ffe8db8

0800430c <USBD_HandleEP0_OUT>:
 * for new SETUP packets, when in \ref USBD_EP0_STATE_OUT_STATUS. When endpoint 0 is in
 * USBD_EP0_STATE_OUT_DATA state, it handles the received data and starts a write
 * transaction for \ref USBD_EP0_STATE_IN_STATUS.
 */
static void USBD_HandleEP0_OUT()
{
 800430c:	b580      	push	{r7, lr}
 800430e:	af00      	add	r7, sp, #0
  if (USBD_EP0_STATE_OUT_DATA == device.ep0_state)
 8004310:	4b12      	ldr	r3, [pc, #72]	; (800435c <USBD_HandleEP0_OUT+0x50>)
 8004312:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 8004316:	2b04      	cmp	r3, #4
 8004318:	d10d      	bne.n	8004336 <USBD_HandleEP0_OUT+0x2a>
  {
    /* Now we have the data for handling the request */
    USBD_Handle_DeviceRequest();
 800431a:	f7ff fd75 	bl	8003e08 <USBD_Handle_DeviceRequest>
    /* Zero length packet for status stage */
    device.Driver->EndpointWrite((uint8_t)0,(uint8_t*)0,(uint32_t)0);
 800431e:	4b0f      	ldr	r3, [pc, #60]	; (800435c <USBD_HandleEP0_OUT+0x50>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004324:	2000      	movs	r0, #0
 8004326:	2100      	movs	r1, #0
 8004328:	2200      	movs	r2, #0
 800432a:	4798      	blx	r3
    device.ep0_state = USBD_EP0_STATE_IN_STATUS;
 800432c:	4b0b      	ldr	r3, [pc, #44]	; (800435c <USBD_HandleEP0_OUT+0x50>)
 800432e:	2203      	movs	r2, #3
 8004330:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
 8004334:	e010      	b.n	8004358 <USBD_HandleEP0_OUT+0x4c>
  }
  else if (USBD_EP0_STATE_OUT_STATUS == device.ep0_state)
 8004336:	4b09      	ldr	r3, [pc, #36]	; (800435c <USBD_HandleEP0_OUT+0x50>)
 8004338:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 800433c:	2b05      	cmp	r3, #5
 800433e:	d10b      	bne.n	8004358 <USBD_HandleEP0_OUT+0x4c>
  {
    /* Request new setup packet */
    device.Driver->EndpointReadStart((uint8_t)device.Endpoints[0].Address,(uint32_t)USBD_EP0_3SETUP_PKT_SIZE);
 8004340:	4b06      	ldr	r3, [pc, #24]	; (800435c <USBD_HandleEP0_OUT+0x50>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004346:	4a05      	ldr	r2, [pc, #20]	; (800435c <USBD_HandleEP0_OUT+0x50>)
 8004348:	7912      	ldrb	r2, [r2, #4]
 800434a:	4610      	mov	r0, r2
 800434c:	2118      	movs	r1, #24
 800434e:	4798      	blx	r3
    device.ep0_state = USBD_EP0_STATE_IDLE;
 8004350:	4b02      	ldr	r3, [pc, #8]	; (800435c <USBD_HandleEP0_OUT+0x50>)
 8004352:	2201      	movs	r2, #1
 8004354:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
  else
  {
    /*Assert*/
    XMC_ASSERT("USBD_HandleEP0_OUT: invalid ep0 state", 0);
  }
}
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	1ffe8db8 	.word	0x1ffe8db8

08004360 <USBD_HandleEP0_SETUP>:
 * equals zero, it starts processing the request and sends in status response including the switch to
 * USBD_EP0_STATE_IN_STATUS. When the host expects data from the device, the function processes the control
 * request and switches to USBD_EP0_STATE_IN_DATA state.
 */
static void USBD_HandleEP0_SETUP()
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b082      	sub	sp, #8
 8004364:	af00      	add	r7, sp, #0
  /* read setup packet from ep0 */
  uint32_t ret_val;

  ret_val = (uint32_t)device.Driver->EndpointRead((uint8_t)0,(void*)&USB_ControlRequest,
 8004366:	4b22      	ldr	r3, [pc, #136]	; (80043f0 <USBD_HandleEP0_SETUP+0x90>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800436c:	2000      	movs	r0, #0
 800436e:	4921      	ldr	r1, [pc, #132]	; (80043f4 <USBD_HandleEP0_SETUP+0x94>)
 8004370:	2208      	movs	r2, #8
 8004372:	4798      	blx	r3
 8004374:	4603      	mov	r3, r0
 8004376:	607b      	str	r3, [r7, #4]
            (uint32_t)USBD_EP0_SETUP_PKT_SIZE);
  device.IsSetupRecieved = (uint8_t)true;
 8004378:	4b1d      	ldr	r3, [pc, #116]	; (80043f0 <USBD_HandleEP0_SETUP+0x90>)
 800437a:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 800437e:	f042 0202 	orr.w	r2, r2, #2
 8004382:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e

  if ((uint32_t)USBD_EP0_SETUP_PKT_SIZE == ret_val)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2b08      	cmp	r3, #8
 800438a:	d12d      	bne.n	80043e8 <USBD_HandleEP0_SETUP+0x88>
  {
    /* if length is zero we have only a in_status phase */
    if (0U == (uint32_t)USB_ControlRequest.wLength)
 800438c:	4b19      	ldr	r3, [pc, #100]	; (80043f4 <USBD_HandleEP0_SETUP+0x94>)
 800438e:	88db      	ldrh	r3, [r3, #6]
 8004390:	b29b      	uxth	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d10d      	bne.n	80043b2 <USBD_HandleEP0_SETUP+0x52>
    {
      device.ep0_state = USBD_EP0_STATE_IN_STATUS;
 8004396:	4b16      	ldr	r3, [pc, #88]	; (80043f0 <USBD_HandleEP0_SETUP+0x90>)
 8004398:	2203      	movs	r2, #3
 800439a:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
      USBD_Handle_DeviceRequest();
 800439e:	f7ff fd33 	bl	8003e08 <USBD_Handle_DeviceRequest>
      device.Driver->EndpointWrite((uint8_t)0, (uint8_t*)0, (uint32_t)0);
 80043a2:	4b13      	ldr	r3, [pc, #76]	; (80043f0 <USBD_HandleEP0_SETUP+0x90>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a8:	2000      	movs	r0, #0
 80043aa:	2100      	movs	r1, #0
 80043ac:	2200      	movs	r2, #0
 80043ae:	4798      	blx	r3
 80043b0:	e01a      	b.n	80043e8 <USBD_HandleEP0_SETUP+0x88>
    }
    else
    {
      if (USB_ControlRequest.bmRequestType & CONTROL_REQTYPE_DIRECTION)
 80043b2:	4b10      	ldr	r3, [pc, #64]	; (80043f4 <USBD_HandleEP0_SETUP+0x94>)
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	b25b      	sxtb	r3, r3
 80043bc:	2b00      	cmp	r3, #0
 80043be:	da06      	bge.n	80043ce <USBD_HandleEP0_SETUP+0x6e>
      {
        device.ep0_state = USBD_EP0_STATE_IN_DATA;
 80043c0:	4b0b      	ldr	r3, [pc, #44]	; (80043f0 <USBD_HandleEP0_SETUP+0x90>)
 80043c2:	2202      	movs	r2, #2
 80043c4:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
        USBD_Handle_DeviceRequest();
 80043c8:	f7ff fd1e 	bl	8003e08 <USBD_Handle_DeviceRequest>
 80043cc:	e00c      	b.n	80043e8 <USBD_HandleEP0_SETUP+0x88>
      }
      else
      {
        device.ep0_state = USBD_EP0_STATE_OUT_DATA;
 80043ce:	4b08      	ldr	r3, [pc, #32]	; (80043f0 <USBD_HandleEP0_SETUP+0x90>)
 80043d0:	2204      	movs	r2, #4
 80043d2:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
        /* Do not process request here, first read data */
        device.Driver->EndpointReadStart((uint8_t)0, (uint32_t)USB_ControlRequest.wLength);
 80043d6:	4b06      	ldr	r3, [pc, #24]	; (80043f0 <USBD_HandleEP0_SETUP+0x90>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043dc:	4a05      	ldr	r2, [pc, #20]	; (80043f4 <USBD_HandleEP0_SETUP+0x94>)
 80043de:	88d2      	ldrh	r2, [r2, #6]
 80043e0:	b292      	uxth	r2, r2
 80043e2:	2000      	movs	r0, #0
 80043e4:	4611      	mov	r1, r2
 80043e6:	4798      	blx	r3
  else
  {
    /*Assert*/
    XMC_ASSERT("USBD_HandleEP0_SETUP: read invalid setup packet size", 0);
  }
}
 80043e8:	3708      	adds	r7, #8
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	1ffe8db8 	.word	0x1ffe8db8
 80043f4:	1ffe8bb0 	.word	0x1ffe8bb0

080043f8 <USBD_SignalDeviceEventHandler>:
 * The device can have several events, by which it notifies the application about the occurance of event.
 * Not all events are available on all chip series. (Power Events are only supported on XMC4500)
 *
 */
static void USBD_SignalDeviceEventHandler(XMC_USBD_EVENT_t event)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	4603      	mov	r3, r0
 8004400:	71fb      	strb	r3, [r7, #7]
  uint32_t i;

  switch (event)
 8004402:	79fb      	ldrb	r3, [r7, #7]
 8004404:	2b09      	cmp	r3, #9
 8004406:	f200 811c 	bhi.w	8004642 <USBD_SignalDeviceEventHandler+0x24a>
 800440a:	a201      	add	r2, pc, #4	; (adr r2, 8004410 <USBD_SignalDeviceEventHandler+0x18>)
 800440c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004410:	080045eb 	.word	0x080045eb
 8004414:	080045cb 	.word	0x080045cb
 8004418:	08004591 	.word	0x08004591
 800441c:	080045ab 	.word	0x080045ab
 8004420:	08004439 	.word	0x08004439
 8004424:	08004643 	.word	0x08004643
 8004428:	08004617 	.word	0x08004617
 800442c:	080045f3 	.word	0x080045f3
 8004430:	08004643 	.word	0x08004643
 8004434:	08004577 	.word	0x08004577
  {
    case XMC_USBD_EVENT_RESET:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
 8004438:	4b84      	ldr	r3, [pc, #528]	; (800464c <USBD_SignalDeviceEventHandler+0x254>)
 800443a:	2202      	movs	r2, #2
 800443c:	701a      	strb	r2, [r3, #0]
      device.ep0_state = USBD_EP0_STATE_IDLE;
 800443e:	4b84      	ldr	r3, [pc, #528]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 8004440:	2201      	movs	r2, #1
 8004442:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
      device.remote_wakeup = (uint8_t)0;
 8004446:	4a82      	ldr	r2, [pc, #520]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 8004448:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 800444c:	f36f 0382 	bfc	r3, #2, #1
 8004450:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
      /* Reset endpoints and configuration */
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
 8004454:	2307      	movs	r3, #7
 8004456:	60fb      	str	r3, [r7, #12]
 8004458:	e060      	b.n	800451c <USBD_SignalDeviceEventHandler+0x124>
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f1c3 0307 	rsb	r3, r3, #7
 8004460:	4a7b      	ldr	r2, [pc, #492]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 8004462:	212c      	movs	r1, #44	; 0x2c
 8004464:	fb01 f303 	mul.w	r3, r1, r3
 8004468:	441a      	add	r2, r3
 800446a:	8913      	ldrh	r3, [r2, #8]
 800446c:	f36f 1304 	bfc	r3, #4, #1
 8004470:	8113      	strh	r3, [r2, #8]
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f1c3 0307 	rsb	r3, r3, #7
 8004478:	4a75      	ldr	r2, [pc, #468]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 800447a:	212c      	movs	r1, #44	; 0x2c
 800447c:	fb01 f303 	mul.w	r3, r1, r3
 8004480:	441a      	add	r2, r3
 8004482:	8913      	ldrh	r3, [r2, #8]
 8004484:	f36f 03c3 	bfc	r3, #3, #1
 8004488:	8113      	strh	r3, [r2, #8]
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f1c3 0307 	rsb	r3, r3, #7
 8004490:	4a6f      	ldr	r2, [pc, #444]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 8004492:	212c      	movs	r1, #44	; 0x2c
 8004494:	fb01 f303 	mul.w	r3, r1, r3
 8004498:	441a      	add	r2, r3
 800449a:	8913      	ldrh	r3, [r2, #8]
 800449c:	f36f 0382 	bfc	r3, #2, #1
 80044a0:	8113      	strh	r3, [r2, #8]
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2b07      	cmp	r3, #7
 80044a6:	d036      	beq.n	8004516 <USBD_SignalDeviceEventHandler+0x11e>
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f1c3 0307 	rsb	r3, r3, #7
 80044ae:	4a68      	ldr	r2, [pc, #416]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 80044b0:	212c      	movs	r1, #44	; 0x2c
 80044b2:	fb01 f303 	mul.w	r3, r1, r3
 80044b6:	4413      	add	r3, r2
 80044b8:	7a1b      	ldrb	r3, [r3, #8]
 80044ba:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80044be:	b2db      	uxtb	r3, r3
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d028      	beq.n	8004516 <USBD_SignalDeviceEventHandler+0x11e>
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
 80044c4:	4b62      	ldr	r3, [pc, #392]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	6a1b      	ldr	r3, [r3, #32]
          ((uint8_t)device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].Address))
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	f1c2 0207 	rsb	r2, r2, #7
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
 80044d0:	495f      	ldr	r1, [pc, #380]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 80044d2:	202c      	movs	r0, #44	; 0x2c
 80044d4:	fb00 f202 	mul.w	r2, r0, r2
 80044d8:	440a      	add	r2, r1
 80044da:	7912      	ldrb	r2, [r2, #4]
 80044dc:	4610      	mov	r0, r2
 80044de:	4798      	blx	r3
 80044e0:	4603      	mov	r3, r0
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d117      	bne.n	8004516 <USBD_SignalDeviceEventHandler+0x11e>
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
          ((uint8_t)device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].Address))
          {
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured = (uint8_t)0;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f1c3 0307 	rsb	r3, r3, #7
 80044ec:	4a58      	ldr	r2, [pc, #352]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 80044ee:	212c      	movs	r1, #44	; 0x2c
 80044f0:	fb01 f303 	mul.w	r3, r1, r3
 80044f4:	441a      	add	r2, r3
 80044f6:	7a13      	ldrb	r3, [r2, #8]
 80044f8:	f36f 0300 	bfc	r3, #0, #1
 80044fc:	7213      	strb	r3, [r2, #8]
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsEnabled = (uint8_t)0;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f1c3 0307 	rsb	r3, r3, #7
 8004504:	4a52      	ldr	r2, [pc, #328]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 8004506:	212c      	movs	r1, #44	; 0x2c
 8004508:	fb01 f303 	mul.w	r3, r1, r3
 800450c:	441a      	add	r2, r3
 800450e:	8913      	ldrh	r3, [r2, #8]
 8004510:	f36f 0341 	bfc	r3, #1, #1
 8004514:	8113      	strh	r3, [r2, #8]
    case XMC_USBD_EVENT_RESET:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
      device.ep0_state = USBD_EP0_STATE_IDLE;
      device.remote_wakeup = (uint8_t)0;
      /* Reset endpoints and configuration */
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	3b01      	subs	r3, #1
 800451a:	60fb      	str	r3, [r7, #12]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d19b      	bne.n	800445a <USBD_SignalDeviceEventHandler+0x62>
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured = (uint8_t)0;
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsEnabled = (uint8_t)0;
          }
        }
      }
      device.configuration = (uint8_t)0;
 8004522:	4b4b      	ldr	r3, [pc, #300]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 8004524:	2200      	movs	r2, #0
 8004526:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
      for (i = ((uint32_t)NUM_INTERFACES); i > 0U; i--)
 800452a:	2301      	movs	r3, #1
 800452c:	60fb      	str	r3, [r7, #12]
 800452e:	e00a      	b.n	8004546 <USBD_SignalDeviceEventHandler+0x14e>
      {
        device.interface_settings[((uint32_t)NUM_INTERFACES - i)] = (uint8_t)0;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f1c3 0301 	rsb	r3, r3, #1
 8004536:	4a46      	ldr	r2, [pc, #280]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 8004538:	4413      	add	r3, r2
 800453a:	2200      	movs	r2, #0
 800453c:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsEnabled = (uint8_t)0;
          }
        }
      }
      device.configuration = (uint8_t)0;
      for (i = ((uint32_t)NUM_INTERFACES); i > 0U; i--)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	3b01      	subs	r3, #1
 8004544:	60fb      	str	r3, [r7, #12]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1f1      	bne.n	8004530 <USBD_SignalDeviceEventHandler+0x138>
      {
        device.interface_settings[((uint32_t)NUM_INTERFACES - i)] = (uint8_t)0;
      }
      device.Driver->EndpointReadStart((uint8_t)device.Endpoints[0].Address,(uint32_t)USBD_EP0_3SETUP_PKT_SIZE);
 800454c:	4b40      	ldr	r3, [pc, #256]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004552:	4a3f      	ldr	r2, [pc, #252]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 8004554:	7912      	ldrb	r2, [r2, #4]
 8004556:	4610      	mov	r0, r2
 8004558:	2118      	movs	r1, #24
 800455a:	4798      	blx	r3
      if (NULL != device.events->reset)
 800455c:	4b3c      	ldr	r3, [pc, #240]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 800455e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004564:	2b00      	cmp	r3, #0
 8004566:	d005      	beq.n	8004574 <USBD_SignalDeviceEventHandler+0x17c>
      {
        device.events->reset();
 8004568:	4b39      	ldr	r3, [pc, #228]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 800456a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800456e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004570:	4798      	blx	r3
      }
      break;
 8004572:	e067      	b.n	8004644 <USBD_SignalDeviceEventHandler+0x24c>
 8004574:	e066      	b.n	8004644 <USBD_SignalDeviceEventHandler+0x24c>
    case XMC_USBD_EVENT_SOF:
      if (NULL != device.events->start_of_frame)
 8004576:	4b36      	ldr	r3, [pc, #216]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 8004578:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d005      	beq.n	800458e <USBD_SignalDeviceEventHandler+0x196>
      {
        device.events->start_of_frame();
 8004582:	4b33      	ldr	r3, [pc, #204]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 8004584:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004588:	6a1b      	ldr	r3, [r3, #32]
 800458a:	4798      	blx	r3
      }
      break;
 800458c:	e05a      	b.n	8004644 <USBD_SignalDeviceEventHandler+0x24c>
 800458e:	e059      	b.n	8004644 <USBD_SignalDeviceEventHandler+0x24c>
    case XMC_USBD_EVENT_CONNECT:
      if (NULL != device.events->connect)
 8004590:	4b2f      	ldr	r3, [pc, #188]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 8004592:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d005      	beq.n	80045a8 <USBD_SignalDeviceEventHandler+0x1b0>
      {
        device.events->connect();
 800459c:	4b2c      	ldr	r3, [pc, #176]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 800459e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4798      	blx	r3
      }
      break;
 80045a6:	e04d      	b.n	8004644 <USBD_SignalDeviceEventHandler+0x24c>
 80045a8:	e04c      	b.n	8004644 <USBD_SignalDeviceEventHandler+0x24c>
    case XMC_USBD_EVENT_DISCONNECT:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Powered;
 80045aa:	4b28      	ldr	r3, [pc, #160]	; (800464c <USBD_SignalDeviceEventHandler+0x254>)
 80045ac:	2201      	movs	r2, #1
 80045ae:	701a      	strb	r2, [r3, #0]
      if (NULL != device.events->disconnect)
 80045b0:	4b27      	ldr	r3, [pc, #156]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 80045b2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d005      	beq.n	80045c8 <USBD_SignalDeviceEventHandler+0x1d0>
      {
        device.events->disconnect();
 80045bc:	4b24      	ldr	r3, [pc, #144]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 80045be:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	4798      	blx	r3
      }
      break;
 80045c6:	e03d      	b.n	8004644 <USBD_SignalDeviceEventHandler+0x24c>
 80045c8:	e03c      	b.n	8004644 <USBD_SignalDeviceEventHandler+0x24c>
    case XMC_USBD_EVENT_POWER_OFF:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Unattached;
 80045ca:	4b20      	ldr	r3, [pc, #128]	; (800464c <USBD_SignalDeviceEventHandler+0x254>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	701a      	strb	r2, [r3, #0]
      if (NULL != device.events->disconnect)
 80045d0:	4b1f      	ldr	r3, [pc, #124]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 80045d2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d005      	beq.n	80045e8 <USBD_SignalDeviceEventHandler+0x1f0>
      {
        device.events->disconnect();
 80045dc:	4b1c      	ldr	r3, [pc, #112]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 80045de:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	4798      	blx	r3
      }
      break;
 80045e6:	e02d      	b.n	8004644 <USBD_SignalDeviceEventHandler+0x24c>
 80045e8:	e02c      	b.n	8004644 <USBD_SignalDeviceEventHandler+0x24c>
    case XMC_USBD_EVENT_POWER_ON:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Powered;
 80045ea:	4b18      	ldr	r3, [pc, #96]	; (800464c <USBD_SignalDeviceEventHandler+0x254>)
 80045ec:	2201      	movs	r2, #1
 80045ee:	701a      	strb	r2, [r3, #0]
      break;
 80045f0:	e028      	b.n	8004644 <USBD_SignalDeviceEventHandler+0x24c>
    case XMC_USBD_EVENT_REMOTE_WAKEUP:
      break;
    case XMC_USBD_EVENT_RESUME:
      USB_DeviceState = (uint8_t)device.pre_suspend_device_state;
 80045f2:	4b17      	ldr	r3, [pc, #92]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 80045f4:	f893 213a 	ldrb.w	r2, [r3, #314]	; 0x13a
 80045f8:	4b14      	ldr	r3, [pc, #80]	; (800464c <USBD_SignalDeviceEventHandler+0x254>)
 80045fa:	701a      	strb	r2, [r3, #0]
      if (NULL != device.events->wakeup)
 80045fc:	4b14      	ldr	r3, [pc, #80]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 80045fe:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004602:	699b      	ldr	r3, [r3, #24]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d005      	beq.n	8004614 <USBD_SignalDeviceEventHandler+0x21c>
      {
        device.events->wakeup();
 8004608:	4b11      	ldr	r3, [pc, #68]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 800460a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800460e:	699b      	ldr	r3, [r3, #24]
 8004610:	4798      	blx	r3
      }
      break;
 8004612:	e017      	b.n	8004644 <USBD_SignalDeviceEventHandler+0x24c>
 8004614:	e016      	b.n	8004644 <USBD_SignalDeviceEventHandler+0x24c>
    case XMC_USBD_EVENT_SUSPEND:
      device.pre_suspend_device_state = USB_DeviceState;
 8004616:	4b0d      	ldr	r3, [pc, #52]	; (800464c <USBD_SignalDeviceEventHandler+0x254>)
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	b2da      	uxtb	r2, r3
 800461c:	4b0c      	ldr	r3, [pc, #48]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 800461e:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
      USB_DeviceState = (uint8_t)DEVICE_STATE_Suspended;
 8004622:	4b0a      	ldr	r3, [pc, #40]	; (800464c <USBD_SignalDeviceEventHandler+0x254>)
 8004624:	2205      	movs	r2, #5
 8004626:	701a      	strb	r2, [r3, #0]
      if (NULL != device.events->suspend)
 8004628:	4b09      	ldr	r3, [pc, #36]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 800462a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800462e:	69db      	ldr	r3, [r3, #28]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d005      	beq.n	8004640 <USBD_SignalDeviceEventHandler+0x248>
      {
        device.events->suspend();
 8004634:	4b06      	ldr	r3, [pc, #24]	; (8004650 <USBD_SignalDeviceEventHandler+0x258>)
 8004636:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800463a:	69db      	ldr	r3, [r3, #28]
 800463c:	4798      	blx	r3
      }
      break;
 800463e:	e001      	b.n	8004644 <USBD_SignalDeviceEventHandler+0x24c>
 8004640:	e000      	b.n	8004644 <USBD_SignalDeviceEventHandler+0x24c>
    default:
      break;
 8004642:	bf00      	nop
  }
}
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	1ffe8bad 	.word	0x1ffe8bad
 8004650:	1ffe8db8 	.word	0x1ffe8db8

08004654 <USBD_SignalEndpointEvent_Handler>:
 * If the driver detects an event (See XMC_USBD_EP_EVENT_t) for a specified endpoint it calls this function.
 * Based on the event some further action is taken, e.g. process control request or update transfer information
 * and read data from the driver into the core buffer.
 */
static void USBD_SignalEndpointEvent_Handler(uint8_t ep_addr, XMC_USBD_EP_EVENT_t ep_event)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b086      	sub	sp, #24
 8004658:	af00      	add	r7, sp, #0
 800465a:	4603      	mov	r3, r0
 800465c:	460a      	mov	r2, r1
 800465e:	71fb      	strb	r3, [r7, #7]
 8004660:	4613      	mov	r3, r2
 8004662:	71bb      	strb	r3, [r7, #6]
  USBD_Endpoint_t *ep;
  int32_t data_count;
  uint32_t temp_num;
  uint32_t temp_dir;

  ep =  &device.Endpoints[(ep_addr & ENDPOINT_EPNUM_MASK)];
 8004664:	79fb      	ldrb	r3, [r7, #7]
 8004666:	f003 030f 	and.w	r3, r3, #15
 800466a:	222c      	movs	r2, #44	; 0x2c
 800466c:	fb02 f303 	mul.w	r3, r2, r3
 8004670:	4a5e      	ldr	r2, [pc, #376]	; (80047ec <USBD_SignalEndpointEvent_Handler+0x198>)
 8004672:	4413      	add	r3, r2
 8004674:	3304      	adds	r3, #4
 8004676:	617b      	str	r3, [r7, #20]
  /* store CurrentEndpoint and direction for restore after handling */
  temp_num = (uint32_t)device.CurrentEndpoint;
 8004678:	4b5c      	ldr	r3, [pc, #368]	; (80047ec <USBD_SignalEndpointEvent_Handler+0x198>)
 800467a:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800467e:	613b      	str	r3, [r7, #16]
  temp_dir = (uint32_t)device.CurrentDirection;
 8004680:	4b5a      	ldr	r3, [pc, #360]	; (80047ec <USBD_SignalEndpointEvent_Handler+0x198>)
 8004682:	f893 313d 	ldrb.w	r3, [r3, #317]	; 0x13d
 8004686:	60fb      	str	r3, [r7, #12]
  /* select the given endpoint */
  device.CurrentEndpoint = ep_addr & ENDPOINT_EPNUM_MASK;
 8004688:	79fb      	ldrb	r3, [r7, #7]
 800468a:	f003 030f 	and.w	r3, r3, #15
 800468e:	b2da      	uxtb	r2, r3
 8004690:	4b56      	ldr	r3, [pc, #344]	; (80047ec <USBD_SignalEndpointEvent_Handler+0x198>)
 8004692:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
  device.CurrentDirection = ep_addr & (uint8_t)ENDPOINT_DIR_MASK;
 8004696:	79fb      	ldrb	r3, [r7, #7]
 8004698:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800469c:	b2da      	uxtb	r2, r3
 800469e:	4b53      	ldr	r3, [pc, #332]	; (80047ec <USBD_SignalEndpointEvent_Handler+0x198>)
 80046a0:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
  /* choose what to do based on the event */
  switch (ep_event)
 80046a4:	79bb      	ldrb	r3, [r7, #6]
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d013      	beq.n	80046d2 <USBD_SignalEndpointEvent_Handler+0x7e>
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	d03a      	beq.n	8004724 <USBD_SignalEndpointEvent_Handler+0xd0>
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d000      	beq.n	80046b4 <USBD_SignalEndpointEvent_Handler+0x60>
        default:
          break;
      }
      break;
    default:
      break;
 80046b2:	e08e      	b.n	80047d2 <USBD_SignalEndpointEvent_Handler+0x17e>
  device.CurrentDirection = ep_addr & (uint8_t)ENDPOINT_DIR_MASK;
  /* choose what to do based on the event */
  switch (ep_event)
  {
    case XMC_USBD_EP_EVENT_SETUP:
      ep->OutInUse = 0U;
 80046b4:	697a      	ldr	r2, [r7, #20]
 80046b6:	8893      	ldrh	r3, [r2, #4]
 80046b8:	f36f 03c3 	bfc	r3, #3, #1
 80046bc:	8093      	strh	r3, [r2, #4]
      switch (device.CurrentEndpoint)
 80046be:	4b4b      	ldr	r3, [pc, #300]	; (80047ec <USBD_SignalEndpointEvent_Handler+0x198>)
 80046c0:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d000      	beq.n	80046ca <USBD_SignalEndpointEvent_Handler+0x76>
      {
        case 0:
          USBD_HandleEP0_SETUP();
          break;
        default:
          break;
 80046c8:	e002      	b.n	80046d0 <USBD_SignalEndpointEvent_Handler+0x7c>
    case XMC_USBD_EP_EVENT_SETUP:
      ep->OutInUse = 0U;
      switch (device.CurrentEndpoint)
      {
        case 0:
          USBD_HandleEP0_SETUP();
 80046ca:	f7ff fe49 	bl	8004360 <USBD_HandleEP0_SETUP>
          break;
 80046ce:	bf00      	nop
        default:
          break;
      }
      break;
 80046d0:	e07f      	b.n	80047d2 <USBD_SignalEndpointEvent_Handler+0x17e>
    case XMC_USBD_EP_EVENT_OUT:
      ep->IsOutRecieved = 1U;
 80046d2:	697a      	ldr	r2, [r7, #20]
 80046d4:	8893      	ldrh	r3, [r2, #4]
 80046d6:	f043 0320 	orr.w	r3, r3, #32
 80046da:	8093      	strh	r3, [r2, #4]
      if (ep->OutBytesAvailable == 0U)
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d110      	bne.n	8004706 <USBD_SignalEndpointEvent_Handler+0xb2>
      {
        ep->OutOffset = 0U; /* clear offset, new data is there */
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	2200      	movs	r2, #0
 80046e8:	60da      	str	r2, [r3, #12]
        ep->OutBytesAvailable = (uint32_t)device.Driver->EndpointRead((uint8_t)ep->Address,
 80046ea:	4b40      	ldr	r3, [pc, #256]	; (80047ec <USBD_SignalEndpointEvent_Handler+0x198>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f0:	697a      	ldr	r2, [r7, #20]
 80046f2:	7810      	ldrb	r0, [r2, #0]
 80046f4:	697a      	ldr	r2, [r7, #20]
 80046f6:	6911      	ldr	r1, [r2, #16]
 80046f8:	697a      	ldr	r2, [r7, #20]
 80046fa:	6952      	ldr	r2, [r2, #20]
 80046fc:	4798      	blx	r3
 80046fe:	4603      	mov	r3, r0
 8004700:	461a      	mov	r2, r3
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	609a      	str	r2, [r3, #8]
                                ep->OutBuffer,ep->OutBufferLength);
      }
      ep->OutInUse = (uint8_t)0;
 8004706:	697a      	ldr	r2, [r7, #20]
 8004708:	8893      	ldrh	r3, [r2, #4]
 800470a:	f36f 03c3 	bfc	r3, #3, #1
 800470e:	8093      	strh	r3, [r2, #4]
      switch (device.CurrentEndpoint)
 8004710:	4b36      	ldr	r3, [pc, #216]	; (80047ec <USBD_SignalEndpointEvent_Handler+0x198>)
 8004712:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8004716:	2b00      	cmp	r3, #0
 8004718:	d000      	beq.n	800471c <USBD_SignalEndpointEvent_Handler+0xc8>
      {
        case 0:
          USBD_HandleEP0_OUT();
          break;
        default:
          break;
 800471a:	e002      	b.n	8004722 <USBD_SignalEndpointEvent_Handler+0xce>
      }
      ep->OutInUse = (uint8_t)0;
      switch (device.CurrentEndpoint)
      {
        case 0:
          USBD_HandleEP0_OUT();
 800471c:	f7ff fdf6 	bl	800430c <USBD_HandleEP0_OUT>
          break;
 8004720:	bf00      	nop
        default:
          break;
      }
      break;
 8004722:	e056      	b.n	80047d2 <USBD_SignalEndpointEvent_Handler+0x17e>
    case XMC_USBD_EP_EVENT_IN:
      /* loop write transfers */
      if (ep->InDataLeft > 0U)
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004728:	2b00      	cmp	r3, #0
 800472a:	d017      	beq.n	800475c <USBD_SignalEndpointEvent_Handler+0x108>
      {
        data_count = device.Driver->EndpointWrite((uint8_t)ep->Address,ep->InDataBuffer,ep->InDataLeft);
 800472c:	4b2f      	ldr	r3, [pc, #188]	; (80047ec <USBD_SignalEndpointEvent_Handler+0x198>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004732:	697a      	ldr	r2, [r7, #20]
 8004734:	7810      	ldrb	r0, [r2, #0]
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800473a:	697a      	ldr	r2, [r7, #20]
 800473c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800473e:	4798      	blx	r3
 8004740:	60b8      	str	r0, [r7, #8]
        ep->InDataLeft -= (uint32_t)data_count;
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	1ad2      	subs	r2, r2, r3
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	625a      	str	r2, [r3, #36]	; 0x24
        ep->InDataBuffer += (uint32_t)data_count;
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	441a      	add	r2, r3
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	629a      	str	r2, [r3, #40]	; 0x28
        break;
 800475a:	e03a      	b.n	80047d2 <USBD_SignalEndpointEvent_Handler+0x17e>
      }
      else if (((uint32_t)ep->Number == 0U) && (ep->InBytesAvailable > 0U) &&
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	f003 030f 	and.w	r3, r3, #15
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d121      	bne.n	80047ae <USBD_SignalEndpointEvent_Handler+0x15a>
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	699b      	ldr	r3, [r3, #24]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d01d      	beq.n	80047ae <USBD_SignalEndpointEvent_Handler+0x15a>
              (ep->InBytesAvailable != (uint32_t)USB_ControlRequest.wLength) &&
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	699b      	ldr	r3, [r3, #24]
 8004776:	4a1e      	ldr	r2, [pc, #120]	; (80047f0 <USBD_SignalEndpointEvent_Handler+0x19c>)
 8004778:	88d2      	ldrh	r2, [r2, #6]
 800477a:	b292      	uxth	r2, r2
        data_count = device.Driver->EndpointWrite((uint8_t)ep->Address,ep->InDataBuffer,ep->InDataLeft);
        ep->InDataLeft -= (uint32_t)data_count;
        ep->InDataBuffer += (uint32_t)data_count;
        break;
      }
      else if (((uint32_t)ep->Number == 0U) && (ep->InBytesAvailable > 0U) &&
 800477c:	4293      	cmp	r3, r2
 800477e:	d016      	beq.n	80047ae <USBD_SignalEndpointEvent_Handler+0x15a>
              (ep->InBytesAvailable != (uint32_t)USB_ControlRequest.wLength) &&
              ((ep->InBytesAvailable % (uint32_t)ep->MaxPacketSize) == 0U))
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	697a      	ldr	r2, [r7, #20]
 8004786:	8892      	ldrh	r2, [r2, #4]
 8004788:	f3c2 1286 	ubfx	r2, r2, #6, #7
 800478c:	b2d2      	uxtb	r2, r2
 800478e:	fbb3 f1f2 	udiv	r1, r3, r2
 8004792:	fb02 f201 	mul.w	r2, r2, r1
 8004796:	1a9b      	subs	r3, r3, r2
        ep->InDataLeft -= (uint32_t)data_count;
        ep->InDataBuffer += (uint32_t)data_count;
        break;
      }
      else if (((uint32_t)ep->Number == 0U) && (ep->InBytesAvailable > 0U) &&
              (ep->InBytesAvailable != (uint32_t)USB_ControlRequest.wLength) &&
 8004798:	2b00      	cmp	r3, #0
 800479a:	d108      	bne.n	80047ae <USBD_SignalEndpointEvent_Handler+0x15a>
              ((ep->InBytesAvailable % (uint32_t)ep->MaxPacketSize) == 0U))
      {
        /* if the amount of data for endpoint 0 is exact the requested
         * amount, then no zlp has to be send */
        device.Driver->EndpointWrite((uint8_t)ep->Address,0,0U);
 800479c:	4b13      	ldr	r3, [pc, #76]	; (80047ec <USBD_SignalEndpointEvent_Handler+0x198>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	7812      	ldrb	r2, [r2, #0]
 80047a6:	4610      	mov	r0, r2
 80047a8:	2100      	movs	r1, #0
 80047aa:	2200      	movs	r2, #0
 80047ac:	4798      	blx	r3
      }
      else
      {
      }
      ep->InBytesAvailable = 0U;
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	2200      	movs	r2, #0
 80047b2:	619a      	str	r2, [r3, #24]
      ep->InInUse = (uint8_t)0;
 80047b4:	697a      	ldr	r2, [r7, #20]
 80047b6:	8893      	ldrh	r3, [r2, #4]
 80047b8:	f36f 1304 	bfc	r3, #4, #1
 80047bc:	8093      	strh	r3, [r2, #4]
      switch (device.CurrentEndpoint)
 80047be:	4b0b      	ldr	r3, [pc, #44]	; (80047ec <USBD_SignalEndpointEvent_Handler+0x198>)
 80047c0:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d000      	beq.n	80047ca <USBD_SignalEndpointEvent_Handler+0x176>
      {
        case 0:
          USBD_HandleEP0_IN();
          break;
        default:
          break;
 80047c8:	e002      	b.n	80047d0 <USBD_SignalEndpointEvent_Handler+0x17c>
      ep->InBytesAvailable = 0U;
      ep->InInUse = (uint8_t)0;
      switch (device.CurrentEndpoint)
      {
        case 0:
          USBD_HandleEP0_IN();
 80047ca:	f7ff fd79 	bl	80042c0 <USBD_HandleEP0_IN>
          break;
 80047ce:	bf00      	nop
        default:
          break;
      }
      break;
 80047d0:	bf00      	nop
    default:
      break;
  }
  device.CurrentEndpoint = (uint8_t)temp_num;
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	b2da      	uxtb	r2, r3
 80047d6:	4b05      	ldr	r3, [pc, #20]	; (80047ec <USBD_SignalEndpointEvent_Handler+0x198>)
 80047d8:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
  device.CurrentDirection = (uint8_t)temp_dir;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	b2da      	uxtb	r2, r3
 80047e0:	4b02      	ldr	r3, [pc, #8]	; (80047ec <USBD_SignalEndpointEvent_Handler+0x198>)
 80047e2:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
}
 80047e6:	3718      	adds	r7, #24
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	1ffe8db8 	.word	0x1ffe8db8
 80047f0:	1ffe8bb0 	.word	0x1ffe8bb0

080047f4 <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b082      	sub	sp, #8
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6819      	ldr	r1, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	7c1a      	ldrb	r2, [r3, #16]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	3304      	adds	r3, #4
 8004808:	4608      	mov	r0, r1
 800480a:	4611      	mov	r1, r2
 800480c:	461a      	mov	r2, r3
 800480e:	f7fb fdbf 	bl	8000390 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6819      	ldr	r1, [r3, #0]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	7c1a      	ldrb	r2, [r3, #16]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	7c5b      	ldrb	r3, [r3, #17]
 800481e:	4608      	mov	r0, r1
 8004820:	4611      	mov	r1, r2
 8004822:	461a      	mov	r2, r3
 8004824:	f7fc fb3c 	bl	8000ea0 <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
 8004828:	2300      	movs	r3, #0
}
 800482a:	4618      	mov	r0, r3
 800482c:	3708      	adds	r7, #8
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop

08004834 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004834:	b480      	push	{r7}
 8004836:	b085      	sub	sp, #20
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f003 0307 	and.w	r3, r3, #7
 8004842:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004844:	4b0c      	ldr	r3, [pc, #48]	; (8004878 <__NVIC_SetPriorityGrouping+0x44>)
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800484a:	68ba      	ldr	r2, [r7, #8]
 800484c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004850:	4013      	ands	r3, r2
 8004852:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 800485c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004860:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004864:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 8004866:	4a04      	ldr	r2, [pc, #16]	; (8004878 <__NVIC_SetPriorityGrouping+0x44>)
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	60d3      	str	r3, [r2, #12]
}
 800486c:	3714      	adds	r7, #20
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	e000ed00 	.word	0xe000ed00

0800487c <SystemCoreSetup>:
  .initialized = false
};	


void SystemCoreSetup(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
  uint32_t temp;

  NVIC_SetPriorityGrouping(1U);
 8004882:	2001      	movs	r0, #1
 8004884:	f7ff ffd6 	bl	8004834 <__NVIC_SetPriorityGrouping>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004888:	b672      	cpsid	i
	
  /* relocate vector table */
  __disable_irq();

#if !defined(__TASKING__)
  SCB->VTOR = (uint32_t)(&__Vectors);
 800488a:	4b21      	ldr	r3, [pc, #132]	; (8004910 <SystemCoreSetup+0x94>)
 800488c:	4a21      	ldr	r2, [pc, #132]	; (8004914 <SystemCoreSetup+0x98>)
 800488e:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004890:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8004894:	b662      	cpsie	i

  __DSB();
  __enable_irq();
	
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8004896:	4a1e      	ldr	r2, [pc, #120]	; (8004910 <SystemCoreSetup+0x94>)
 8004898:	4b1d      	ldr	r3, [pc, #116]	; (8004910 <SystemCoreSetup+0x94>)
 800489a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800489e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80048a2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
				 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif
  /* Set flash wait states */
  temp = FLASH0->FCON;
 80048a6:	4b1c      	ldr	r3, [pc, #112]	; (8004918 <SystemCoreSetup+0x9c>)
 80048a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048ac:	3314      	adds	r3, #20
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f023 030f 	bic.w	r3, r3, #15
 80048b8:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f043 0304 	orr.w	r3, r3, #4
 80048c0:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 80048c2:	4b15      	ldr	r3, [pc, #84]	; (8004918 <SystemCoreSetup+0x9c>)
 80048c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048c8:	3314      	adds	r3, #20
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	601a      	str	r2, [r3, #0]


  /* Disable divide by zero trap */
  SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk; 
 80048ce:	4a10      	ldr	r2, [pc, #64]	; (8004910 <SystemCoreSetup+0x94>)
 80048d0:	4b0f      	ldr	r3, [pc, #60]	; (8004910 <SystemCoreSetup+0x94>)
 80048d2:	695b      	ldr	r3, [r3, #20]
 80048d4:	f023 0310 	bic.w	r3, r3, #16
 80048d8:	6153      	str	r3, [r2, #20]

  /* Disable unaligned memory access trap */
  SCB->CCR &= ~SCB_CCR_UNALIGN_TRP_Msk; 
 80048da:	4a0d      	ldr	r2, [pc, #52]	; (8004910 <SystemCoreSetup+0x94>)
 80048dc:	4b0c      	ldr	r3, [pc, #48]	; (8004910 <SystemCoreSetup+0x94>)
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	f023 0308 	bic.w	r3, r3, #8
 80048e4:	6153      	str	r3, [r2, #20]

  /* Disable memory management fault */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80048e6:	4a0a      	ldr	r2, [pc, #40]	; (8004910 <SystemCoreSetup+0x94>)
 80048e8:	4b09      	ldr	r3, [pc, #36]	; (8004910 <SystemCoreSetup+0x94>)
 80048ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048f0:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable bus fault */
  SCB->SHCSR &= ~SCB_SHCSR_BUSFAULTENA_Msk;
 80048f2:	4a07      	ldr	r2, [pc, #28]	; (8004910 <SystemCoreSetup+0x94>)
 80048f4:	4b06      	ldr	r3, [pc, #24]	; (8004910 <SystemCoreSetup+0x94>)
 80048f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80048fc:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable usage fault */
  SCB->SHCSR &= ~SCB_SHCSR_USGFAULTENA_Msk;
 80048fe:	4a04      	ldr	r2, [pc, #16]	; (8004910 <SystemCoreSetup+0x94>)
 8004900:	4b03      	ldr	r3, [pc, #12]	; (8004910 <SystemCoreSetup+0x94>)
 8004902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004904:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004908:	6253      	str	r3, [r2, #36]	; 0x24
}
 800490a:	3708      	adds	r7, #8
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}
 8004910:	e000ed00 	.word	0xe000ed00
 8004914:	08000000 	.word	0x08000000
 8004918:	58001000 	.word	0x58001000

0800491c <CLOCK_XMC4_Init>:

/*
 * API to initialize the CLOCK_XMC4 APP TRAP events
 */
CLOCK_XMC4_STATUS_t CLOCK_XMC4_Init(CLOCK_XMC4_t *handle)
{
 800491c:	b480      	push	{r7}
 800491e:	b085      	sub	sp, #20
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  CLOCK_XMC4_STATUS_t status = CLOCK_XMC4_STATUS_SUCCESS;
 8004924:	2300      	movs	r3, #0
 8004926:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("CLOCK_XMC4 APP handle function pointer uninitialized", (handle != NULL));

  handle->init_status = true;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	701a      	strb	r2, [r3, #0]

  return (status);
 800492e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004930:	4618      	mov	r0, r3
 8004932:	3714      	adds	r7, #20
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr

0800493c <OSCHP_GetFrequency>:

#ifdef CLOCK_XMC4_OSCHP_ENABLED
/*  API to retrieve high precision external oscillator frequency */
uint32_t OSCHP_GetFrequency(void)
{
 800493c:	b480      	push	{r7}
 800493e:	af00      	add	r7, sp, #0
  return (CLOCK_XMC4_OSCHP_FREQUENCY);
 8004940:	4b02      	ldr	r3, [pc, #8]	; (800494c <OSCHP_GetFrequency+0x10>)
}
 8004942:	4618      	mov	r0, r3
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr
 800494c:	00b71b00 	.word	0x00b71b00

08004950 <XMC_SCU_CLOCK_SetECATClockSource>:
 * The value is configured to \a ECATSEL bit of \a ECATCLKCR register.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetECATClockSource() \n\n\n
 */
__STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
 8004958:	4906      	ldr	r1, [pc, #24]	; (8004974 <XMC_SCU_CLOCK_SetECATClockSource+0x24>)
 800495a:	4b06      	ldr	r3, [pc, #24]	; (8004974 <XMC_SCU_CLOCK_SetECATClockSource+0x24>)
 800495c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800495e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4313      	orrs	r3, r2
 8004966:	638b      	str	r3, [r1, #56]	; 0x38
                       ((uint32_t)source);
}
 8004968:	370c      	adds	r7, #12
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	50004600 	.word	0x50004600

08004978 <SystemCoreClockSetup>:
* @note   -
* @param  None
* @retval None
*/
void SystemCoreClockSetup(void)
{
 8004978:	b5b0      	push	{r4, r5, r7, lr}
 800497a:	b086      	sub	sp, #24
 800497c:	af00      	add	r7, sp, #0
  /* Local data structure for initializing the clock functional block */
  const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC4_0_CONFIG =
 800497e:	4b16      	ldr	r3, [pc, #88]	; (80049d8 <SystemCoreClockSetup+0x60>)
 8004980:	1d3c      	adds	r4, r7, #4
 8004982:	461d      	mov	r5, r3
 8004984:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004986:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004988:	682b      	ldr	r3, [r5, #0]
 800498a:	6023      	str	r3, [r4, #0]
#endif
    /* Peripheral Clock Divider Value */
    .fperipheral_clkdiv = 1U
  };
  /* Initialize the SCU clock */
  XMC_SCU_CLOCK_Init(&CLOCK_XMC4_0_CONFIG);
 800498c:	1d3b      	adds	r3, r7, #4
 800498e:	4618      	mov	r0, r3
 8004990:	f7fb fdec 	bl	800056c <XMC_SCU_CLOCK_Init>
  /* RTC source clock */
  XMC_SCU_HIB_SetRtcClockSource(XMC_SCU_HIB_RTCCLKSRC_OSI);
 8004994:	2000      	movs	r0, #0
 8004996:	f7fb fef9 	bl	800078c <XMC_SCU_HIB_SetRtcClockSource>
  
#ifdef CLOCK_XMC4_USBCLK_ENABLED  
  /* USB/SDMMC source clock */
  XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_SYSPLL);
 800499a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800499e:	f7fb fead 	bl	80006fc <XMC_SCU_CLOCK_SetUsbClockSource>
  /* USB/SDMMC divider setting */
  XMC_SCU_CLOCK_SetUsbClockDivider(6U);
 80049a2:	2006      	movs	r0, #6
 80049a4:	f7fb ff7e 	bl	80008a4 <XMC_SCU_CLOCK_SetUsbClockDivider>
#endif
  /* Start USB PLL */
  XMC_SCU_CLOCK_EnableUsbPll();
 80049a8:	f7fc f814 	bl	80009d4 <XMC_SCU_CLOCK_EnableUsbPll>
  XMC_SCU_CLOCK_StartUsbPll(3U, 100U);
 80049ac:	2003      	movs	r0, #3
 80049ae:	2164      	movs	r1, #100	; 0x64
 80049b0:	f7fc f820 	bl	80009f4 <XMC_SCU_CLOCK_StartUsbPll>
  
#ifdef CLOCK_XMC4_ECATCLK_ENABLED    
  /* ECAT source clock */
  XMC_SCU_CLOCK_SetECATClockSource(XMC_SCU_CLOCK_ECATCLKSRC_USBPLL);
 80049b4:	2000      	movs	r0, #0
 80049b6:	f7ff ffcb 	bl	8004950 <XMC_SCU_CLOCK_SetECATClockSource>
  /* ECAT divider setting */
  XMC_SCU_CLOCK_SetECATClockDivider(2U);
 80049ba:	2002      	movs	r0, #2
 80049bc:	f7fb ffae 	bl	800091c <XMC_SCU_CLOCK_SetECATClockDivider>
#endif

#ifdef CLOCK_XMC4_WDTCLK_ENABLED    
  /* WDT source clock */
  XMC_SCU_CLOCK_SetWdtClockSource(XMC_SCU_CLOCK_WDTCLKSRC_OFI);
 80049c0:	2000      	movs	r0, #0
 80049c2:	f7fb feaf 	bl	8000724 <XMC_SCU_CLOCK_SetWdtClockSource>
  /* WDT divider setting */
  XMC_SCU_CLOCK_SetWdtClockDivider(1U);
 80049c6:	2001      	movs	r0, #1
 80049c8:	f7fb ff94 	bl	80008f4 <XMC_SCU_CLOCK_SetWdtClockDivider>
#endif

#ifdef CLOCK_XMC4_EBUCLK_ENABLED 
  /* EBU divider setting */
  XMC_SCU_CLOCK_SetEbuClockDivider(1U);
 80049cc:	2001      	movs	r0, #1
 80049ce:	f7fb ff7d 	bl	80008cc <XMC_SCU_CLOCK_SetEbuClockDivider>
#endif

}
 80049d2:	3718      	adds	r7, #24
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bdb0      	pop	{r4, r5, r7, pc}
 80049d8:	08005004 	.word	0x08005004

080049dc <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
 80049e2:	2300      	movs	r3, #0
 80049e4:	71fb      	strb	r3, [r7, #7]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC4_Init(&CLOCK_XMC4_0);
 80049e6:	4811      	ldr	r0, [pc, #68]	; (8004a2c <DAVE_Init+0x50>)
 80049e8:	f7ff ff98 	bl	800491c <CLOCK_XMC4_Init>
 80049ec:	4603      	mov	r3, r0
 80049ee:	71fb      	strb	r3, [r7, #7]

  if (init_status == DAVE_STATUS_SUCCESS)
 80049f0:	79fb      	ldrb	r3, [r7, #7]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d104      	bne.n	8004a00 <DAVE_Init+0x24>
  {
	 /**  Initialization of DIGITAL_IO APP instance BUTTON */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&BUTTON); 
 80049f6:	480e      	ldr	r0, [pc, #56]	; (8004a30 <DAVE_Init+0x54>)
 80049f8:	f7ff fefc 	bl	80047f4 <DIGITAL_IO_Init>
 80049fc:	4603      	mov	r3, r0
 80049fe:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8004a00:	79fb      	ldrb	r3, [r7, #7]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d104      	bne.n	8004a10 <DAVE_Init+0x34>
  {
	 /**  Initialization of DIGITAL_IO APP instance LED */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&LED); 
 8004a06:	480b      	ldr	r0, [pc, #44]	; (8004a34 <DAVE_Init+0x58>)
 8004a08:	f7ff fef4 	bl	80047f4 <DIGITAL_IO_Init>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8004a10:	79fb      	ldrb	r3, [r7, #7]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d104      	bne.n	8004a20 <DAVE_Init+0x44>
  {
	 /**  Initialization of USBD_VCOM APP instance USBD_VCOM_0 */
	 init_status = (DAVE_STATUS_t)USBD_VCOM_Init(&USBD_VCOM_0); 
 8004a16:	4808      	ldr	r0, [pc, #32]	; (8004a38 <DAVE_Init+0x5c>)
 8004a18:	f7fe faee 	bl	8002ff8 <USBD_VCOM_Init>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	71fb      	strb	r3, [r7, #7]
   }  
  return init_status;
 8004a20:	79fb      	ldrb	r3, [r7, #7]
} /**  End of function DAVE_Init */
 8004a22:	4618      	mov	r0, r3
 8004a24:	3708      	adds	r7, #8
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	1ffe88b8 	.word	0x1ffe88b8
 8004a30:	08004fdc 	.word	0x08004fdc
 8004a34:	08004ff0 	.word	0x08004ff0
 8004a38:	1ffe888c 	.word	0x1ffe888c

08004a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	4603      	mov	r3, r0
 8004a44:	6039      	str	r1, [r7, #0]
 8004a46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	db0a      	blt.n	8004a66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a50:	490d      	ldr	r1, [pc, #52]	; (8004a88 <__NVIC_SetPriority+0x4c>)
 8004a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a56:	683a      	ldr	r2, [r7, #0]
 8004a58:	b2d2      	uxtb	r2, r2
 8004a5a:	0092      	lsls	r2, r2, #2
 8004a5c:	b2d2      	uxtb	r2, r2
 8004a5e:	440b      	add	r3, r1
 8004a60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8004a64:	e00a      	b.n	8004a7c <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a66:	4909      	ldr	r1, [pc, #36]	; (8004a8c <__NVIC_SetPriority+0x50>)
 8004a68:	79fb      	ldrb	r3, [r7, #7]
 8004a6a:	f003 030f 	and.w	r3, r3, #15
 8004a6e:	3b04      	subs	r3, #4
 8004a70:	683a      	ldr	r2, [r7, #0]
 8004a72:	b2d2      	uxtb	r2, r2
 8004a74:	0092      	lsls	r2, r2, #2
 8004a76:	b2d2      	uxtb	r2, r2
 8004a78:	440b      	add	r3, r1
 8004a7a:	761a      	strb	r2, [r3, #24]
  }
}
 8004a7c:	370c      	adds	r7, #12
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	e000e100 	.word	0xe000e100
 8004a8c:	e000ed00 	.word	0xe000ed00

08004a90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b082      	sub	sp, #8
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	3b01      	subs	r3, #1
 8004a9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004aa0:	d301      	bcc.n	8004aa6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e00f      	b.n	8004ac6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004aa6:	4a0a      	ldr	r2, [pc, #40]	; (8004ad0 <SysTick_Config+0x40>)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	3b01      	subs	r3, #1
 8004aac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004aae:	f04f 30ff 	mov.w	r0, #4294967295
 8004ab2:	213f      	movs	r1, #63	; 0x3f
 8004ab4:	f7ff ffc2 	bl	8004a3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ab8:	4b05      	ldr	r3, [pc, #20]	; (8004ad0 <SysTick_Config+0x40>)
 8004aba:	2200      	movs	r2, #0
 8004abc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004abe:	4b04      	ldr	r3, [pc, #16]	; (8004ad0 <SysTick_Config+0x40>)
 8004ac0:	2207      	movs	r2, #7
 8004ac2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3708      	adds	r7, #8
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	e000e010 	.word	0xe000e010

08004ad4 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	460b      	mov	r3, r1
 8004ade:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 8004ae0:	78fb      	ldrb	r3, [r7, #3]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	409a      	lsls	r2, r3
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	605a      	str	r2, [r3, #4]
}
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr

08004af4 <XMC_GPIO_ToggleOutput>:
 * and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_ToggleOutput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	460b      	mov	r3, r1
 8004afe:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_ToggleOutput: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10001U << pin;
 8004b00:	78fb      	ldrb	r3, [r7, #3]
 8004b02:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8004b06:	409a      	lsls	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	605a      	str	r2, [r3, #4]
}
 8004b0c:	370c      	adds	r7, #12
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop

08004b18 <XMC_GPIO_GetInput>:
 * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 *
 */

__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	460b      	mov	r3, r1
 8004b22:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));

  return (((port->IN) >> pin) & 0x1U);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b28:	78fb      	ldrb	r3, [r7, #3]
 8004b2a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b2e:	f003 0301 	and.w	r3, r3, #1
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	370c      	adds	r7, #12
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop

08004b40 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	7c1b      	ldrb	r3, [r3, #16]
 8004b50:	4610      	mov	r0, r2
 8004b52:	4619      	mov	r1, r3
 8004b54:	f7ff ffbe 	bl	8004ad4 <XMC_GPIO_SetOutputHigh>
}
 8004b58:	3708      	adds	r7, #8
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	bf00      	nop

08004b60 <DIGITAL_IO_ToggleOutput>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_ToggleOutput(const DIGITAL_IO_t *const handler)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_ToggleOutput: handler null pointer", handler != NULL);
  XMC_GPIO_ToggleOutput(handler->gpio_port, handler->gpio_pin);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	7c1b      	ldrb	r3, [r3, #16]
 8004b70:	4610      	mov	r0, r2
 8004b72:	4619      	mov	r1, r3
 8004b74:	f7ff ffbe 	bl	8004af4 <XMC_GPIO_ToggleOutput>
}
 8004b78:	3708      	adds	r7, #8
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop

08004b80 <DIGITAL_IO_GetInput>:
* }
*  @endcode
*/

__STATIC_INLINE uint32_t DIGITAL_IO_GetInput(const DIGITAL_IO_t *const handler)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b082      	sub	sp, #8
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_GetInput: handler null pointer", handler != NULL);
  return XMC_GPIO_GetInput(handler->gpio_port, handler->gpio_pin);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	7c1b      	ldrb	r3, [r3, #16]
 8004b90:	4610      	mov	r0, r2
 8004b92:	4619      	mov	r1, r3
 8004b94:	f7ff ffc0 	bl	8004b18 <XMC_GPIO_GetInput>
 8004b98:	4603      	mov	r3, r0
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3708      	adds	r7, #8
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop

08004ba4 <SysTick_Handler>:
#define APP_START_ADDR    0x08010000U

volatile uint32_t bl_tick_ms = 0;

void SysTick_Handler(void)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	af00      	add	r7, sp, #0
  bl_tick_ms++;
 8004ba8:	4b04      	ldr	r3, [pc, #16]	; (8004bbc <SysTick_Handler+0x18>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	3301      	adds	r3, #1
 8004bae:	4a03      	ldr	r2, [pc, #12]	; (8004bbc <SysTick_Handler+0x18>)
 8004bb0:	6013      	str	r3, [r2, #0]
}
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	1ffe88bc 	.word	0x1ffe88bc

08004bc0 <delay_ms>:

static void delay_ms(uint32_t ms)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  uint32_t start = bl_tick_ms;
 8004bc8:	4b08      	ldr	r3, [pc, #32]	; (8004bec <delay_ms+0x2c>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	60fb      	str	r3, [r7, #12]
  while ((bl_tick_ms - start) < ms)
 8004bce:	e002      	b.n	8004bd6 <delay_ms+0x16>
  {
    CDC_Device_USBTask(&USBD_VCOM_cdc_interface);
 8004bd0:	4807      	ldr	r0, [pc, #28]	; (8004bf0 <delay_ms+0x30>)
 8004bd2:	f7fe f99d 	bl	8002f10 <CDC_Device_USBTask>
}

static void delay_ms(uint32_t ms)
{
  uint32_t start = bl_tick_ms;
  while ((bl_tick_ms - start) < ms)
 8004bd6:	4b05      	ldr	r3, [pc, #20]	; (8004bec <delay_ms+0x2c>)
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	1ad2      	subs	r2, r2, r3
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d3f5      	bcc.n	8004bd0 <delay_ms+0x10>
  {
    CDC_Device_USBTask(&USBD_VCOM_cdc_interface);
  }
}
 8004be4:	3710      	adds	r7, #16
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	1ffe88bc 	.word	0x1ffe88bc
 8004bf0:	1ffe8b8c 	.word	0x1ffe8b8c

08004bf4 <usb_try_print>:

static void usb_try_print(const char *msg)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b082      	sub	sp, #8
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  if (USBD_VCOM_IsEnumDone())
 8004bfc:	f7fe fa48 	bl	8003090 <USBD_VCOM_IsEnumDone>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d002      	beq.n	8004c0c <usb_try_print+0x18>
  {
    USBD_VCOM_SendString((int8_t *)msg);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7fe fa56 	bl	80030b8 <USBD_VCOM_SendString>
  }
}
 8004c0c:	3708      	adds	r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop

08004c14 <jump_to_application>:

static void jump_to_application(void)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b086      	sub	sp, #24
 8004c18:	af00      	add	r7, sp, #0
  uint32_t app_stack;
  uint32_t app_reset;
  void (*app_reset_handler)(void);

  /* Best-effort final print */
  USBD_VCOM_SendString((int8_t *)"[BOOT] Jumping to application...\r\n");
 8004c1a:	481f      	ldr	r0, [pc, #124]	; (8004c98 <jump_to_application+0x84>)
 8004c1c:	f7fe fa4c 	bl	80030b8 <USBD_VCOM_SendString>
  CDC_Device_USBTask(&USBD_VCOM_cdc_interface);
 8004c20:	481e      	ldr	r0, [pc, #120]	; (8004c9c <jump_to_application+0x88>)
 8004c22:	f7fe f975 	bl	8002f10 <CDC_Device_USBTask>
  delay_ms(10);
 8004c26:	200a      	movs	r0, #10
 8004c28:	f7ff ffca 	bl	8004bc0 <delay_ms>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004c2c:	b672      	cpsid	i

  __disable_irq();

  /* ---- STOP SysTick ---- */
  SysTick->CTRL = 0;
 8004c2e:	4b1c      	ldr	r3, [pc, #112]	; (8004ca0 <jump_to_application+0x8c>)
 8004c30:	2200      	movs	r2, #0
 8004c32:	601a      	str	r2, [r3, #0]
  SysTick->LOAD = 0;
 8004c34:	4b1a      	ldr	r3, [pc, #104]	; (8004ca0 <jump_to_application+0x8c>)
 8004c36:	2200      	movs	r2, #0
 8004c38:	605a      	str	r2, [r3, #4]
  SysTick->VAL  = 0;
 8004c3a:	4b19      	ldr	r3, [pc, #100]	; (8004ca0 <jump_to_application+0x8c>)
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	609a      	str	r2, [r3, #8]

  /* ---- DISABLE ALL NVIC INTERRUPTS ---- */
  for (uint32_t i = 0; i < 8; i++)
 8004c40:	2300      	movs	r3, #0
 8004c42:	617b      	str	r3, [r7, #20]
 8004c44:	e010      	b.n	8004c68 <jump_to_application+0x54>
  {
    NVIC->ICER[i] = 0xFFFFFFFF;
 8004c46:	4a17      	ldr	r2, [pc, #92]	; (8004ca4 <jump_to_application+0x90>)
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	3320      	adds	r3, #32
 8004c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8004c50:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    NVIC->ICPR[i] = 0xFFFFFFFF;
 8004c54:	4a13      	ldr	r2, [pc, #76]	; (8004ca4 <jump_to_application+0x90>)
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	3360      	adds	r3, #96	; 0x60
 8004c5a:	f04f 31ff 	mov.w	r1, #4294967295
 8004c5e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  SysTick->CTRL = 0;
  SysTick->LOAD = 0;
  SysTick->VAL  = 0;

  /* ---- DISABLE ALL NVIC INTERRUPTS ---- */
  for (uint32_t i = 0; i < 8; i++)
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	3301      	adds	r3, #1
 8004c66:	617b      	str	r3, [r7, #20]
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	2b07      	cmp	r3, #7
 8004c6c:	d9eb      	bls.n	8004c46 <jump_to_application+0x32>
    NVIC->ICER[i] = 0xFFFFFFFF;
    NVIC->ICPR[i] = 0xFFFFFFFF;
  }

  /* ---- SHUT DOWN USB CLEANLY ---- */
  USBD_VCOM_Disconnect();
 8004c6e:	f7fe fb23 	bl	80032b8 <USBD_VCOM_Disconnect>

  /* ---- JUMP TO APPLICATION ---- */
  app_stack = *(volatile uint32_t *)0x08010000;
 8004c72:	4b0d      	ldr	r3, [pc, #52]	; (8004ca8 <jump_to_application+0x94>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	613b      	str	r3, [r7, #16]
  app_reset = *(volatile uint32_t *)0x08010004;
 8004c78:	4b0c      	ldr	r3, [pc, #48]	; (8004cac <jump_to_application+0x98>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	60fb      	str	r3, [r7, #12]

  SCB->VTOR = 0x08010000;
 8004c7e:	4b0c      	ldr	r3, [pc, #48]	; (8004cb0 <jump_to_application+0x9c>)
 8004c80:	4a09      	ldr	r2, [pc, #36]	; (8004ca8 <jump_to_application+0x94>)
 8004c82:	609a      	str	r2, [r3, #8]
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f383 8808 	msr	MSP, r3
  __set_MSP(app_stack);

  app_reset_handler = (void (*)(void))app_reset;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	60bb      	str	r3, [r7, #8]
  app_reset_handler();
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	4798      	blx	r3

  while (1); /* never returns */
 8004c96:	e7fe      	b.n	8004c96 <jump_to_application+0x82>
 8004c98:	08005018 	.word	0x08005018
 8004c9c:	1ffe8b8c 	.word	0x1ffe8b8c
 8004ca0:	e000e010 	.word	0xe000e010
 8004ca4:	e000e100 	.word	0xe000e100
 8004ca8:	08010000 	.word	0x08010000
 8004cac:	08010004 	.word	0x08010004
 8004cb0:	e000ed00 	.word	0xe000ed00

08004cb4 <main>:
}

int main(void)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
  DAVE_Init();
 8004cba:	f7ff fe8f 	bl	80049dc <DAVE_Init>

  SystemCoreClockUpdate();
 8004cbe:	f7fb fafd 	bl	80002bc <SystemCoreClockUpdate>
  SysTick_Config(SystemCoreClock / 1000);
 8004cc2:	4b25      	ldr	r3, [pc, #148]	; (8004d58 <main+0xa4>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a25      	ldr	r2, [pc, #148]	; (8004d5c <main+0xa8>)
 8004cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ccc:	099b      	lsrs	r3, r3, #6
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f7ff fede 	bl	8004a90 <SysTick_Config>

  DIGITAL_IO_SetOutputHigh(&LED);  // LED OFF
 8004cd4:	4822      	ldr	r0, [pc, #136]	; (8004d60 <main+0xac>)
 8004cd6:	f7ff ff33 	bl	8004b40 <DIGITAL_IO_SetOutputHigh>

  /* Start USB but DO NOT wait */
  USBD_VCOM_Connect();
 8004cda:	f7fe fae5 	bl	80032a8 <USBD_VCOM_Connect>

  delay_ms(500);
 8004cde:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004ce2:	f7ff ff6d 	bl	8004bc0 <delay_ms>
  usb_try_print("\r\n[BOOT] Bootloader " BOOTLOADER_VERSION "\r\n");
 8004ce6:	481f      	ldr	r0, [pc, #124]	; (8004d64 <main+0xb0>)
 8004ce8:	f7ff ff84 	bl	8004bf4 <usb_try_print>
  usb_try_print("[BOOT] Startup check\r\n");
 8004cec:	481e      	ldr	r0, [pc, #120]	; (8004d68 <main+0xb4>)
 8004cee:	f7ff ff81 	bl	8004bf4 <usb_try_print>
  usb_try_print("[BOOT] Checking for boot request.......\r\n");
 8004cf2:	481e      	ldr	r0, [pc, #120]	; (8004d6c <main+0xb8>)
 8004cf4:	f7ff ff7e 	bl	8004bf4 <usb_try_print>

  /* Button pressed  stay in BL */

  usb_try_print("[BOOT] Waiting 4000 ms for user input\r\n");
 8004cf8:	481d      	ldr	r0, [pc, #116]	; (8004d70 <main+0xbc>)
 8004cfa:	f7ff ff7b 	bl	8004bf4 <usb_try_print>

  uint32_t start = bl_tick_ms;
 8004cfe:	4b1d      	ldr	r3, [pc, #116]	; (8004d74 <main+0xc0>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	607b      	str	r3, [r7, #4]
  while ((bl_tick_ms - start) < BOOT_TIMEOUT_MS)
 8004d04:	e018      	b.n	8004d38 <main+0x84>
  {
    if (DIGITAL_IO_GetInput(&BUTTON) == 0)
 8004d06:	481c      	ldr	r0, [pc, #112]	; (8004d78 <main+0xc4>)
 8004d08:	f7ff ff3a 	bl	8004b80 <DIGITAL_IO_GetInput>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d10c      	bne.n	8004d2c <main+0x78>
    {
      usb_try_print("[BOOT] Boot request received\r\n");
 8004d12:	481a      	ldr	r0, [pc, #104]	; (8004d7c <main+0xc8>)
 8004d14:	f7ff ff6e 	bl	8004bf4 <usb_try_print>
      usb_try_print("[BOOT] Staying in bootloader\r\n");
 8004d18:	4819      	ldr	r0, [pc, #100]	; (8004d80 <main+0xcc>)
 8004d1a:	f7ff ff6b 	bl	8004bf4 <usb_try_print>

      while (1)
      {
        DIGITAL_IO_ToggleOutput(&LED);
 8004d1e:	4810      	ldr	r0, [pc, #64]	; (8004d60 <main+0xac>)
 8004d20:	f7ff ff1e 	bl	8004b60 <DIGITAL_IO_ToggleOutput>
        delay_ms(BLINK_FAST_MS);
 8004d24:	20c8      	movs	r0, #200	; 0xc8
 8004d26:	f7ff ff4b 	bl	8004bc0 <delay_ms>
      }
 8004d2a:	e7f8      	b.n	8004d1e <main+0x6a>
    }

    DIGITAL_IO_ToggleOutput(&LED);
 8004d2c:	480c      	ldr	r0, [pc, #48]	; (8004d60 <main+0xac>)
 8004d2e:	f7ff ff17 	bl	8004b60 <DIGITAL_IO_ToggleOutput>
    delay_ms(BLINK_FAST_MS);
 8004d32:	20c8      	movs	r0, #200	; 0xc8
 8004d34:	f7ff ff44 	bl	8004bc0 <delay_ms>
  /* Button pressed  stay in BL */

  usb_try_print("[BOOT] Waiting 4000 ms for user input\r\n");

  uint32_t start = bl_tick_ms;
  while ((bl_tick_ms - start) < BOOT_TIMEOUT_MS)
 8004d38:	4b0e      	ldr	r3, [pc, #56]	; (8004d74 <main+0xc0>)
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	1ad3      	subs	r3, r2, r3
 8004d40:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8004d44:	d3df      	bcc.n	8004d06 <main+0x52>

    DIGITAL_IO_ToggleOutput(&LED);
    delay_ms(BLINK_FAST_MS);
  }

  usb_try_print("[BOOT] No boot request detected\r\n");
 8004d46:	480f      	ldr	r0, [pc, #60]	; (8004d84 <main+0xd0>)
 8004d48:	f7ff ff54 	bl	8004bf4 <usb_try_print>
  usb_try_print("[BOOT] App CRC valid\r\n");
 8004d4c:	480e      	ldr	r0, [pc, #56]	; (8004d88 <main+0xd4>)
 8004d4e:	f7ff ff51 	bl	8004bf4 <usb_try_print>

  jump_to_application();
 8004d52:	f7ff ff5f 	bl	8004c14 <jump_to_application>

  while (1);
 8004d56:	e7fe      	b.n	8004d56 <main+0xa2>
 8004d58:	2003ffc0 	.word	0x2003ffc0
 8004d5c:	10624dd3 	.word	0x10624dd3
 8004d60:	08004ff0 	.word	0x08004ff0
 8004d64:	0800503c 	.word	0x0800503c
 8004d68:	0800505c 	.word	0x0800505c
 8004d6c:	08005074 	.word	0x08005074
 8004d70:	080050a0 	.word	0x080050a0
 8004d74:	1ffe88bc 	.word	0x1ffe88bc
 8004d78:	08004fdc 	.word	0x08004fdc
 8004d7c:	080050c8 	.word	0x080050c8
 8004d80:	080050e8 	.word	0x080050e8
 8004d84:	08005108 	.word	0x08005108
 8004d88:	0800512c 	.word	0x0800512c

08004d8c <__libc_init_array>:
 8004d8c:	b570      	push	{r4, r5, r6, lr}
 8004d8e:	4b0e      	ldr	r3, [pc, #56]	; (8004dc8 <__libc_init_array+0x3c>)
 8004d90:	4c0e      	ldr	r4, [pc, #56]	; (8004dcc <__libc_init_array+0x40>)
 8004d92:	1ae4      	subs	r4, r4, r3
 8004d94:	10a4      	asrs	r4, r4, #2
 8004d96:	2500      	movs	r5, #0
 8004d98:	461e      	mov	r6, r3
 8004d9a:	42a5      	cmp	r5, r4
 8004d9c:	d004      	beq.n	8004da8 <__libc_init_array+0x1c>
 8004d9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004da2:	4798      	blx	r3
 8004da4:	3501      	adds	r5, #1
 8004da6:	e7f8      	b.n	8004d9a <__libc_init_array+0xe>
 8004da8:	f7fd fe9e 	bl	8002ae8 <_init>
 8004dac:	4c08      	ldr	r4, [pc, #32]	; (8004dd0 <__libc_init_array+0x44>)
 8004dae:	4b09      	ldr	r3, [pc, #36]	; (8004dd4 <__libc_init_array+0x48>)
 8004db0:	1ae4      	subs	r4, r4, r3
 8004db2:	10a4      	asrs	r4, r4, #2
 8004db4:	2500      	movs	r5, #0
 8004db6:	461e      	mov	r6, r3
 8004db8:	42a5      	cmp	r5, r4
 8004dba:	d004      	beq.n	8004dc6 <__libc_init_array+0x3a>
 8004dbc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004dc0:	4798      	blx	r3
 8004dc2:	3501      	adds	r5, #1
 8004dc4:	e7f8      	b.n	8004db8 <__libc_init_array+0x2c>
 8004dc6:	bd70      	pop	{r4, r5, r6, pc}
 8004dc8:	1ffe8850 	.word	0x1ffe8850
 8004dcc:	1ffe8850 	.word	0x1ffe8850
 8004dd0:	1ffe8850 	.word	0x1ffe8850
 8004dd4:	1ffe8850 	.word	0x1ffe8850

08004dd8 <memcpy>:
 8004dd8:	b510      	push	{r4, lr}
 8004dda:	1e43      	subs	r3, r0, #1
 8004ddc:	440a      	add	r2, r1
 8004dde:	4291      	cmp	r1, r2
 8004de0:	d004      	beq.n	8004dec <memcpy+0x14>
 8004de2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004de6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004dea:	e7f8      	b.n	8004dde <memcpy+0x6>
 8004dec:	bd10      	pop	{r4, pc}

08004dee <memset>:
 8004dee:	4402      	add	r2, r0
 8004df0:	4603      	mov	r3, r0
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d002      	beq.n	8004dfc <memset+0xe>
 8004df6:	f803 1b01 	strb.w	r1, [r3], #1
 8004dfa:	e7fa      	b.n	8004df2 <memset+0x4>
 8004dfc:	4770      	bx	lr

08004dfe <strlen>:
 8004dfe:	4603      	mov	r3, r0
 8004e00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e04:	2a00      	cmp	r2, #0
 8004e06:	d1fb      	bne.n	8004e00 <strlen+0x2>
 8004e08:	1a18      	subs	r0, r3, r0
 8004e0a:	3801      	subs	r0, #1
 8004e0c:	4770      	bx	lr
	...

08004e10 <Driver_USBD0>:
 8004e10:	1ea9 0800 1f11 0800 214d 0800 2189 0800     ........M!...!..
 8004e20:	21bd 0800 21f1 0800 2401 0800 2621 0800     .!...!...$..!&..
 8004e30:	2915 0800 244d 0800 2255 0800 22e1 0800     .)..M$..U"..."..
 8004e40:	2359 0800 2599 0800 2a85 0800 2ab1 0800     Y#...%...*...*..

08004e50 <device_descriptor>:
 8004e50:	0112 0110 0002 4000 058b 0058 0001 0201     .......@..X.....
 8004e60:	0100 0000                                   ....

08004e64 <configuration_descriptor>:
 8004e64:	0209 003e 0102 8000 0932 0004 0100 0202     ..>.....2.......
 8004e74:	0001 2405 1000 0401 0224 0506 0624 0100     ...$....$...$...
 8004e84:	0507 0381 0008 09ff 0104 0200 000a 0000     ................
 8004e94:	0507 0203 0040 0701 8205 4002 0100 0000     ....@......@....

08004ea4 <language_string>:
 8004ea4:	0304 0409 0000 0000 0000 0000 0000 0000     ................
	...

08004f0c <manufacturer_string>:
 8004f0c:	0312 0049 006e 0066 0069 006e 0065 006f     ..I.n.f.i.n.e.o.
 8004f1c:	006e 0000 0000 0000 0000 0000 0000 0000     n...............
	...

08004f74 <product_string>:
 8004f74:	0310 0049 0046 0058 0020 0043 0044 0043     ..I.F.X. .C.D.C.
	...

08004fdc <BUTTON>:
 8004fdc:	8300 4802 0010 0000 0000 0000 0000 0000     ...H............
 8004fec:	0004 0000                                   ....

08004ff0 <LED>:
 8004ff0:	8400 4802 0080 0000 0000 0001 0000 0000     ...H............
 8005000:	0000 0000 0230 0101 0000 0001 0000 0000     ....0...........
 8005010:	0000 0001 0102 0101 425b 4f4f 5d54 4a20     ........[BOOT] J
 8005020:	6d75 6970 676e 7420 206f 7061 6c70 6369     umping to applic
 8005030:	7461 6f69 2e6e 2e2e 0a0d 0000 0a0d 425b     ation.........[B
 8005040:	4f4f 5d54 4220 6f6f 6c74 616f 6564 2072     OOT] Bootloader 
 8005050:	3156 302e 302e 0a0d 0000 0000 425b 4f4f     V1.0.0......[BOO
 8005060:	5d54 5320 6174 7472 7075 6320 6568 6b63     T] Startup check
 8005070:	0a0d 0000 425b 4f4f 5d54 4320 6568 6b63     ....[BOOT] Check
 8005080:	6e69 2067 6f66 2072 6f62 746f 7220 7165     ing for boot req
 8005090:	6575 7473 2e2e 2e2e 2e2e 0d2e 000a 0000     uest............
 80050a0:	425b 4f4f 5d54 5720 6961 6974 676e 3420     [BOOT] Waiting 4
 80050b0:	3030 2030 736d 6620 726f 7520 6573 2072     000 ms for user 
 80050c0:	6e69 7570 0d74 000a 425b 4f4f 5d54 4220     input...[BOOT] B
 80050d0:	6f6f 2074 6572 7571 7365 2074 6572 6563     oot request rece
 80050e0:	7669 6465 0a0d 0000 425b 4f4f 5d54 5320     ived....[BOOT] S
 80050f0:	6174 6979 676e 6920 206e 6f62 746f 6f6c     taying in bootlo
 8005100:	6461 7265 0a0d 0000 425b 4f4f 5d54 4e20     ader....[BOOT] N
 8005110:	206f 6f62 746f 7220 7165 6575 7473 6420     o boot request d
 8005120:	7465 6365 6574 0d64 000a 0000 425b 4f4f     etected.....[BOO
 8005130:	5d54 4120 7070 4320 4352 7620 6c61 6469     T] App CRC valid
 8005140:	0a0d 0000                                   ....
