<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
  <head>
    <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
    <title>Main Page</title>
    <link href="dox.css" rel="stylesheet" type="text/css">
  </head>
<body bgcolor="#cfcfcf">

<!-- Generated by Doxygen 1.5.5 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
<h1>decoder.c</h1><a href="decoder_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * $Id: decoder.c,v 1.36 2008/01/06 22:38:18 joerg_wunsch Exp $</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> ****************************************************************************</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * simulavr - A simulator for the Atmel AVR family of microcontrollers.</span>
<a name="l00007"></a>00007 <span class="comment"> * Copyright (C) 2001, 2002, 2003  Theodore A. Roth</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> * This program is free software; you can redistribute it and/or modify</span>
<a name="l00010"></a>00010 <span class="comment"> * it under the terms of the GNU General Public License as published by</span>
<a name="l00011"></a>00011 <span class="comment"> * the Free Software Foundation; either version 2 of the License, or</span>
<a name="l00012"></a>00012 <span class="comment"> * (at your option) any later version.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * This program is distributed in the hope that it will be useful,</span>
<a name="l00015"></a>00015 <span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00016"></a>00016 <span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<a name="l00017"></a>00017 <span class="comment"> * GNU General Public License for more details.</span>
<a name="l00018"></a>00018 <span class="comment"> *</span>
<a name="l00019"></a>00019 <span class="comment"> * You should have received a copy of the GNU General Public License</span>
<a name="l00020"></a>00020 <span class="comment"> * along with this program; if not, write to the Free Software</span>
<a name="l00021"></a>00021 <span class="comment"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<a name="l00022"></a>00022 <span class="comment"> *</span>
<a name="l00023"></a>00023 <span class="comment"> ****************************************************************************</span>
<a name="l00024"></a>00024 <span class="comment"> */</span>
<a name="l00025"></a>00025 <span class="comment"></span>
<a name="l00026"></a>00026 <span class="comment">/**</span>
<a name="l00027"></a>00027 <span class="comment"> * \file decoder.c</span>
<a name="l00028"></a>00028 <span class="comment"> * \brief Module for handling opcode decoding.</span>
<a name="l00029"></a>00029 <span class="comment"> *</span>
<a name="l00030"></a>00030 <span class="comment"> * The heart of the instruction decoder is the decode_opcode() function.</span>
<a name="l00031"></a>00031 <span class="comment"> *</span>
<a name="l00032"></a>00032 <span class="comment"> * The decode_opcode() function examines the given opcode to</span>
<a name="l00033"></a>00033 <span class="comment"> * determine which instruction applies and returns a pointer to a function to</span>
<a name="l00034"></a>00034 <span class="comment"> * handler performing the instruction's operation. If the given opcode does</span>
<a name="l00035"></a>00035 <span class="comment"> * not map to an instruction handler, NULL is returned.</span>
<a name="l00036"></a>00036 <span class="comment"> *</span>
<a name="l00037"></a>00037 <span class="comment"> * Nearly every instruction in Atmel's Instruction Set Data Sheet will have a</span>
<a name="l00038"></a>00038 <span class="comment"> * handler function defined. Each handler will perform all the operations</span>
<a name="l00039"></a>00039 <span class="comment"> * described in the data sheet for a given instruction. A few instructions</span>
<a name="l00040"></a>00040 <span class="comment"> * have synonyms. For example, CBR is a synonym for ANDI.</span>
<a name="l00041"></a>00041 <span class="comment"> *</span>
<a name="l00042"></a>00042 <span class="comment"> * This should all be fairly straight forward.</span>
<a name="l00043"></a>00043 <span class="comment"> */</span>
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="preprocessor">#include &lt;config.h&gt;</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="preprocessor">#include &lt;stdio.h&gt;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &lt;stdlib.h&gt;</span>
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 <span class="preprocessor">#include "avrerror.h"</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include "avrmalloc.h"</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include "avrclass.h"</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include "utils.h"</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include "callback.h"</span>
<a name="l00055"></a>00055 <span class="preprocessor">#include "op_names.h"</span>
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 <span class="preprocessor">#include "storage.h"</span>
<a name="l00058"></a>00058 <span class="preprocessor">#include "flash.h"</span>
<a name="l00059"></a>00059 
<a name="l00060"></a>00060 <span class="preprocessor">#include "vdevs.h"</span>
<a name="l00061"></a>00061 <span class="preprocessor">#include "memory.h"</span>
<a name="l00062"></a>00062 <span class="preprocessor">#include "stack.h"</span>
<a name="l00063"></a>00063 <span class="preprocessor">#include "register.h"</span>
<a name="l00064"></a>00064 <span class="preprocessor">#include "sram.h"</span>
<a name="l00065"></a>00065 <span class="preprocessor">#include "eeprom.h"</span>
<a name="l00066"></a>00066 <span class="preprocessor">#include "timers.h"</span>
<a name="l00067"></a>00067 <span class="preprocessor">#include "ports.h"</span>
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="preprocessor">#include "avrcore.h"</span>
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 <span class="preprocessor">#include "decoder.h"</span>
<a name="l00072"></a>00072 
<a name="l00073"></a>00073 <span class="keyword">struct </span>opcode_info *global_opcode_lookup_table;
<a name="l00074"></a>00074 <span class="comment"></span>
<a name="l00075"></a>00075 <span class="comment">/** \brief Masks to help extracting information from opcodes. */</span>
<a name="l00076"></a>00076 
<a name="l00077"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d">00077</a> <span class="keyword">enum</span> <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d" title="Masks to help extracting information from opcodes.">decoder_operand_masks</a>
<a name="l00078"></a>00078 {<span class="comment"></span>
<a name="l00079"></a>00079 <span class="comment">    /** 2 bit register id  ( R24, R26, R28, R30 ) */</span>
<a name="l00080"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d72567b93ba2b0b220237be1b612453e9">00080</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d72567b93ba2b0b220237be1b612453e9">mask_Rd_2</a> = 0x0030,<span class="comment"></span>
<a name="l00081"></a>00081 <span class="comment">    /** 3 bit register id  ( R16 - R23 ) */</span>
<a name="l00082"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4db291bde5fc7c589395619ccfdb0cab22">00082</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4db291bde5fc7c589395619ccfdb0cab22">mask_Rd_3</a> = 0x0070,<span class="comment"></span>
<a name="l00083"></a>00083 <span class="comment">    /** 4 bit register id  ( R16 - R31 ) */</span>
<a name="l00084"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4db65c1df2ad87168b0828ff19b568794f">00084</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4db65c1df2ad87168b0828ff19b568794f">mask_Rd_4</a> = 0x00f0,<span class="comment"></span>
<a name="l00085"></a>00085 <span class="comment">    /** 5 bit register id  ( R00 - R31 ) */</span>
<a name="l00086"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d03e9222f48dc9c72606a63f931cdb84d">00086</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d03e9222f48dc9c72606a63f931cdb84d">mask_Rd_5</a> = 0x01f0,
<a name="l00087"></a>00087 <span class="comment"></span>
<a name="l00088"></a>00088 <span class="comment">    /** 3 bit register id  ( R16 - R23 ) */</span>
<a name="l00089"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4da42ff712d0e38f8a725730497ef18f10">00089</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4da42ff712d0e38f8a725730497ef18f10">mask_Rr_3</a> = 0x0007,<span class="comment"></span>
<a name="l00090"></a>00090 <span class="comment">    /** 4 bit register id  ( R16 - R31 ) */</span>
<a name="l00091"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4dbf39793679b207f9bf5ec218812b9584">00091</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4dbf39793679b207f9bf5ec218812b9584">mask_Rr_4</a> = 0x000f,<span class="comment"></span>
<a name="l00092"></a>00092 <span class="comment">    /** 5 bit register id  ( R00 - R31 ) */</span>
<a name="l00093"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d6baa83403f524cd30eb34a8e6e3d8891">00093</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d6baa83403f524cd30eb34a8e6e3d8891">mask_Rr_5</a> = 0x020f,
<a name="l00094"></a>00094 <span class="comment"></span>
<a name="l00095"></a>00095 <span class="comment">    /** for 8 bit constant */</span>
<a name="l00096"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4daa83eaace5a8e5c10585e42b07cdc735">00096</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4daa83eaace5a8e5c10585e42b07cdc735">mask_K_8</a> = 0x0F0F,<span class="comment"></span>
<a name="l00097"></a>00097 <span class="comment">    /** for 6 bit constant */</span>
<a name="l00098"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d646704ce73041c50e5d60d1c91f46b7b">00098</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d646704ce73041c50e5d60d1c91f46b7b">mask_K_6</a> = 0x00CF,
<a name="l00099"></a>00099 <span class="comment"></span>
<a name="l00100"></a>00100 <span class="comment">    /** for 7 bit relative address */</span>
<a name="l00101"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d8d97911f0bb89617bed0886469c6d8a0">00101</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d8d97911f0bb89617bed0886469c6d8a0">mask_k_7</a> = 0x03F8,<span class="comment"></span>
<a name="l00102"></a>00102 <span class="comment">    /** for 12 bit relative address */</span>
<a name="l00103"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4dd9f0609ab28e257ca40b34ea153bd105">00103</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4dd9f0609ab28e257ca40b34ea153bd105">mask_k_12</a> = 0x0FFF,<span class="comment"></span>
<a name="l00104"></a>00104 <span class="comment">    /** for 22 bit absolute address */</span>
<a name="l00105"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d6da049a50243439217ed820e5523785e">00105</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d6da049a50243439217ed820e5523785e">mask_k_22</a> = 0x01F1,
<a name="l00106"></a>00106 <span class="comment"></span>
<a name="l00107"></a>00107 <span class="comment">    /** register bit select */</span>
<a name="l00108"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4db93caa109e70b4befe8088f5aec8c676">00108</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4db93caa109e70b4befe8088f5aec8c676">mask_reg_bit</a> = 0x0007,<span class="comment"></span>
<a name="l00109"></a>00109 <span class="comment">    /** status register bit select */</span>
<a name="l00110"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d98e3e7dd33e97c078a175a254f490130">00110</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d98e3e7dd33e97c078a175a254f490130">mask_sreg_bit</a> = 0x0070,<span class="comment"></span>
<a name="l00111"></a>00111 <span class="comment">    /** address displacement (q) */</span>
<a name="l00112"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d6a0f87ce56ad1f4962da82398dae660c">00112</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d6a0f87ce56ad1f4962da82398dae660c">mask_q_displ</a> = 0x2C07,
<a name="l00113"></a>00113 <span class="comment"></span>
<a name="l00114"></a>00114 <span class="comment">    /** 5 bit register id  ( R00 - R31 ) */</span>
<a name="l00115"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4dd89aab6be79b8d65afd2254959752734">00115</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4dd89aab6be79b8d65afd2254959752734">mask_A_5</a> = 0x00F8,<span class="comment"></span>
<a name="l00116"></a>00116 <span class="comment">    /** 6 bit IO port id */</span>
<a name="l00117"></a><a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d523800aea8f896ae36296348874f47d0">00117</a>     <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d523800aea8f896ae36296348874f47d0">mask_A_6</a> = 0x060F,
<a name="l00118"></a>00118 };
<a name="l00119"></a>00119 
<a name="l00120"></a>00120 <span class="comment">/* Some handlers need predeclared */</span>
<a name="l00121"></a>00121 <span class="keyword">static</span> <span class="keywordtype">int</span> avr_op_CALL (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00122"></a>00122                         <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2);
<a name="l00123"></a>00123 <span class="keyword">static</span> <span class="keywordtype">int</span> avr_op_JMP (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00124"></a>00124                        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2);
<a name="l00125"></a>00125 <span class="keyword">static</span> <span class="keywordtype">int</span> avr_op_LDS (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00126"></a>00126                        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2);
<a name="l00127"></a>00127 <span class="keyword">static</span> <span class="keywordtype">int</span> avr_op_STS (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00128"></a>00128                        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2);
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 <span class="comment">/****************************************************************************\</span>
<a name="l00131"></a>00131 <span class="comment"> *</span>
<a name="l00132"></a>00132 <span class="comment"> * Helper functions to extract information from the opcodes.</span>
<a name="l00133"></a>00133 <span class="comment"> *</span>
<a name="l00134"></a>00134 <span class="comment"> \***************************************************************************/</span>
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00137"></a>00137 get_rd_2 (uint16_t opcode)
<a name="l00138"></a>00138 {
<a name="l00139"></a>00139     <span class="keywordtype">int</span> reg = ((opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d72567b93ba2b0b220237be1b612453e9">mask_Rd_2</a>) &gt;&gt; 4) &amp; 0x3;
<a name="l00140"></a>00140     <span class="keywordflow">return</span> (reg * 2) + 24;
<a name="l00141"></a>00141 }
<a name="l00142"></a>00142 
<a name="l00143"></a>00143 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00144"></a>00144 get_rd_3 (uint16_t opcode)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordtype">int</span> reg = opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4db291bde5fc7c589395619ccfdb0cab22">mask_Rd_3</a>;
<a name="l00147"></a>00147     <span class="keywordflow">return</span> ((reg &gt;&gt; 4) &amp; 0x7) + 16;
<a name="l00148"></a>00148 }
<a name="l00149"></a>00149 
<a name="l00150"></a>00150 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00151"></a>00151 get_rd_4 (uint16_t opcode)
<a name="l00152"></a>00152 {
<a name="l00153"></a>00153     <span class="keywordtype">int</span> reg = opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4db65c1df2ad87168b0828ff19b568794f">mask_Rd_4</a>;
<a name="l00154"></a>00154     <span class="keywordflow">return</span> ((reg &gt;&gt; 4) &amp; 0xf) + 16;
<a name="l00155"></a>00155 }
<a name="l00156"></a>00156 
<a name="l00157"></a>00157 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00158"></a>00158 get_rd_5 (uint16_t opcode)
<a name="l00159"></a>00159 {
<a name="l00160"></a>00160     <span class="keywordtype">int</span> reg = opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d03e9222f48dc9c72606a63f931cdb84d">mask_Rd_5</a>;
<a name="l00161"></a>00161     <span class="keywordflow">return</span> ((reg &gt;&gt; 4) &amp; 0x1f);
<a name="l00162"></a>00162 }
<a name="l00163"></a>00163 
<a name="l00164"></a>00164 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00165"></a>00165 get_rr_3 (uint16_t opcode)
<a name="l00166"></a>00166 {
<a name="l00167"></a>00167     <span class="keywordflow">return</span> (opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4da42ff712d0e38f8a725730497ef18f10">mask_Rr_3</a>) + 16;
<a name="l00168"></a>00168 }
<a name="l00169"></a>00169 
<a name="l00170"></a>00170 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00171"></a>00171 get_rr_4 (uint16_t opcode)
<a name="l00172"></a>00172 {
<a name="l00173"></a>00173     <span class="keywordflow">return</span> (opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4dbf39793679b207f9bf5ec218812b9584">mask_Rr_4</a>) + 16;
<a name="l00174"></a>00174 }
<a name="l00175"></a>00175 
<a name="l00176"></a>00176 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00177"></a>00177 get_rr_5 (uint16_t opcode)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     <span class="keywordtype">int</span> reg = opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d6baa83403f524cd30eb34a8e6e3d8891">mask_Rr_5</a>;
<a name="l00180"></a>00180     <span class="keywordflow">return</span> (reg &amp; 0xf) + ((reg &gt;&gt; 5) &amp; 0x10);
<a name="l00181"></a>00181 }
<a name="l00182"></a>00182 
<a name="l00183"></a>00183 <span class="keyword">static</span> uint8_t
<a name="l00184"></a>00184 get_K_8 (uint16_t opcode)
<a name="l00185"></a>00185 {
<a name="l00186"></a>00186     <span class="keywordtype">int</span> K = opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4daa83eaace5a8e5c10585e42b07cdc735">mask_K_8</a>;
<a name="l00187"></a>00187     <span class="keywordflow">return</span> ((K &gt;&gt; 4) &amp; 0xf0) + (K &amp; 0xf);
<a name="l00188"></a>00188 }
<a name="l00189"></a>00189 
<a name="l00190"></a>00190 <span class="keyword">static</span> uint8_t
<a name="l00191"></a>00191 get_K_6 (uint16_t opcode)
<a name="l00192"></a>00192 {
<a name="l00193"></a>00193     <span class="keywordtype">int</span> K = opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d646704ce73041c50e5d60d1c91f46b7b">mask_K_6</a>;
<a name="l00194"></a>00194     <span class="keywordflow">return</span> ((K &gt;&gt; 2) &amp; 0x0030) + (K &amp; 0xf);
<a name="l00195"></a>00195 }
<a name="l00196"></a>00196 
<a name="l00197"></a>00197 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00198"></a>00198 get_k_7 (uint16_t opcode)
<a name="l00199"></a>00199 {
<a name="l00200"></a>00200     <span class="keywordflow">return</span> (((opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d8d97911f0bb89617bed0886469c6d8a0">mask_k_7</a>) &gt;&gt; 3) &amp; 0x7f);
<a name="l00201"></a>00201 }
<a name="l00202"></a>00202 
<a name="l00203"></a>00203 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00204"></a>00204 get_k_12 (uint16_t opcode)
<a name="l00205"></a>00205 {
<a name="l00206"></a>00206     <span class="keywordflow">return</span> (opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4dd9f0609ab28e257ca40b34ea153bd105">mask_k_12</a>);
<a name="l00207"></a>00207 }
<a name="l00208"></a>00208 
<a name="l00209"></a>00209 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00210"></a>00210 get_k_22 (uint16_t opcode)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="comment">/* Masks only the upper 6 bits of the address, the other 16 bits</span>
<a name="l00213"></a>00213 <span class="comment">     * are in PC + 1. */</span>
<a name="l00214"></a>00214     <span class="keywordtype">int</span> k = opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d6da049a50243439217ed820e5523785e">mask_k_22</a>;
<a name="l00215"></a>00215     <span class="keywordflow">return</span> ((k &gt;&gt; 3) &amp; 0x003e) + (k &amp; 0x1);
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 
<a name="l00218"></a>00218 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00219"></a>00219 get_reg_bit (uint16_t opcode)
<a name="l00220"></a>00220 {
<a name="l00221"></a>00221     <span class="keywordflow">return</span> opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4db93caa109e70b4befe8088f5aec8c676">mask_reg_bit</a>;
<a name="l00222"></a>00222 }
<a name="l00223"></a>00223 
<a name="l00224"></a>00224 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00225"></a>00225 get_sreg_bit (uint16_t opcode)
<a name="l00226"></a>00226 {
<a name="l00227"></a>00227     <span class="keywordflow">return</span> (opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d98e3e7dd33e97c078a175a254f490130">mask_sreg_bit</a>) &gt;&gt; 4;
<a name="l00228"></a>00228 }
<a name="l00229"></a>00229 
<a name="l00230"></a>00230 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00231"></a>00231 get_q (uint16_t opcode)
<a name="l00232"></a>00232 {
<a name="l00233"></a>00233     <span class="comment">/* 00q0 qq00 0000 0qqq : Yuck! */</span>
<a name="l00234"></a>00234     <span class="keywordtype">int</span> q = opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d6a0f87ce56ad1f4962da82398dae660c">mask_q_displ</a>;
<a name="l00235"></a>00235     <span class="keywordtype">int</span> qq = (((q &gt;&gt; 1) &amp; 0x1000) + (q &amp; 0x0c00)) &gt;&gt; 7;
<a name="l00236"></a>00236     <span class="keywordflow">return</span> (qq &amp; 0x0038) + (q &amp; 0x7);
<a name="l00237"></a>00237 }
<a name="l00238"></a>00238 
<a name="l00239"></a>00239 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00240"></a>00240 get_A_5 (uint16_t opcode)
<a name="l00241"></a>00241 {
<a name="l00242"></a>00242     <span class="keywordflow">return</span> (opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4dd89aab6be79b8d65afd2254959752734">mask_A_5</a>) &gt;&gt; 3;
<a name="l00243"></a>00243 }
<a name="l00244"></a>00244 
<a name="l00245"></a>00245 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00246"></a>00246 get_A_6 (uint16_t opcode)
<a name="l00247"></a>00247 {
<a name="l00248"></a>00248     <span class="keywordtype">int</span> A = opcode &amp; <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d523800aea8f896ae36296348874f47d0">mask_A_6</a>;
<a name="l00249"></a>00249     <span class="keywordflow">return</span> ((A &gt;&gt; 5) &amp; 0x0030) + (A &amp; 0xf);
<a name="l00250"></a>00250 }
<a name="l00251"></a>00251 
<a name="l00252"></a>00252 <span class="comment">/****************************************************************************\</span>
<a name="l00253"></a>00253 <span class="comment"> *</span>
<a name="l00254"></a>00254 <span class="comment"> * Helper functions for calculating the status register bit values.</span>
<a name="l00255"></a>00255 <span class="comment"> * See the Atmel data sheet for the instuction set for more info.</span>
<a name="l00256"></a>00256 <span class="comment"> *</span>
<a name="l00257"></a>00257 <span class="comment">\****************************************************************************/</span>
<a name="l00258"></a>00258 
<a name="l00259"></a>00259 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00260"></a>00260 get_add_carry (uint8_t res, uint8_t rd, uint8_t rr, <span class="keywordtype">int</span> b)
<a name="l00261"></a>00261 {
<a name="l00262"></a>00262     uint8_t resb = res &gt;&gt; b &amp; 0x1;
<a name="l00263"></a>00263     uint8_t rdb = rd &gt;&gt; b &amp; 0x1;
<a name="l00264"></a>00264     uint8_t rrb = rr &gt;&gt; b &amp; 0x1;
<a name="l00265"></a>00265     <span class="keywordflow">return</span> (rdb &amp; rrb) | (rrb &amp; ~resb) | (~resb &amp; rdb);
<a name="l00266"></a>00266 }
<a name="l00267"></a>00267 
<a name="l00268"></a>00268 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00269"></a>00269 get_add_overflow (uint8_t res, uint8_t rd, uint8_t rr)
<a name="l00270"></a>00270 {
<a name="l00271"></a>00271     uint8_t res7 = res &gt;&gt; 7 &amp; 0x1;
<a name="l00272"></a>00272     uint8_t rd7 = rd &gt;&gt; 7 &amp; 0x1;
<a name="l00273"></a>00273     uint8_t rr7 = rr &gt;&gt; 7 &amp; 0x1;
<a name="l00274"></a>00274     <span class="keywordflow">return</span> (rd7 &amp; rr7 &amp; ~res7) | (~rd7 &amp; ~rr7 &amp; res7);
<a name="l00275"></a>00275 }
<a name="l00276"></a>00276 
<a name="l00277"></a>00277 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00278"></a>00278 get_sub_carry (uint8_t res, uint8_t rd, uint8_t rr, <span class="keywordtype">int</span> b)
<a name="l00279"></a>00279 {
<a name="l00280"></a>00280     uint8_t resb = res &gt;&gt; b &amp; 0x1;
<a name="l00281"></a>00281     uint8_t rdb = rd &gt;&gt; b &amp; 0x1;
<a name="l00282"></a>00282     uint8_t rrb = rr &gt;&gt; b &amp; 0x1;
<a name="l00283"></a>00283     <span class="keywordflow">return</span> (~rdb &amp; rrb) | (rrb &amp; resb) | (resb &amp; ~rdb);
<a name="l00284"></a>00284 }
<a name="l00285"></a>00285 
<a name="l00286"></a>00286 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00287"></a>00287 get_sub_overflow (uint8_t res, uint8_t rd, uint8_t rr)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     uint8_t res7 = res &gt;&gt; 7 &amp; 0x1;
<a name="l00290"></a>00290     uint8_t rd7 = rd &gt;&gt; 7 &amp; 0x1;
<a name="l00291"></a>00291     uint8_t rr7 = rr &gt;&gt; 7 &amp; 0x1;
<a name="l00292"></a>00292     <span class="keywordflow">return</span> (rd7 &amp; ~rr7 &amp; ~res7) | (~rd7 &amp; rr7 &amp; res7);
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 
<a name="l00295"></a>00295 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00296"></a>00296 get_compare_carry (uint8_t res, uint8_t rd, uint8_t rr, <span class="keywordtype">int</span> b)
<a name="l00297"></a>00297 {
<a name="l00298"></a>00298     uint8_t resb = res &gt;&gt; b &amp; 0x1;
<a name="l00299"></a>00299     uint8_t rdb = rd &gt;&gt; b &amp; 0x1;
<a name="l00300"></a>00300     uint8_t rrb = rr &gt;&gt; b &amp; 0x1;
<a name="l00301"></a>00301     <span class="keywordflow">return</span> (~rdb &amp; rrb) | (rrb &amp; resb) | (resb &amp; ~rdb);
<a name="l00302"></a>00302 }
<a name="l00303"></a>00303 
<a name="l00304"></a>00304 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00305"></a>00305 get_compare_overflow (uint8_t res, uint8_t rd, uint8_t rr)
<a name="l00306"></a>00306 {
<a name="l00307"></a>00307     uint8_t res7 = res &gt;&gt; 7 &amp; 0x1;
<a name="l00308"></a>00308     uint8_t rd7 = rd &gt;&gt; 7 &amp; 0x1;
<a name="l00309"></a>00309     uint8_t rr7 = rr &gt;&gt; 7 &amp; 0x1;
<a name="l00310"></a>00310     <span class="comment">/* The atmel data sheet says the second term is ~rd7 for CP</span>
<a name="l00311"></a>00311 <span class="comment">     * but that doesn't make any sense. You be the judge. */</span>
<a name="l00312"></a>00312     <span class="keywordflow">return</span> (rd7 &amp; ~rr7 &amp; ~res7) | (~rd7 &amp; rr7 &amp; res7);
<a name="l00313"></a>00313 }
<a name="l00314"></a>00314 
<a name="l00315"></a>00315 <span class="comment">/****************************************************************************\</span>
<a name="l00316"></a>00316 <span class="comment"> *</span>
<a name="l00317"></a>00317 <span class="comment"> * Misc Helper functions</span>
<a name="l00318"></a>00318 <span class="comment"> *</span>
<a name="l00319"></a>00319 <span class="comment">\****************************************************************************/</span>
<a name="l00320"></a>00320 
<a name="l00321"></a>00321 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00322"></a>00322 is_next_inst_2_words (AvrCore *core)
<a name="l00323"></a>00323 {
<a name="l00324"></a>00324     <span class="comment">/* See if next is a two word instruction</span>
<a name="l00325"></a>00325 <span class="comment">     * CALL, JMP, LDS, and STS are the only two word (32 bit) instructions. */</span>
<a name="l00326"></a>00326     uint16_t next_opcode =
<a name="l00327"></a>00327         <a class="code" href="flash_8c.html#4fd6af69b0ff01070ff7598920761a2b" title="Reads a 16-bit word from flash.">flash_read</a> (core-&gt;flash, avr_core_PC_get (core) + 1);
<a name="l00328"></a>00328     <span class="keyword">struct </span>opcode_info *opi = <a class="code" href="decoder_8c.html#53bbe21cbd08336a39da9fbe4e9cb09e" title="Decode an opcode into the opcode handler function.">decode_opcode</a> (next_opcode);
<a name="l00329"></a>00329 
<a name="l00330"></a>00330     <span class="keywordflow">return</span> ((opi-&gt;func == avr_op_CALL) || (opi-&gt;func == avr_op_JMP)
<a name="l00331"></a>00331             || (opi-&gt;func == avr_op_LDS) || (opi-&gt;func == avr_op_STS));
<a name="l00332"></a>00332 }
<a name="l00333"></a>00333 
<a name="l00334"></a>00334 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00335"></a>00335 n_bit_unsigned_to_signed (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> val, <span class="keywordtype">int</span> n)
<a name="l00336"></a>00336 {
<a name="l00337"></a>00337     <span class="comment">/* Convert n-bit unsigned value to a signed value. */</span>
<a name="l00338"></a>00338     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mask;
<a name="l00339"></a>00339 
<a name="l00340"></a>00340     <span class="keywordflow">if</span> ((val &amp; (1 &lt;&lt; (n - 1))) == 0)
<a name="l00341"></a>00341         <span class="keywordflow">return</span> (<span class="keywordtype">int</span>)val;
<a name="l00342"></a>00342 
<a name="l00343"></a>00343     <span class="comment">/* manually calculate two's complement */</span>
<a name="l00344"></a>00344     mask = (1 &lt;&lt; n) - 1;
<a name="l00345"></a>00345     <span class="keywordflow">return</span> -1 * ((~val &amp; mask) + 1);
<a name="l00346"></a>00346 }
<a name="l00347"></a>00347 
<a name="l00348"></a>00348 <span class="comment">/****************************************************************************\</span>
<a name="l00349"></a>00349 <span class="comment"> *</span>
<a name="l00350"></a>00350 <span class="comment"> * Opcode handler functions.</span>
<a name="l00351"></a>00351 <span class="comment"> *</span>
<a name="l00352"></a>00352 <span class="comment">\****************************************************************************/</span>
<a name="l00353"></a>00353 
<a name="l00354"></a>00354 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00355"></a>00355 avr_op_ADC (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00356"></a>00356             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00357"></a>00357 {
<a name="l00358"></a>00358     <span class="comment">/*</span>
<a name="l00359"></a>00359 <span class="comment">     * Add with Carry.</span>
<a name="l00360"></a>00360 <span class="comment">     *       </span>
<a name="l00361"></a>00361 <span class="comment">     * Opcode     : 0001 11rd dddd rrrr </span>
<a name="l00362"></a>00362 <span class="comment">     * Usage      : ADC  Rd, Rr</span>
<a name="l00363"></a>00363 <span class="comment">     * Operation  : Rd &lt;- Rd + Rr + C</span>
<a name="l00364"></a>00364 <span class="comment">     * Flags      : Z,C,N,V,S,H</span>
<a name="l00365"></a>00365 <span class="comment">     * Num Clocks : 1</span>
<a name="l00366"></a>00366 <span class="comment">     */</span>
<a name="l00367"></a>00367     <span class="keywordtype">int</span> H, V, N, S, Z, C;
<a name="l00368"></a>00368 
<a name="l00369"></a>00369     <span class="keywordtype">int</span> Rd = arg1;
<a name="l00370"></a>00370     <span class="keywordtype">int</span> Rr = arg2;
<a name="l00371"></a>00371 
<a name="l00372"></a>00372     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l00373"></a>00373     uint8_t rr = avr_core_gpwr_get (core, Rr);
<a name="l00374"></a>00374 
<a name="l00375"></a>00375     uint8_t res = rd + rr + <a class="code" href="avrcore_8c.html#4999e93ffea9a303c5a3ad2b97b4fee1" title="Get the value of bit b of the status register.">avr_core_sreg_get_bit</a> (core, SREG_C);
<a name="l00376"></a>00376 
<a name="l00377"></a>00377     uint8_t sreg = avr_core_sreg_get (core);
<a name="l00378"></a>00378 
<a name="l00379"></a>00379     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_H, H = get_add_carry (res, rd, rr, 3));
<a name="l00380"></a>00380     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V = get_add_overflow (res, rd, rr));
<a name="l00381"></a>00381     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l00382"></a>00382     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l00383"></a>00383     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xff) == 0));
<a name="l00384"></a>00384     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C = get_add_carry (res, rd, rr, 7));
<a name="l00385"></a>00385 
<a name="l00386"></a>00386     avr_core_sreg_set (core, sreg);
<a name="l00387"></a>00387 
<a name="l00388"></a>00388     avr_core_gpwr_set (core, Rd, res);
<a name="l00389"></a>00389     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00390"></a>00390     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l00391"></a>00391 
<a name="l00392"></a>00392     <span class="keywordflow">return</span> opcode_ADC;
<a name="l00393"></a>00393 }
<a name="l00394"></a>00394 
<a name="l00395"></a>00395 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00396"></a>00396 avr_op_ADD (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00397"></a>00397             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399     <span class="comment">/*</span>
<a name="l00400"></a>00400 <span class="comment">     * Add without Carry.</span>
<a name="l00401"></a>00401 <span class="comment">     *</span>
<a name="l00402"></a>00402 <span class="comment">     * Opcode     : 0000 11rd dddd rrrr </span>
<a name="l00403"></a>00403 <span class="comment">     * Usage      : ADD  Rd, Rr</span>
<a name="l00404"></a>00404 <span class="comment">     * Operation  : Rd &lt;- Rd + Rr</span>
<a name="l00405"></a>00405 <span class="comment">     * Flags      : Z,C,N,V,S,H</span>
<a name="l00406"></a>00406 <span class="comment">     * Num Clocks : 1</span>
<a name="l00407"></a>00407 <span class="comment">     */</span>
<a name="l00408"></a>00408     <span class="keywordtype">int</span> H, V, N, S, Z, C;
<a name="l00409"></a>00409 
<a name="l00410"></a>00410     <span class="keywordtype">int</span> Rd = arg1;
<a name="l00411"></a>00411     <span class="keywordtype">int</span> Rr = arg2;
<a name="l00412"></a>00412 
<a name="l00413"></a>00413     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l00414"></a>00414     uint8_t rr = avr_core_gpwr_get (core, Rr);
<a name="l00415"></a>00415 
<a name="l00416"></a>00416     uint8_t res = rd + rr;
<a name="l00417"></a>00417 
<a name="l00418"></a>00418     uint8_t sreg = avr_core_sreg_get (core);
<a name="l00419"></a>00419 
<a name="l00420"></a>00420     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_H, H = get_add_carry (res, rd, rr, 3));
<a name="l00421"></a>00421     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V = get_add_overflow (res, rd, rr));
<a name="l00422"></a>00422     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l00423"></a>00423     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l00424"></a>00424     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xff) == 0));
<a name="l00425"></a>00425     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C = get_add_carry (res, rd, rr, 7));
<a name="l00426"></a>00426 
<a name="l00427"></a>00427     avr_core_sreg_set (core, sreg);
<a name="l00428"></a>00428 
<a name="l00429"></a>00429     avr_core_gpwr_set (core, Rd, res);
<a name="l00430"></a>00430     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00431"></a>00431     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l00432"></a>00432 
<a name="l00433"></a>00433     <span class="keywordflow">return</span> opcode_ADD;
<a name="l00434"></a>00434 }
<a name="l00435"></a>00435 
<a name="l00436"></a>00436 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00437"></a>00437 avr_op_ADIW (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00438"></a>00438              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00439"></a>00439 {
<a name="l00440"></a>00440     <span class="comment">/*</span>
<a name="l00441"></a>00441 <span class="comment">     * Add Immediate to Word.</span>
<a name="l00442"></a>00442 <span class="comment">     *</span>
<a name="l00443"></a>00443 <span class="comment">     * Opcode     : 1001 0110 KKdd KKKK </span>
<a name="l00444"></a>00444 <span class="comment">     * Usage      : ADIW  Rd, K</span>
<a name="l00445"></a>00445 <span class="comment">     * Operation  : Rd+1:Rd &lt;- Rd+1:Rd + K</span>
<a name="l00446"></a>00446 <span class="comment">     * Flags      : Z,C,N,V,S</span>
<a name="l00447"></a>00447 <span class="comment">     * Num Clocks : 2</span>
<a name="l00448"></a>00448 <span class="comment">     */</span>
<a name="l00449"></a>00449     <span class="keywordtype">int</span> C, Z, S, N, V;
<a name="l00450"></a>00450 
<a name="l00451"></a>00451     <span class="keywordtype">int</span> Rd = arg1;
<a name="l00452"></a>00452     uint8_t K = arg2;
<a name="l00453"></a>00453 
<a name="l00454"></a>00454     uint8_t rdl = avr_core_gpwr_get (core, Rd);
<a name="l00455"></a>00455     uint8_t rdh = avr_core_gpwr_get (core, Rd + 1);
<a name="l00456"></a>00456 
<a name="l00457"></a>00457     uint16_t rd = (rdh &lt;&lt; 8) + rdl;
<a name="l00458"></a>00458     uint16_t res = rd + K;
<a name="l00459"></a>00459 
<a name="l00460"></a>00460     uint8_t sreg = avr_core_sreg_get (core);
<a name="l00461"></a>00461 
<a name="l00462"></a>00462     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V =
<a name="l00463"></a>00463                             (~(rdh &gt;&gt; 7 &amp; 0x1) &amp; (res &gt;&gt; 15 &amp; 0x1)));
<a name="l00464"></a>00464     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 15) &amp; 0x1));
<a name="l00465"></a>00465     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l00466"></a>00466     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xffff) == 0));
<a name="l00467"></a>00467     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C =
<a name="l00468"></a>00468                             (~(res &gt;&gt; 15 &amp; 0x1) &amp; (rdh &gt;&gt; 7 &amp; 0x1)));
<a name="l00469"></a>00469 
<a name="l00470"></a>00470     avr_core_sreg_set (core, sreg);
<a name="l00471"></a>00471 
<a name="l00472"></a>00472     avr_core_gpwr_set (core, Rd, res &amp; 0xff);
<a name="l00473"></a>00473     avr_core_gpwr_set (core, Rd + 1, res &gt;&gt; 8);
<a name="l00474"></a>00474 
<a name="l00475"></a>00475     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00476"></a>00476     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l00477"></a>00477 
<a name="l00478"></a>00478     <span class="keywordflow">return</span> opcode_ADIW;
<a name="l00479"></a>00479 }
<a name="l00480"></a>00480 
<a name="l00481"></a>00481 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00482"></a>00482 avr_op_AND (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00483"></a>00483             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00484"></a>00484 {
<a name="l00485"></a>00485     <span class="comment">/*</span>
<a name="l00486"></a>00486 <span class="comment">     * Logical AND.</span>
<a name="l00487"></a>00487 <span class="comment">     *</span>
<a name="l00488"></a>00488 <span class="comment">     * Opcode     : 0010 00rd dddd rrrr </span>
<a name="l00489"></a>00489 <span class="comment">     * Usage      : AND  Rd, Rr</span>
<a name="l00490"></a>00490 <span class="comment">     * Operation  : Rd &lt;- Rd &amp; Rr</span>
<a name="l00491"></a>00491 <span class="comment">     * Flags      : Z,N,V,S</span>
<a name="l00492"></a>00492 <span class="comment">     * Num Clocks : 1</span>
<a name="l00493"></a>00493 <span class="comment">     */</span>
<a name="l00494"></a>00494     <span class="keywordtype">int</span> Z, N, V, S;
<a name="l00495"></a>00495 
<a name="l00496"></a>00496     <span class="keywordtype">int</span> Rd = arg1;
<a name="l00497"></a>00497     <span class="keywordtype">int</span> Rr = arg2;
<a name="l00498"></a>00498 
<a name="l00499"></a>00499     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l00500"></a>00500     uint8_t rr = avr_core_gpwr_get (core, Rr);
<a name="l00501"></a>00501     uint8_t res = rd &amp; rr;
<a name="l00502"></a>00502 
<a name="l00503"></a>00503     uint8_t sreg = avr_core_sreg_get (core);
<a name="l00504"></a>00504 
<a name="l00505"></a>00505     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V = 0);
<a name="l00506"></a>00506     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l00507"></a>00507     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l00508"></a>00508     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xff) == 0));
<a name="l00509"></a>00509 
<a name="l00510"></a>00510     avr_core_sreg_set (core, sreg);
<a name="l00511"></a>00511 
<a name="l00512"></a>00512     avr_core_gpwr_set (core, Rd, res);
<a name="l00513"></a>00513     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00514"></a>00514     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l00515"></a>00515 
<a name="l00516"></a>00516     <span class="keywordflow">return</span> opcode_AND;
<a name="l00517"></a>00517 }
<a name="l00518"></a>00518 
<a name="l00519"></a>00519 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00520"></a>00520 avr_op_ANDI (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00521"></a>00521              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00522"></a>00522 {
<a name="l00523"></a>00523     <span class="comment">/*</span>
<a name="l00524"></a>00524 <span class="comment">     * Logical AND with Immed.</span>
<a name="l00525"></a>00525 <span class="comment">     *</span>
<a name="l00526"></a>00526 <span class="comment">     * Opcode     : 0111 KKKK dddd KKKK </span>
<a name="l00527"></a>00527 <span class="comment">     * Usage      : ANDI  Rd, K</span>
<a name="l00528"></a>00528 <span class="comment">     * Operation  : Rd &lt;- Rd &amp; K</span>
<a name="l00529"></a>00529 <span class="comment">     * Flags      : Z,N,V,S</span>
<a name="l00530"></a>00530 <span class="comment">     * Num Clocks : 1</span>
<a name="l00531"></a>00531 <span class="comment">     */</span>
<a name="l00532"></a>00532     <span class="keywordtype">int</span> Z, N, V, S;
<a name="l00533"></a>00533 
<a name="l00534"></a>00534     <span class="keywordtype">int</span> Rd = arg1;
<a name="l00535"></a>00535     uint8_t K = arg2;
<a name="l00536"></a>00536 
<a name="l00537"></a>00537     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l00538"></a>00538     uint8_t res = rd &amp; K;
<a name="l00539"></a>00539 
<a name="l00540"></a>00540     uint8_t sreg = avr_core_sreg_get (core);
<a name="l00541"></a>00541 
<a name="l00542"></a>00542     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V = 0);
<a name="l00543"></a>00543     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l00544"></a>00544     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l00545"></a>00545     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xff) == 0));
<a name="l00546"></a>00546 
<a name="l00547"></a>00547     avr_core_sreg_set (core, sreg);
<a name="l00548"></a>00548 
<a name="l00549"></a>00549     avr_core_gpwr_set (core, Rd, res);
<a name="l00550"></a>00550     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00551"></a>00551     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l00552"></a>00552 
<a name="l00553"></a>00553     <span class="keywordflow">return</span> opcode_ANDI;
<a name="l00554"></a>00554 }
<a name="l00555"></a>00555 
<a name="l00556"></a>00556 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00557"></a>00557 avr_op_ASR (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00558"></a>00558             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00559"></a>00559 {
<a name="l00560"></a>00560     <span class="comment">/*</span>
<a name="l00561"></a>00561 <span class="comment">     * Arithmetic Shift Right.</span>
<a name="l00562"></a>00562 <span class="comment">     *</span>
<a name="l00563"></a>00563 <span class="comment">     * Opcode     : 1001 010d dddd 0101 </span>
<a name="l00564"></a>00564 <span class="comment">     * Usage      : ASR  Rd</span>
<a name="l00565"></a>00565 <span class="comment">     * Operation  : Rd(n) &lt;- Rd(n+1), n=0..6</span>
<a name="l00566"></a>00566 <span class="comment">     * Flags      : Z,C,N,V,S</span>
<a name="l00567"></a>00567 <span class="comment">     * Num Clocks : 1</span>
<a name="l00568"></a>00568 <span class="comment">     */</span>
<a name="l00569"></a>00569     <span class="keywordtype">int</span> Z, C, N, V, S;
<a name="l00570"></a>00570 
<a name="l00571"></a>00571     <span class="keywordtype">int</span> Rd = arg1;
<a name="l00572"></a>00572 
<a name="l00573"></a>00573     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l00574"></a>00574     uint8_t res = (rd &gt;&gt; 1) + (rd &amp; 0x80);
<a name="l00575"></a>00575 
<a name="l00576"></a>00576     uint8_t sreg = avr_core_sreg_get (core);
<a name="l00577"></a>00577 
<a name="l00578"></a>00578     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l00579"></a>00579     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C = (rd &amp; 0x1));
<a name="l00580"></a>00580     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V = (N ^ C));
<a name="l00581"></a>00581     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l00582"></a>00582     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xff) == 0));
<a name="l00583"></a>00583 
<a name="l00584"></a>00584     avr_core_sreg_set (core, sreg);
<a name="l00585"></a>00585 
<a name="l00586"></a>00586     avr_core_gpwr_set (core, Rd, res);
<a name="l00587"></a>00587     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00588"></a>00588     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l00589"></a>00589 
<a name="l00590"></a>00590     <span class="keywordflow">return</span> opcode_ASR;
<a name="l00591"></a>00591 }
<a name="l00592"></a>00592 
<a name="l00593"></a>00593 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00594"></a>00594 avr_op_BCLR (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00595"></a>00595              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597     <span class="comment">/*</span>
<a name="l00598"></a>00598 <span class="comment">     * Clear a single flag or bit in SREG.</span>
<a name="l00599"></a>00599 <span class="comment">     *</span>
<a name="l00600"></a>00600 <span class="comment">     * Opcode     : 1001 0100 1sss 1000 </span>
<a name="l00601"></a>00601 <span class="comment">     * Usage      : BCLR  </span>
<a name="l00602"></a>00602 <span class="comment">     * Operation  : SREG(s) &lt;- 0</span>
<a name="l00603"></a>00603 <span class="comment">     * Flags      : SREG(s)</span>
<a name="l00604"></a>00604 <span class="comment">     * Num Clocks : 1</span>
<a name="l00605"></a>00605 <span class="comment">     */</span>
<a name="l00606"></a>00606     <a class="code" href="avrcore_8c.html#998921f9755ca4c89d576389001987e9" title="Set the value of bit b of the status register.">avr_core_sreg_set_bit</a> (core, arg1, 0);
<a name="l00607"></a>00607     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00608"></a>00608     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l00609"></a>00609 
<a name="l00610"></a>00610     <span class="keywordflow">return</span> opcode_BCLR;
<a name="l00611"></a>00611 }
<a name="l00612"></a>00612 
<a name="l00613"></a>00613 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00614"></a>00614 avr_op_BLD (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00615"></a>00615             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00616"></a>00616 {
<a name="l00617"></a>00617     <span class="comment">/* Bit load from T to Register.</span>
<a name="l00618"></a>00618 <span class="comment">     *</span>
<a name="l00619"></a>00619 <span class="comment">     * Opcode     : 1111 100d dddd 0bbb </span>
<a name="l00620"></a>00620 <span class="comment">     * Usage      : BLD  Rd, b</span>
<a name="l00621"></a>00621 <span class="comment">     * Operation  : Rd(b) &lt;- T</span>
<a name="l00622"></a>00622 <span class="comment">     * Flags      : None</span>
<a name="l00623"></a>00623 <span class="comment">     * Num Clocks : 1</span>
<a name="l00624"></a>00624 <span class="comment">     */</span>
<a name="l00625"></a>00625     <span class="keywordtype">int</span> Rd = arg1;
<a name="l00626"></a>00626     <span class="keywordtype">int</span> bit = arg2;
<a name="l00627"></a>00627 
<a name="l00628"></a>00628     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l00629"></a>00629     <span class="keywordtype">int</span> T = <a class="code" href="avrcore_8c.html#4999e93ffea9a303c5a3ad2b97b4fee1" title="Get the value of bit b of the status register.">avr_core_sreg_get_bit</a> (core, SREG_T);
<a name="l00630"></a>00630     uint8_t res;
<a name="l00631"></a>00631 
<a name="l00632"></a>00632     <span class="keywordflow">if</span> (T == 0)
<a name="l00633"></a>00633         res = rd &amp; ~(1 &lt;&lt; bit);
<a name="l00634"></a>00634     <span class="keywordflow">else</span>
<a name="l00635"></a>00635         res = rd | (1 &lt;&lt; bit);
<a name="l00636"></a>00636 
<a name="l00637"></a>00637     avr_core_gpwr_set (core, Rd, res);
<a name="l00638"></a>00638     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00639"></a>00639     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l00640"></a>00640 
<a name="l00641"></a>00641     <span class="keywordflow">return</span> opcode_BLD;
<a name="l00642"></a>00642 }
<a name="l00643"></a>00643 
<a name="l00644"></a>00644 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00645"></a>00645 avr_op_BRBC (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00646"></a>00646              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00647"></a>00647 {
<a name="l00648"></a>00648     <span class="comment">/*</span>
<a name="l00649"></a>00649 <span class="comment">     * Branch if Status Flag Cleared.</span>
<a name="l00650"></a>00650 <span class="comment">     *</span>
<a name="l00651"></a>00651 <span class="comment">     * Pass control directly to the specific bit operation.</span>
<a name="l00652"></a>00652 <span class="comment">     *</span>
<a name="l00653"></a>00653 <span class="comment">     * Opcode     : 1111 01kk kkkk ksss </span>
<a name="l00654"></a>00654 <span class="comment">     * Usage      : BRBC  s, k</span>
<a name="l00655"></a>00655 <span class="comment">     * Operation  : if (SREG(s) = 0) then PC &lt;- PC + k + 1</span>
<a name="l00656"></a>00656 <span class="comment">     * Flags      : None</span>
<a name="l00657"></a>00657 <span class="comment">     * Num Clocks : 1 / 2</span>
<a name="l00658"></a>00658 <span class="comment">     *</span>
<a name="l00659"></a>00659 <span class="comment">     * k is an relative address represented in two's complements.</span>
<a name="l00660"></a>00660 <span class="comment">     * (64 &lt; k &lt;= 64)</span>
<a name="l00661"></a>00661 <span class="comment">     */</span>
<a name="l00662"></a>00662     <span class="keywordtype">int</span> bit = arg1;
<a name="l00663"></a>00663     <span class="keywordtype">int</span> k = arg2;
<a name="l00664"></a>00664 
<a name="l00665"></a>00665     <span class="keywordflow">if</span> (<a class="code" href="avrcore_8c.html#4999e93ffea9a303c5a3ad2b97b4fee1" title="Get the value of bit b of the status register.">avr_core_sreg_get_bit</a> (core, bit) == 0)
<a name="l00666"></a>00666     {
<a name="l00667"></a>00667         <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, k + 1);
<a name="l00668"></a>00668         <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l00669"></a>00669     }
<a name="l00670"></a>00670     <span class="keywordflow">else</span>
<a name="l00671"></a>00671     {
<a name="l00672"></a>00672         <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00673"></a>00673         <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l00674"></a>00674     }
<a name="l00675"></a>00675 
<a name="l00676"></a>00676     <span class="keywordflow">return</span> opcode_BRBC;
<a name="l00677"></a>00677 }
<a name="l00678"></a>00678 
<a name="l00679"></a>00679 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00680"></a>00680 avr_op_BRBS (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00681"></a>00681              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00682"></a>00682 {
<a name="l00683"></a>00683     <span class="comment">/*</span>
<a name="l00684"></a>00684 <span class="comment">     * Branch if Status Flag Set.</span>
<a name="l00685"></a>00685 <span class="comment">     *</span>
<a name="l00686"></a>00686 <span class="comment">     * Pass control directly to the specific bit operation.</span>
<a name="l00687"></a>00687 <span class="comment">     *</span>
<a name="l00688"></a>00688 <span class="comment">     * Opcode     : 1111 00kk kkkk ksss </span>
<a name="l00689"></a>00689 <span class="comment">     * Usage      : BRBS  s, k</span>
<a name="l00690"></a>00690 <span class="comment">     * Operation  : if (SREG(s) = 1) then PC &lt;- PC + k + 1</span>
<a name="l00691"></a>00691 <span class="comment">     * Flags      : None</span>
<a name="l00692"></a>00692 <span class="comment">     * Num Clocks : 1 / 2</span>
<a name="l00693"></a>00693 <span class="comment">     *</span>
<a name="l00694"></a>00694 <span class="comment">     * k is an relative address represented in two's complements.</span>
<a name="l00695"></a>00695 <span class="comment">     * (64 &lt; k &lt;= 64)</span>
<a name="l00696"></a>00696 <span class="comment">     */</span>
<a name="l00697"></a>00697     <span class="keywordtype">int</span> bit = arg1;
<a name="l00698"></a>00698     <span class="keywordtype">int</span> k = arg2;
<a name="l00699"></a>00699 
<a name="l00700"></a>00700     <span class="keywordflow">if</span> (<a class="code" href="avrcore_8c.html#4999e93ffea9a303c5a3ad2b97b4fee1" title="Get the value of bit b of the status register.">avr_core_sreg_get_bit</a> (core, bit) != 0)
<a name="l00701"></a>00701     {
<a name="l00702"></a>00702         <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, k + 1);
<a name="l00703"></a>00703         <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l00704"></a>00704     }
<a name="l00705"></a>00705     <span class="keywordflow">else</span>
<a name="l00706"></a>00706     {
<a name="l00707"></a>00707         <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00708"></a>00708         <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l00709"></a>00709     }
<a name="l00710"></a>00710 
<a name="l00711"></a>00711     <span class="keywordflow">return</span> opcode_BRBS;
<a name="l00712"></a>00712 }
<a name="l00713"></a>00713 
<a name="l00714"></a>00714 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00715"></a>00715 avr_op_BREAK (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00716"></a>00716               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00717"></a>00717 {
<a name="l00718"></a>00718     <span class="comment">/*</span>
<a name="l00719"></a>00719 <span class="comment">     * The BREAK instruction only available on devices with JTAG support. We</span>
<a name="l00720"></a>00720 <span class="comment">     * use it to implement break points for all devices though. When the</span>
<a name="l00721"></a>00721 <span class="comment">     * debugger sets a break point we will replace the insn at the requested</span>
<a name="l00722"></a>00722 <span class="comment">     * PC with the BREAK insn and save the PC and original insn on the break</span>
<a name="l00723"></a>00723 <span class="comment">     * point list. Thus, we only need to walk the break point list when we</span>
<a name="l00724"></a>00724 <span class="comment">     * reach a break insn.</span>
<a name="l00725"></a>00725 <span class="comment">     *</span>
<a name="l00726"></a>00726 <span class="comment">     * When a break occurs, we will return control to the caller _without_</span>
<a name="l00727"></a>00727 <span class="comment">     * incrementing PC as the insn set datasheet says.</span>
<a name="l00728"></a>00728 <span class="comment">     *</span>
<a name="l00729"></a>00729 <span class="comment">     * Opcode     : 1001 0101 1001 1000</span>
<a name="l00730"></a>00730 <span class="comment">     * Usage      : BREAK</span>
<a name="l00731"></a>00731 <span class="comment">     * Operation  : Puts the in Stopped Mode if supported, NOP otherwise.</span>
<a name="l00732"></a>00732 <span class="comment">     * Flags      : None</span>
<a name="l00733"></a>00733 <span class="comment">     * Num Clocks : 1</span>
<a name="l00734"></a>00734 <span class="comment">     */</span>
<a name="l00735"></a>00735 
<a name="l00736"></a>00736     <a class="code" href="avrerror_8c.html#deeaf2330efd6054822bc9146527777b" title="Print an ordinary message to stdout.">avr_message</a> (<span class="stringliteral">"BREAK POINT: PC = 0x%08x: clock = %lld\n"</span>,
<a name="l00737"></a>00737                  avr_core_PC_get (core), <a class="code" href="avrcore_8c.html#da85cb13c88707b79cd17e9e8bc8be2e" title="Get the current clock counter.">avr_core_CK_get</a> (core));
<a name="l00738"></a>00738 
<a name="l00739"></a>00739     <span class="comment">/* FIXME: TRoth/2002-10-15: Should we execute the original insn which the</span>
<a name="l00740"></a>00740 <span class="comment">       break replaced here or let the caller handle that? For now we defer</span>
<a name="l00741"></a>00741 <span class="comment">       that to the caller. */</span>
<a name="l00742"></a>00742 
<a name="l00743"></a>00743 <span class="comment">/*     return opcode_BREAK; */</span>
<a name="l00744"></a>00744     <span class="keywordflow">return</span> BREAK_POINT;
<a name="l00745"></a>00745 }
<a name="l00746"></a>00746 
<a name="l00747"></a>00747 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00748"></a>00748 avr_op_BSET (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00749"></a>00749              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00750"></a>00750 {
<a name="l00751"></a>00751     <span class="comment">/*</span>
<a name="l00752"></a>00752 <span class="comment">     * Set a single flag or bit in SREG.</span>
<a name="l00753"></a>00753 <span class="comment">     *</span>
<a name="l00754"></a>00754 <span class="comment">     * Opcode     : 1001 0100 0sss 1000 </span>
<a name="l00755"></a>00755 <span class="comment">     * Usage      : BSET</span>
<a name="l00756"></a>00756 <span class="comment">     * Operation  : SREG(s) &lt;- 1</span>
<a name="l00757"></a>00757 <span class="comment">     * Flags      : SREG(s)</span>
<a name="l00758"></a>00758 <span class="comment">     * Num Clocks : 1</span>
<a name="l00759"></a>00759 <span class="comment">     */</span>
<a name="l00760"></a>00760     <a class="code" href="avrcore_8c.html#998921f9755ca4c89d576389001987e9" title="Set the value of bit b of the status register.">avr_core_sreg_set_bit</a> (core, arg1, 1);
<a name="l00761"></a>00761     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00762"></a>00762     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l00763"></a>00763 
<a name="l00764"></a>00764     <span class="keywordflow">return</span> opcode_BSET;
<a name="l00765"></a>00765 }
<a name="l00766"></a>00766 
<a name="l00767"></a>00767 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00768"></a>00768 avr_op_BST (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00769"></a>00769             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00770"></a>00770 {
<a name="l00771"></a>00771     <span class="comment">/*</span>
<a name="l00772"></a>00772 <span class="comment">     * Bit Store from Register to T.</span>
<a name="l00773"></a>00773 <span class="comment">     *</span>
<a name="l00774"></a>00774 <span class="comment">     * Opcode     : 1111 101d dddd 0bbb </span>
<a name="l00775"></a>00775 <span class="comment">     * Usage      : BST  Rd, b</span>
<a name="l00776"></a>00776 <span class="comment">     * Operation  : T &lt;- Rd(b)</span>
<a name="l00777"></a>00777 <span class="comment">     * Flags      : T</span>
<a name="l00778"></a>00778 <span class="comment">     * Num Clocks : 1</span>
<a name="l00779"></a>00779 <span class="comment">     */</span>
<a name="l00780"></a>00780     <span class="keywordtype">int</span> Rd = arg1;
<a name="l00781"></a>00781     <span class="keywordtype">int</span> bit = arg2;
<a name="l00782"></a>00782 
<a name="l00783"></a>00783     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l00784"></a>00784     <a class="code" href="avrcore_8c.html#998921f9755ca4c89d576389001987e9" title="Set the value of bit b of the status register.">avr_core_sreg_set_bit</a> (core, SREG_T, (rd &gt;&gt; bit) &amp; 0x1);
<a name="l00785"></a>00785 
<a name="l00786"></a>00786     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00787"></a>00787     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l00788"></a>00788 
<a name="l00789"></a>00789     <span class="keywordflow">return</span> opcode_BST;
<a name="l00790"></a>00790 }
<a name="l00791"></a>00791 
<a name="l00792"></a>00792 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00793"></a>00793 avr_op_CALL (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00794"></a>00794              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00795"></a>00795 {
<a name="l00796"></a>00796     <span class="comment">/*</span>
<a name="l00797"></a>00797 <span class="comment">     * Call Subroutine.</span>
<a name="l00798"></a>00798 <span class="comment">     *</span>
<a name="l00799"></a>00799 <span class="comment">     * Opcode     : 1001 010k kkkk 111k kkkk kkkk kkkk kkkk</span>
<a name="l00800"></a>00800 <span class="comment">     * Usage      : CALL  k</span>
<a name="l00801"></a>00801 <span class="comment">     * Operation  : PC &lt;- k</span>
<a name="l00802"></a>00802 <span class="comment">     * Flags      : None</span>
<a name="l00803"></a>00803 <span class="comment">     * Num Clocks : 4 / 5</span>
<a name="l00804"></a>00804 <span class="comment">     */</span>
<a name="l00805"></a>00805     <span class="keywordtype">int</span> pc = avr_core_PC_get (core);
<a name="l00806"></a>00806     <span class="keywordtype">int</span> pc_bytes = <a class="code" href="avrcore_8c.html#f100fd3104613678ffd2d47b42ac5bc1" title="Returns the size of the Program Counter in bytes.">avr_core_PC_size</a> (core);
<a name="l00807"></a>00807 
<a name="l00808"></a>00808     <span class="keywordtype">int</span> kh = arg1;
<a name="l00809"></a>00809     <span class="keywordtype">int</span> kl = <a class="code" href="flash_8c.html#4fd6af69b0ff01070ff7598920761a2b" title="Reads a 16-bit word from flash.">flash_read</a> (core-&gt;flash, pc + 1);
<a name="l00810"></a>00810 
<a name="l00811"></a>00811     <span class="keywordtype">int</span> k = (kh &lt;&lt; 16) + kl;
<a name="l00812"></a>00812 
<a name="l00813"></a>00813     <span class="keywordflow">if</span> ((pc_bytes == 2) &amp;&amp; (k &gt; 0xffff))
<a name="l00814"></a>00814         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Address out of allowed range: 0x%06x"</span>, k);
<a name="l00815"></a>00815 
<a name="l00816"></a>00816     <a class="code" href="avrcore_8c.html#518b9d58304247ee508d389137c921b8" title="Push 1-4 bytes onto the stack.">avr_core_stack_push</a> (core, pc_bytes, pc + 2);
<a name="l00817"></a>00817 
<a name="l00818"></a>00818     avr_core_PC_set (core, k);
<a name="l00819"></a>00819     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, pc_bytes + 2);
<a name="l00820"></a>00820 
<a name="l00821"></a>00821     <span class="keywordflow">return</span> opcode_CALL;
<a name="l00822"></a>00822 }
<a name="l00823"></a>00823 
<a name="l00824"></a>00824 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00825"></a>00825 avr_op_CBI (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00826"></a>00826             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00827"></a>00827 {
<a name="l00828"></a>00828     <span class="comment">/*</span>
<a name="l00829"></a>00829 <span class="comment">     * Clear Bit in I/O Register.</span>
<a name="l00830"></a>00830 <span class="comment">     *</span>
<a name="l00831"></a>00831 <span class="comment">     * Opcode     : 1001 1000 AAAA Abbb </span>
<a name="l00832"></a>00832 <span class="comment">     * Usage      : CBI  A, b</span>
<a name="l00833"></a>00833 <span class="comment">     * Operation  : I/O(A, b) &lt;- 0</span>
<a name="l00834"></a>00834 <span class="comment">     * Flags      : None</span>
<a name="l00835"></a>00835 <span class="comment">     * Num Clocks : 2</span>
<a name="l00836"></a>00836 <span class="comment">     */</span>
<a name="l00837"></a>00837     <span class="keywordtype">int</span> A = arg1;
<a name="l00838"></a>00838     <span class="keywordtype">int</span> b = arg2;
<a name="l00839"></a>00839 
<a name="l00840"></a>00840     uint8_t val = <a class="code" href="avrcore_8c.html#37c29a0a8e4d35db1645952a3b0c31ec" title="Reads the value of a register.">avr_core_io_read</a> (core, A);
<a name="l00841"></a>00841     <a class="code" href="avrcore_8c.html#3de50d67489f392fdd4764eb5907c1cb" title="Writes the value of a register. See avr_core_io_read() for a discussion of reg.">avr_core_io_write</a> (core, A, val &amp; ~(1 &lt;&lt; b));
<a name="l00842"></a>00842 
<a name="l00843"></a>00843     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00844"></a>00844     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l00845"></a>00845 
<a name="l00846"></a>00846     <span class="keywordflow">return</span> opcode_CBI;
<a name="l00847"></a>00847 }
<a name="l00848"></a>00848 
<a name="l00849"></a>00849 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00850"></a>00850 avr_op_COM (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00851"></a>00851             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00852"></a>00852 {
<a name="l00853"></a>00853     <span class="comment">/*</span>
<a name="l00854"></a>00854 <span class="comment">     * One's Complement.</span>
<a name="l00855"></a>00855 <span class="comment">     *</span>
<a name="l00856"></a>00856 <span class="comment">     * Opcode     : 1001 010d dddd 0000 </span>
<a name="l00857"></a>00857 <span class="comment">     * Usage      : COM  Rd</span>
<a name="l00858"></a>00858 <span class="comment">     * Operation  : Rd &lt;- $FF - Rd</span>
<a name="l00859"></a>00859 <span class="comment">     * Flags      : Z,C,N,V,S</span>
<a name="l00860"></a>00860 <span class="comment">     * Num Clocks : 1</span>
<a name="l00861"></a>00861 <span class="comment">     */</span>
<a name="l00862"></a>00862     <span class="keywordtype">int</span> Z, C, N, V, S;
<a name="l00863"></a>00863 
<a name="l00864"></a>00864     <span class="keywordtype">int</span> Rd = arg1;
<a name="l00865"></a>00865 
<a name="l00866"></a>00866     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l00867"></a>00867     uint8_t res = 0xff - rd;
<a name="l00868"></a>00868 
<a name="l00869"></a>00869     uint8_t sreg = avr_core_sreg_get (core);
<a name="l00870"></a>00870 
<a name="l00871"></a>00871     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l00872"></a>00872     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C = 1);
<a name="l00873"></a>00873     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V = 0);
<a name="l00874"></a>00874     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l00875"></a>00875     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xff) == 0));
<a name="l00876"></a>00876 
<a name="l00877"></a>00877     avr_core_sreg_set (core, sreg);
<a name="l00878"></a>00878 
<a name="l00879"></a>00879     avr_core_gpwr_set (core, Rd, res);
<a name="l00880"></a>00880     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00881"></a>00881     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l00882"></a>00882 
<a name="l00883"></a>00883     <span class="keywordflow">return</span> opcode_COM;
<a name="l00884"></a>00884 }
<a name="l00885"></a>00885 
<a name="l00886"></a>00886 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00887"></a>00887 avr_op_CP (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00888"></a>00888            <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00889"></a>00889 {
<a name="l00890"></a>00890     <span class="comment">/*</span>
<a name="l00891"></a>00891 <span class="comment">     * Compare.</span>
<a name="l00892"></a>00892 <span class="comment">     *</span>
<a name="l00893"></a>00893 <span class="comment">     * Opcode     : 0001 01rd dddd rrrr </span>
<a name="l00894"></a>00894 <span class="comment">     * Usage      : CP  Rd, Rr</span>
<a name="l00895"></a>00895 <span class="comment">     * Operation  : Rd - Rr</span>
<a name="l00896"></a>00896 <span class="comment">     * Flags      : Z,C,N,V,S,H</span>
<a name="l00897"></a>00897 <span class="comment">     * Num Clocks : 1</span>
<a name="l00898"></a>00898 <span class="comment">     */</span>
<a name="l00899"></a>00899     <span class="keywordtype">int</span> Z, C, N, V, S, H;
<a name="l00900"></a>00900 
<a name="l00901"></a>00901     <span class="keywordtype">int</span> Rd = arg1;
<a name="l00902"></a>00902     <span class="keywordtype">int</span> Rr = arg2;
<a name="l00903"></a>00903 
<a name="l00904"></a>00904     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l00905"></a>00905     uint8_t rr = avr_core_gpwr_get (core, Rr);
<a name="l00906"></a>00906     uint8_t res = rd - rr;
<a name="l00907"></a>00907 
<a name="l00908"></a>00908     uint8_t sreg = avr_core_sreg_get (core);
<a name="l00909"></a>00909 
<a name="l00910"></a>00910     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_H, H =
<a name="l00911"></a>00911                             get_compare_carry (res, rd, rr, 3));
<a name="l00912"></a>00912     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V =
<a name="l00913"></a>00913                             get_compare_overflow (res, rd, rr));
<a name="l00914"></a>00914     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l00915"></a>00915     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l00916"></a>00916     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xff) == 0));
<a name="l00917"></a>00917     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C =
<a name="l00918"></a>00918                             get_compare_carry (res, rd, rr, 7));
<a name="l00919"></a>00919 
<a name="l00920"></a>00920     avr_core_sreg_set (core, sreg);
<a name="l00921"></a>00921 
<a name="l00922"></a>00922     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00923"></a>00923     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l00924"></a>00924 
<a name="l00925"></a>00925     <span class="keywordflow">return</span> opcode_CP;
<a name="l00926"></a>00926 }
<a name="l00927"></a>00927 
<a name="l00928"></a>00928 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00929"></a>00929 avr_op_CPC (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00930"></a>00930             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00931"></a>00931 {
<a name="l00932"></a>00932     <span class="comment">/*</span>
<a name="l00933"></a>00933 <span class="comment">     * Compare with Carry.</span>
<a name="l00934"></a>00934 <span class="comment">     *</span>
<a name="l00935"></a>00935 <span class="comment">     * Opcode     : 0000 01rd dddd rrrr </span>
<a name="l00936"></a>00936 <span class="comment">     * Usage      : CPC  Rd, Rr</span>
<a name="l00937"></a>00937 <span class="comment">     * Operation  : Rd - Rr - C</span>
<a name="l00938"></a>00938 <span class="comment">     * Flags      : Z,C,N,V,S,H</span>
<a name="l00939"></a>00939 <span class="comment">     * Num Clocks : 1</span>
<a name="l00940"></a>00940 <span class="comment">     */</span>
<a name="l00941"></a>00941     <span class="keywordtype">int</span> Z, C, N, V, S, H, prev_Z;
<a name="l00942"></a>00942 
<a name="l00943"></a>00943     <span class="keywordtype">int</span> Rd = arg1;
<a name="l00944"></a>00944     <span class="keywordtype">int</span> Rr = arg2;
<a name="l00945"></a>00945 
<a name="l00946"></a>00946     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l00947"></a>00947     uint8_t rr = avr_core_gpwr_get (core, Rr);
<a name="l00948"></a>00948     uint8_t res = rd - rr - <a class="code" href="avrcore_8c.html#4999e93ffea9a303c5a3ad2b97b4fee1" title="Get the value of bit b of the status register.">avr_core_sreg_get_bit</a> (core, SREG_C);
<a name="l00949"></a>00949 
<a name="l00950"></a>00950     uint8_t sreg = avr_core_sreg_get (core);
<a name="l00951"></a>00951 
<a name="l00952"></a>00952     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_H, H =
<a name="l00953"></a>00953                             get_compare_carry (res, rd, rr, 3));
<a name="l00954"></a>00954     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V =
<a name="l00955"></a>00955                             get_compare_overflow (res, rd, rr));
<a name="l00956"></a>00956     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l00957"></a>00957     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l00958"></a>00958     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C =
<a name="l00959"></a>00959                             get_compare_carry (res, rd, rr, 7));
<a name="l00960"></a>00960 
<a name="l00961"></a>00961     <span class="comment">/* Previous value remains unchanged when result is 0; cleared otherwise */</span>
<a name="l00962"></a>00962     Z = ((res &amp; 0xff) == 0);
<a name="l00963"></a>00963     prev_Z = <a class="code" href="avrcore_8c.html#4999e93ffea9a303c5a3ad2b97b4fee1" title="Get the value of bit b of the status register.">avr_core_sreg_get_bit</a> (core, SREG_Z);
<a name="l00964"></a>00964     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z &amp;&amp; prev_Z);
<a name="l00965"></a>00965 
<a name="l00966"></a>00966     avr_core_sreg_set (core, sreg);
<a name="l00967"></a>00967 
<a name="l00968"></a>00968     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l00969"></a>00969     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l00970"></a>00970 
<a name="l00971"></a>00971     <span class="keywordflow">return</span> opcode_CPC;
<a name="l00972"></a>00972 }
<a name="l00973"></a>00973 
<a name="l00974"></a>00974 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00975"></a>00975 avr_op_CPI (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l00976"></a>00976             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l00977"></a>00977 {
<a name="l00978"></a>00978     <span class="comment">/*</span>
<a name="l00979"></a>00979 <span class="comment">     * Compare with Immediate.</span>
<a name="l00980"></a>00980 <span class="comment">     *</span>
<a name="l00981"></a>00981 <span class="comment">     * Opcode     : 0011 KKKK dddd KKKK </span>
<a name="l00982"></a>00982 <span class="comment">     * Usage      : CPI  Rd, K</span>
<a name="l00983"></a>00983 <span class="comment">     * Operation  : Rd - K</span>
<a name="l00984"></a>00984 <span class="comment">     * Flags      : Z,C,N,V,S,H</span>
<a name="l00985"></a>00985 <span class="comment">     * Num Clocks : 1</span>
<a name="l00986"></a>00986 <span class="comment">     */</span>
<a name="l00987"></a>00987     <span class="keywordtype">int</span> Z, C, N, V, S, H;
<a name="l00988"></a>00988 
<a name="l00989"></a>00989     <span class="keywordtype">int</span> Rd = arg1;
<a name="l00990"></a>00990     uint8_t K = arg2;
<a name="l00991"></a>00991 
<a name="l00992"></a>00992     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l00993"></a>00993     uint8_t res = rd - K;
<a name="l00994"></a>00994 
<a name="l00995"></a>00995     uint8_t sreg = avr_core_sreg_get (core);
<a name="l00996"></a>00996 
<a name="l00997"></a>00997     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_H, H =
<a name="l00998"></a>00998                             get_compare_carry (res, rd, K, 3));
<a name="l00999"></a>00999     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V =
<a name="l01000"></a>01000                             get_compare_overflow (res, rd, K));
<a name="l01001"></a>01001     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l01002"></a>01002     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l01003"></a>01003     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xff) == 0));
<a name="l01004"></a>01004     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C =
<a name="l01005"></a>01005                             get_compare_carry (res, rd, K, 7));
<a name="l01006"></a>01006 
<a name="l01007"></a>01007     avr_core_sreg_set (core, sreg);
<a name="l01008"></a>01008 
<a name="l01009"></a>01009     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01010"></a>01010     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l01011"></a>01011 
<a name="l01012"></a>01012     <span class="keywordflow">return</span> opcode_CPI;
<a name="l01013"></a>01013 }
<a name="l01014"></a>01014 
<a name="l01015"></a>01015 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01016"></a>01016 avr_op_CPSE (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01017"></a>01017              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01018"></a>01018 {
<a name="l01019"></a>01019     <span class="comment">/*</span>
<a name="l01020"></a>01020 <span class="comment">     * Compare, Skip if Equal.</span>
<a name="l01021"></a>01021 <span class="comment">     *</span>
<a name="l01022"></a>01022 <span class="comment">     * Opcode     : 0001 00rd dddd rrrr </span>
<a name="l01023"></a>01023 <span class="comment">     * Usage      : CPSE  Rd, Rr</span>
<a name="l01024"></a>01024 <span class="comment">     * Operation  : if (Rd = Rr) PC &lt;- PC + 2 or 3</span>
<a name="l01025"></a>01025 <span class="comment">     * Flags      : None</span>
<a name="l01026"></a>01026 <span class="comment">     * Num Clocks : 1 / 2 / 3</span>
<a name="l01027"></a>01027 <span class="comment">     */</span>
<a name="l01028"></a>01028     <span class="keywordtype">int</span> skip;
<a name="l01029"></a>01029 
<a name="l01030"></a>01030     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01031"></a>01031     <span class="keywordtype">int</span> Rr = arg2;
<a name="l01032"></a>01032 
<a name="l01033"></a>01033     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l01034"></a>01034     uint8_t rr = avr_core_gpwr_get (core, Rr);
<a name="l01035"></a>01035 
<a name="l01036"></a>01036     <span class="keywordflow">if</span> (is_next_inst_2_words (core))
<a name="l01037"></a>01037         skip = 3;
<a name="l01038"></a>01038     <span class="keywordflow">else</span>
<a name="l01039"></a>01039         skip = 2;
<a name="l01040"></a>01040 
<a name="l01041"></a>01041     <span class="keywordflow">if</span> (rd == rr)
<a name="l01042"></a>01042     {
<a name="l01043"></a>01043         <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, skip);
<a name="l01044"></a>01044         <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, skip);
<a name="l01045"></a>01045     }
<a name="l01046"></a>01046     <span class="keywordflow">else</span>
<a name="l01047"></a>01047     {
<a name="l01048"></a>01048         <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01049"></a>01049         <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l01050"></a>01050     }
<a name="l01051"></a>01051 
<a name="l01052"></a>01052     <span class="keywordflow">return</span> opcode_CPSE;
<a name="l01053"></a>01053 }
<a name="l01054"></a>01054 
<a name="l01055"></a>01055 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01056"></a>01056 avr_op_DEC (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01057"></a>01057             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01058"></a>01058 {
<a name="l01059"></a>01059     <span class="comment">/*</span>
<a name="l01060"></a>01060 <span class="comment">     * Decrement.</span>
<a name="l01061"></a>01061 <span class="comment">     *</span>
<a name="l01062"></a>01062 <span class="comment">     * Opcode     : 1001 010d dddd 1010 </span>
<a name="l01063"></a>01063 <span class="comment">     * Usage      : DEC  Rd</span>
<a name="l01064"></a>01064 <span class="comment">     * Operation  : Rd &lt;- Rd - 1</span>
<a name="l01065"></a>01065 <span class="comment">     * Flags      : Z,N,V,S</span>
<a name="l01066"></a>01066 <span class="comment">     * Num Clocks : 1</span>
<a name="l01067"></a>01067 <span class="comment">     */</span>
<a name="l01068"></a>01068     <span class="keywordtype">int</span> Z, N, V, S;
<a name="l01069"></a>01069 
<a name="l01070"></a>01070     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01071"></a>01071     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l01072"></a>01072     uint8_t res = rd - 1;
<a name="l01073"></a>01073 
<a name="l01074"></a>01074     uint8_t sreg = avr_core_sreg_get (core);
<a name="l01075"></a>01075 
<a name="l01076"></a>01076     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l01077"></a>01077     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V = (rd == 0x80));
<a name="l01078"></a>01078     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l01079"></a>01079     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xff) == 0));
<a name="l01080"></a>01080 
<a name="l01081"></a>01081     avr_core_sreg_set (core, sreg);
<a name="l01082"></a>01082 
<a name="l01083"></a>01083     avr_core_gpwr_set (core, Rd, res);
<a name="l01084"></a>01084 
<a name="l01085"></a>01085     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01086"></a>01086     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l01087"></a>01087 
<a name="l01088"></a>01088     <span class="keywordflow">return</span> opcode_DEC;
<a name="l01089"></a>01089 }
<a name="l01090"></a>01090 
<a name="l01091"></a>01091 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01092"></a>01092 avr_op_EICALL (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01093"></a>01093                <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01094"></a>01094 {
<a name="l01095"></a>01095     <span class="comment">/*</span>
<a name="l01096"></a>01096 <span class="comment">     * Extended Indirect Call to (Z).</span>
<a name="l01097"></a>01097 <span class="comment">     *</span>
<a name="l01098"></a>01098 <span class="comment">     * Opcode     : 1001 0101 0001 1001 </span>
<a name="l01099"></a>01099 <span class="comment">     * Usage      : EICALL  </span>
<a name="l01100"></a>01100 <span class="comment">     * Operation  : PC(15:0) &lt;- Z, PC(21:16) &lt;- EIND</span>
<a name="l01101"></a>01101 <span class="comment">     * Flags      : None</span>
<a name="l01102"></a>01102 <span class="comment">     * Num Clocks : 4</span>
<a name="l01103"></a>01103 <span class="comment">     */</span>
<a name="l01104"></a>01104     <span class="keywordtype">int</span> pc = avr_core_PC_get (core);
<a name="l01105"></a>01105     <span class="keywordtype">int</span> pc_bytes = 3;
<a name="l01106"></a>01106 
<a name="l01107"></a>01107     <span class="comment">/* Z is R31:R30 */</span>
<a name="l01108"></a>01108     <span class="keywordtype">int</span> new_pc =
<a name="l01109"></a>01109         ((core-&gt;EIND &amp; 0x3f) &lt;&lt; 16) + (avr_core_gpwr_get (core, 31) &lt;&lt; 8) +
<a name="l01110"></a>01110         avr_core_gpwr_get (core, 30);
<a name="l01111"></a>01111 
<a name="l01112"></a>01112     <a class="code" href="avrerror_8c.html#0d89f34d142884b2f78e133c88c93170" title="Print a warning message to stderr.">avr_warning</a> (<span class="stringliteral">"needs serious code review\n"</span>);
<a name="l01113"></a>01113 
<a name="l01114"></a>01114     <a class="code" href="avrcore_8c.html#518b9d58304247ee508d389137c921b8" title="Push 1-4 bytes onto the stack.">avr_core_stack_push</a> (core, pc_bytes, pc + 1);
<a name="l01115"></a>01115 
<a name="l01116"></a>01116     avr_core_PC_set (core, new_pc);
<a name="l01117"></a>01117     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 4);
<a name="l01118"></a>01118 
<a name="l01119"></a>01119     <span class="keywordflow">return</span> opcode_EICALL;
<a name="l01120"></a>01120 }
<a name="l01121"></a>01121 
<a name="l01122"></a>01122 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01123"></a>01123 avr_op_EIJMP (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01124"></a>01124               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01125"></a>01125 {
<a name="l01126"></a>01126     <span class="comment">/*</span>
<a name="l01127"></a>01127 <span class="comment">     * Extended Indirect Jmp to (Z).</span>
<a name="l01128"></a>01128 <span class="comment">     *</span>
<a name="l01129"></a>01129 <span class="comment">     * Opcode     : 1001 0100 0001 1001 </span>
<a name="l01130"></a>01130 <span class="comment">     * Usage      : EIJMP  </span>
<a name="l01131"></a>01131 <span class="comment">     * Operation  : PC(15:0) &lt;- Z, PC(21:16) &lt;- EIND</span>
<a name="l01132"></a>01132 <span class="comment">     * Flags      : None</span>
<a name="l01133"></a>01133 <span class="comment">     * Num Clocks : 2</span>
<a name="l01134"></a>01134 <span class="comment">     */</span>
<a name="l01135"></a>01135 
<a name="l01136"></a>01136     <span class="comment">/* Z is R31:R30 */</span>
<a name="l01137"></a>01137     <span class="keywordtype">int</span> new_pc =
<a name="l01138"></a>01138         ((core-&gt;EIND &amp; 0x3f) &lt;&lt; 16) + (avr_core_gpwr_get (core, 31) &lt;&lt; 8) +
<a name="l01139"></a>01139         avr_core_gpwr_get (core, 30);
<a name="l01140"></a>01140 
<a name="l01141"></a>01141     <a class="code" href="avrerror_8c.html#0d89f34d142884b2f78e133c88c93170" title="Print a warning message to stderr.">avr_warning</a> (<span class="stringliteral">"needs serious code review\n"</span>);
<a name="l01142"></a>01142 
<a name="l01143"></a>01143     avr_core_PC_set (core, new_pc);
<a name="l01144"></a>01144     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l01145"></a>01145 
<a name="l01146"></a>01146     <span class="keywordflow">return</span> opcode_EIJMP;
<a name="l01147"></a>01147 }
<a name="l01148"></a>01148 
<a name="l01149"></a>01149 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01150"></a>01150 avr_op_ELPM_Z (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01151"></a>01151                <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01152"></a>01152 {
<a name="l01153"></a>01153     <span class="comment">/*</span>
<a name="l01154"></a>01154 <span class="comment">     * Extended Load Program Memory.</span>
<a name="l01155"></a>01155 <span class="comment">     *</span>
<a name="l01156"></a>01156 <span class="comment">     * Opcode     : 1001 000d dddd 0110 </span>
<a name="l01157"></a>01157 <span class="comment">     * Usage      : ELPM  Rd, Z</span>
<a name="l01158"></a>01158 <span class="comment">     * Operation  : R &lt;- (RAMPZ:Z)</span>
<a name="l01159"></a>01159 <span class="comment">     * Flags      : None</span>
<a name="l01160"></a>01160 <span class="comment">     * Num Clocks : 3</span>
<a name="l01161"></a>01161 <span class="comment">     */</span>
<a name="l01162"></a>01162     <span class="keywordtype">int</span> Z, high_byte, flash_addr;
<a name="l01163"></a>01163     uint16_t data;
<a name="l01164"></a>01164 
<a name="l01165"></a>01165     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01166"></a>01166 
<a name="l01167"></a>01167     <span class="keywordflow">if</span> ((Rd == 30) || (Rd == 31))
<a name="l01168"></a>01168         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Results of operation are undefined"</span>);
<a name="l01169"></a>01169 
<a name="l01170"></a>01170     <a class="code" href="avrerror_8c.html#0d89f34d142884b2f78e133c88c93170" title="Print a warning message to stderr.">avr_warning</a> (<span class="stringliteral">"needs serious code review\n"</span>);
<a name="l01171"></a>01171 
<a name="l01172"></a>01172     <span class="comment">/* FIXME: Is this correct? */</span>
<a name="l01173"></a>01173     <span class="comment">/* Z is R31:R30 */</span>
<a name="l01174"></a>01174     Z = ((<a class="code" href="avrcore_8c.html#50111dc4a41bae2dae453f1130572ea7" title="Get the value of the rampz register.">avr_core_rampz_get</a> (core) &amp; 0x3f) &lt;&lt; 16) +
<a name="l01175"></a>01175         (avr_core_gpwr_get (core, 31) &lt;&lt; 8) + avr_core_gpwr_get (core, 30);
<a name="l01176"></a>01176 
<a name="l01177"></a>01177     high_byte = Z &amp; 0x1;
<a name="l01178"></a>01178 
<a name="l01179"></a>01179     flash_addr = Z / 2;
<a name="l01180"></a>01180 
<a name="l01181"></a>01181     data = <a class="code" href="flash_8c.html#4fd6af69b0ff01070ff7598920761a2b" title="Reads a 16-bit word from flash.">flash_read</a> (core-&gt;flash, flash_addr);
<a name="l01182"></a>01182 
<a name="l01183"></a>01183     <span class="keywordflow">if</span> (high_byte == 1)
<a name="l01184"></a>01184         avr_core_gpwr_set (core, Rd, data &gt;&gt; 8);
<a name="l01185"></a>01185     <span class="keywordflow">else</span>
<a name="l01186"></a>01186         avr_core_gpwr_set (core, Rd, data &amp; 0xff);
<a name="l01187"></a>01187 
<a name="l01188"></a>01188     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01189"></a>01189     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 3);
<a name="l01190"></a>01190 
<a name="l01191"></a>01191     <span class="keywordflow">return</span> opcode_ELPM_Z;
<a name="l01192"></a>01192 }
<a name="l01193"></a>01193 
<a name="l01194"></a>01194 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01195"></a>01195 avr_op_ELPM_Z_incr (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01196"></a>01196                     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01197"></a>01197 {
<a name="l01198"></a>01198     <span class="comment">/*</span>
<a name="l01199"></a>01199 <span class="comment">     * Extended Ld Prg Mem and Post-Incr.</span>
<a name="l01200"></a>01200 <span class="comment">     *</span>
<a name="l01201"></a>01201 <span class="comment">     * Opcode     : 1001 000d dddd 0111 </span>
<a name="l01202"></a>01202 <span class="comment">     * Usage      : ELPM  Rd, Z+</span>
<a name="l01203"></a>01203 <span class="comment">     * Operation  : Rd &lt;- (RAMPZ:Z), Z &lt;- Z + 1</span>
<a name="l01204"></a>01204 <span class="comment">     * Flags      : None</span>
<a name="l01205"></a>01205 <span class="comment">     * Num Clocks : 3</span>
<a name="l01206"></a>01206 <span class="comment">     */</span>
<a name="l01207"></a>01207     <span class="keywordtype">int</span> Z, high_byte, flash_addr;
<a name="l01208"></a>01208     uint16_t data;
<a name="l01209"></a>01209 
<a name="l01210"></a>01210     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01211"></a>01211 
<a name="l01212"></a>01212     <span class="keywordflow">if</span> ((Rd == 30) || (Rd == 31))
<a name="l01213"></a>01213         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Results of operation are undefined"</span>);
<a name="l01214"></a>01214 
<a name="l01215"></a>01215     <span class="comment">/* TRoth/2002-08-14: This seems to work ok for me. */</span>
<a name="l01216"></a>01216     <span class="comment">/* avr_warning( "needs serious code review\n" ); */</span>
<a name="l01217"></a>01217 
<a name="l01218"></a>01218     <span class="comment">/* FIXME: Is this correct? */</span>
<a name="l01219"></a>01219     <span class="comment">/* Z is R31:R30 */</span>
<a name="l01220"></a>01220     Z = ((<a class="code" href="avrcore_8c.html#50111dc4a41bae2dae453f1130572ea7" title="Get the value of the rampz register.">avr_core_rampz_get</a> (core) &amp; 0x3f) &lt;&lt; 16) +
<a name="l01221"></a>01221         (avr_core_gpwr_get (core, 31) &lt;&lt; 8) + avr_core_gpwr_get (core, 30);
<a name="l01222"></a>01222 
<a name="l01223"></a>01223     high_byte = Z &amp; 0x1;
<a name="l01224"></a>01224 
<a name="l01225"></a>01225     flash_addr = Z / 2;
<a name="l01226"></a>01226 
<a name="l01227"></a>01227     data = <a class="code" href="flash_8c.html#4fd6af69b0ff01070ff7598920761a2b" title="Reads a 16-bit word from flash.">flash_read</a> (core-&gt;flash, flash_addr);
<a name="l01228"></a>01228 
<a name="l01229"></a>01229     <span class="keywordflow">if</span> (high_byte == 1)
<a name="l01230"></a>01230         avr_core_gpwr_set (core, Rd, data &gt;&gt; 8);
<a name="l01231"></a>01231     <span class="keywordflow">else</span>
<a name="l01232"></a>01232         avr_core_gpwr_set (core, Rd, data &amp; 0xff);
<a name="l01233"></a>01233 
<a name="l01234"></a>01234     <span class="comment">/* post increment Z */</span>
<a name="l01235"></a>01235     Z += 1;
<a name="l01236"></a>01236     avr_core_gpwr_set (core, 30, Z &amp; 0xff);
<a name="l01237"></a>01237     avr_core_gpwr_set (core, 31, Z &gt;&gt; 8);
<a name="l01238"></a>01238     <a class="code" href="avrcore_8c.html#afa2afb8a7264d21b93a3cfe64f2628c" title="Set the value of the rampz register.">avr_core_rampz_set</a> (core, (Z &gt;&gt; 16) &amp; 0x3f);
<a name="l01239"></a>01239 
<a name="l01240"></a>01240     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01241"></a>01241     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 3);
<a name="l01242"></a>01242 
<a name="l01243"></a>01243     <span class="keywordflow">return</span> opcode_ELPM_Z_incr;
<a name="l01244"></a>01244 }
<a name="l01245"></a>01245 
<a name="l01246"></a>01246 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01247"></a>01247 avr_op_ELPM (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01248"></a>01248              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01249"></a>01249 {
<a name="l01250"></a>01250     <span class="comment">/*</span>
<a name="l01251"></a>01251 <span class="comment">     * Extended Load Program Memory.</span>
<a name="l01252"></a>01252 <span class="comment">     *</span>
<a name="l01253"></a>01253 <span class="comment">     * This is the same as avr_op_ELPM_Z with Rd = R0.</span>
<a name="l01254"></a>01254 <span class="comment">     *</span>
<a name="l01255"></a>01255 <span class="comment">     * Opcode     : 1001 0101 1101 1000 </span>
<a name="l01256"></a>01256 <span class="comment">     * Usage      : ELPM  </span>
<a name="l01257"></a>01257 <span class="comment">     * Operation  : R0 &lt;- (RAMPZ:Z)</span>
<a name="l01258"></a>01258 <span class="comment">     * Flags      : None</span>
<a name="l01259"></a>01259 <span class="comment">     * Num Clocks : 3</span>
<a name="l01260"></a>01260 <span class="comment">     */</span>
<a name="l01261"></a>01261     avr_op_ELPM_Z (core, 0x9006, arg1, arg2);
<a name="l01262"></a>01262     <span class="keywordflow">return</span> opcode_ELPM;
<a name="l01263"></a>01263 }
<a name="l01264"></a>01264 
<a name="l01265"></a>01265 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01266"></a>01266 avr_op_EOR (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01267"></a>01267             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01268"></a>01268 {
<a name="l01269"></a>01269     <span class="comment">/*</span>
<a name="l01270"></a>01270 <span class="comment">     * Exclusive OR.</span>
<a name="l01271"></a>01271 <span class="comment">     *</span>
<a name="l01272"></a>01272 <span class="comment">     * Opcode     : 0010 01rd dddd rrrr </span>
<a name="l01273"></a>01273 <span class="comment">     * Usage      : EOR  Rd, Rr</span>
<a name="l01274"></a>01274 <span class="comment">     * Operation  : Rd &lt;- Rd ^ Rr</span>
<a name="l01275"></a>01275 <span class="comment">     * Flags      : Z,N,V,S</span>
<a name="l01276"></a>01276 <span class="comment">     * Num Clocks : 1</span>
<a name="l01277"></a>01277 <span class="comment">     */</span>
<a name="l01278"></a>01278     <span class="keywordtype">int</span> Z, N, V, S;
<a name="l01279"></a>01279 
<a name="l01280"></a>01280     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01281"></a>01281     <span class="keywordtype">int</span> Rr = arg2;
<a name="l01282"></a>01282 
<a name="l01283"></a>01283     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l01284"></a>01284     uint8_t rr = avr_core_gpwr_get (core, Rr);
<a name="l01285"></a>01285 
<a name="l01286"></a>01286     uint8_t res = rd ^ rr;
<a name="l01287"></a>01287 
<a name="l01288"></a>01288     uint8_t sreg = avr_core_sreg_get (core);
<a name="l01289"></a>01289 
<a name="l01290"></a>01290     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V = 0);
<a name="l01291"></a>01291     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l01292"></a>01292     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l01293"></a>01293     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xff) == 0));
<a name="l01294"></a>01294 
<a name="l01295"></a>01295     avr_core_sreg_set (core, sreg);
<a name="l01296"></a>01296 
<a name="l01297"></a>01297     avr_core_gpwr_set (core, Rd, res);
<a name="l01298"></a>01298 
<a name="l01299"></a>01299     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01300"></a>01300     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l01301"></a>01301 
<a name="l01302"></a>01302     <span class="keywordflow">return</span> opcode_EOR;
<a name="l01303"></a>01303 }
<a name="l01304"></a>01304 
<a name="l01305"></a>01305 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01306"></a>01306 avr_op_ESPM (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01307"></a>01307              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01308"></a>01308 {
<a name="l01309"></a>01309     <span class="comment">/*</span>
<a name="l01310"></a>01310 <span class="comment">     * Extended Store Program Memory.</span>
<a name="l01311"></a>01311 <span class="comment">     *</span>
<a name="l01312"></a>01312 <span class="comment">     * Opcode     : 1001 0101 1111 1000 </span>
<a name="l01313"></a>01313 <span class="comment">     * Usage      : ESPM  </span>
<a name="l01314"></a>01314 <span class="comment">     * Operation  : (RAMPZ:Z) &lt;- R1:R0</span>
<a name="l01315"></a>01315 <span class="comment">     * Flags      : None</span>
<a name="l01316"></a>01316 <span class="comment">     * Num Clocks : -</span>
<a name="l01317"></a>01317 <span class="comment">     */</span>
<a name="l01318"></a>01318     <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"This opcode is not implemented yet: 0x%04x"</span>, opcode);
<a name="l01319"></a>01319     <span class="keywordflow">return</span> opcode_ESPM;
<a name="l01320"></a>01320 }
<a name="l01321"></a>01321 <span class="comment"></span>
<a name="l01322"></a>01322 <span class="comment">/**</span>
<a name="l01323"></a>01323 <span class="comment"> ** I don't know how this Fractional Multiplication works.</span>
<a name="l01324"></a>01324 <span class="comment"> ** If someone wishes to enlighten me, I write these.</span>
<a name="l01325"></a>01325 <span class="comment"> **/</span>
<a name="l01326"></a>01326 
<a name="l01327"></a>01327 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01328"></a>01328 avr_op_FMUL (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01329"></a>01329              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01330"></a>01330 {
<a name="l01331"></a>01331     <span class="comment">/*</span>
<a name="l01332"></a>01332 <span class="comment">     * Fractional Mult Unsigned.</span>
<a name="l01333"></a>01333 <span class="comment">     *</span>
<a name="l01334"></a>01334 <span class="comment">     * Opcode     : 0000 0011 0ddd 1rrr </span>
<a name="l01335"></a>01335 <span class="comment">     * Usage      : FMUL  Rd, Rr</span>
<a name="l01336"></a>01336 <span class="comment">     * Operation  : R1:R0 &lt;- (Rd * Rr)&lt;&lt;1 (UU)</span>
<a name="l01337"></a>01337 <span class="comment">     * Flags      : Z,C</span>
<a name="l01338"></a>01338 <span class="comment">     * Num Clocks : 2</span>
<a name="l01339"></a>01339 <span class="comment">     */</span>
<a name="l01340"></a>01340     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01341"></a>01341     <span class="keywordtype">int</span> Rr = arg2;
<a name="l01342"></a>01342 
<a name="l01343"></a>01343     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l01344"></a>01344     uint8_t rr = avr_core_gpwr_get (core, Rr);
<a name="l01345"></a>01345 
<a name="l01346"></a>01346     uint16_t resp = rd * rr;
<a name="l01347"></a>01347     uint16_t res = resp &lt;&lt; 1;
<a name="l01348"></a>01348 
<a name="l01349"></a>01349     uint8_t sreg = avr_core_sreg_get (core);
<a name="l01350"></a>01350 
<a name="l01351"></a>01351     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, ((res &amp; 0xffff) == 0));
<a name="l01352"></a>01352     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, ((resp &gt;&gt; 15) &amp; 0x1));
<a name="l01353"></a>01353 
<a name="l01354"></a>01354     avr_core_sreg_set (core, sreg);
<a name="l01355"></a>01355 
<a name="l01356"></a>01356     <span class="comment">/* result goes in R1:R0 */</span>
<a name="l01357"></a>01357     avr_core_gpwr_set (core, 1, res &gt;&gt; 8);
<a name="l01358"></a>01358     avr_core_gpwr_set (core, 0, res &amp; 0xff);
<a name="l01359"></a>01359 
<a name="l01360"></a>01360     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01361"></a>01361     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l01362"></a>01362 
<a name="l01363"></a>01363     <span class="keywordflow">return</span> opcode_FMUL;
<a name="l01364"></a>01364 }
<a name="l01365"></a>01365 
<a name="l01366"></a>01366 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01367"></a>01367 avr_op_FMULS (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01368"></a>01368               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01369"></a>01369 {
<a name="l01370"></a>01370     <span class="comment">/*</span>
<a name="l01371"></a>01371 <span class="comment">     * Fractional Mult Signed.</span>
<a name="l01372"></a>01372 <span class="comment">     *</span>
<a name="l01373"></a>01373 <span class="comment">     * Opcode     : 0000 0011 1ddd 0rrr </span>
<a name="l01374"></a>01374 <span class="comment">     * Usage      : FMULS  Rd, Rr</span>
<a name="l01375"></a>01375 <span class="comment">     * Operation  : R1:R0 &lt;- (Rd * Rr)&lt;&lt;1 (SS)</span>
<a name="l01376"></a>01376 <span class="comment">     * Flags      : Z,C</span>
<a name="l01377"></a>01377 <span class="comment">     * Num Clocks : 2</span>
<a name="l01378"></a>01378 <span class="comment">     */</span>
<a name="l01379"></a>01379     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01380"></a>01380     <span class="keywordtype">int</span> Rr = arg2;
<a name="l01381"></a>01381 
<a name="l01382"></a>01382     int8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l01383"></a>01383     int8_t rr = avr_core_gpwr_get (core, Rr);
<a name="l01384"></a>01384 
<a name="l01385"></a>01385     uint16_t resp = rd * rr;
<a name="l01386"></a>01386     uint16_t res = resp &lt;&lt; 1;
<a name="l01387"></a>01387 
<a name="l01388"></a>01388     uint8_t sreg = avr_core_sreg_get (core);
<a name="l01389"></a>01389 
<a name="l01390"></a>01390     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, ((res &amp; 0xffff) == 0));
<a name="l01391"></a>01391     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, ((resp &gt;&gt; 15) &amp; 0x1));
<a name="l01392"></a>01392 
<a name="l01393"></a>01393     avr_core_sreg_set (core, sreg);
<a name="l01394"></a>01394 
<a name="l01395"></a>01395     <span class="comment">/* result goes in R1:R0 */</span>
<a name="l01396"></a>01396     avr_core_gpwr_set (core, 1, res &gt;&gt; 8);
<a name="l01397"></a>01397     avr_core_gpwr_set (core, 0, res &amp; 0xff);
<a name="l01398"></a>01398 
<a name="l01399"></a>01399     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01400"></a>01400     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l01401"></a>01401 
<a name="l01402"></a>01402     <span class="keywordflow">return</span> opcode_FMULS;
<a name="l01403"></a>01403 }
<a name="l01404"></a>01404 
<a name="l01405"></a>01405 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01406"></a>01406 avr_op_FMULSU (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01407"></a>01407                <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01408"></a>01408 {
<a name="l01409"></a>01409     <span class="comment">/*</span>
<a name="l01410"></a>01410 <span class="comment">     * Fract Mult Signed w/ Unsigned.</span>
<a name="l01411"></a>01411 <span class="comment">     *</span>
<a name="l01412"></a>01412 <span class="comment">     * Opcode     : 0000 0011 1ddd 1rrr </span>
<a name="l01413"></a>01413 <span class="comment">     * Usage      : FMULSU  Rd, Rr</span>
<a name="l01414"></a>01414 <span class="comment">     * Operation  : R1:R0 &lt;- (Rd * Rr)&lt;&lt;1 (SU)</span>
<a name="l01415"></a>01415 <span class="comment">     * Flags      : Z,C</span>
<a name="l01416"></a>01416 <span class="comment">     * Num Clocks : 2</span>
<a name="l01417"></a>01417 <span class="comment">     */</span>
<a name="l01418"></a>01418     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01419"></a>01419     <span class="keywordtype">int</span> Rr = arg2;
<a name="l01420"></a>01420 
<a name="l01421"></a>01421     int8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l01422"></a>01422     uint8_t rr = avr_core_gpwr_get (core, Rr);
<a name="l01423"></a>01423 
<a name="l01424"></a>01424     uint16_t resp = rd * rr;
<a name="l01425"></a>01425     uint16_t res = resp &lt;&lt; 1;
<a name="l01426"></a>01426 
<a name="l01427"></a>01427     uint8_t sreg = avr_core_sreg_get (core);
<a name="l01428"></a>01428 
<a name="l01429"></a>01429     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, ((res &amp; 0xffff) == 0));
<a name="l01430"></a>01430     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, ((resp &gt;&gt; 15) &amp; 0x1));
<a name="l01431"></a>01431 
<a name="l01432"></a>01432     avr_core_sreg_set (core, sreg);
<a name="l01433"></a>01433 
<a name="l01434"></a>01434     <span class="comment">/* result goes in R1:R0 */</span>
<a name="l01435"></a>01435     avr_core_gpwr_set (core, 1, res &gt;&gt; 8);
<a name="l01436"></a>01436     avr_core_gpwr_set (core, 0, res &amp; 0xff);
<a name="l01437"></a>01437 
<a name="l01438"></a>01438     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01439"></a>01439     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l01440"></a>01440 
<a name="l01441"></a>01441     <span class="keywordflow">return</span> opcode_FMULSU;
<a name="l01442"></a>01442 }
<a name="l01443"></a>01443 
<a name="l01444"></a>01444 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01445"></a>01445 avr_op_ICALL (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01446"></a>01446               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01447"></a>01447 {
<a name="l01448"></a>01448     <span class="comment">/*</span>
<a name="l01449"></a>01449 <span class="comment">     * Indirect Call to (Z).</span>
<a name="l01450"></a>01450 <span class="comment">     *</span>
<a name="l01451"></a>01451 <span class="comment">     * Opcode     : 1001 0101 0000 1001 </span>
<a name="l01452"></a>01452 <span class="comment">     * Usage      : ICALL  </span>
<a name="l01453"></a>01453 <span class="comment">     * Operation  : PC(15:0) &lt;- Z, PC(21:16) &lt;- 0</span>
<a name="l01454"></a>01454 <span class="comment">     * Flags      : None</span>
<a name="l01455"></a>01455 <span class="comment">     * Num Clocks : 3 / 4</span>
<a name="l01456"></a>01456 <span class="comment">     */</span>
<a name="l01457"></a>01457     <span class="keywordtype">int</span> pc = avr_core_PC_get (core);
<a name="l01458"></a>01458     <span class="keywordtype">int</span> pc_bytes = <a class="code" href="avrcore_8c.html#f100fd3104613678ffd2d47b42ac5bc1" title="Returns the size of the Program Counter in bytes.">avr_core_PC_size</a> (core);
<a name="l01459"></a>01459 
<a name="l01460"></a>01460     <span class="comment">/* Z is R31:R30 */</span>
<a name="l01461"></a>01461     <span class="keywordtype">int</span> new_pc =
<a name="l01462"></a>01462         (avr_core_gpwr_get (core, 31) &lt;&lt; 8) + avr_core_gpwr_get (core, 30);
<a name="l01463"></a>01463 
<a name="l01464"></a>01464     <a class="code" href="avrcore_8c.html#518b9d58304247ee508d389137c921b8" title="Push 1-4 bytes onto the stack.">avr_core_stack_push</a> (core, pc_bytes, pc + 1);
<a name="l01465"></a>01465 
<a name="l01466"></a>01466     avr_core_PC_set (core, new_pc);
<a name="l01467"></a>01467     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, pc_bytes + 1);
<a name="l01468"></a>01468 
<a name="l01469"></a>01469     <span class="keywordflow">return</span> opcode_ICALL;
<a name="l01470"></a>01470 }
<a name="l01471"></a>01471 
<a name="l01472"></a>01472 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01473"></a>01473 avr_op_IJMP (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01474"></a>01474              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01475"></a>01475 {
<a name="l01476"></a>01476     <span class="comment">/*</span>
<a name="l01477"></a>01477 <span class="comment">     * Indirect Jump to (Z).</span>
<a name="l01478"></a>01478 <span class="comment">     *</span>
<a name="l01479"></a>01479 <span class="comment">     * Opcode     : 1001 0100 0000 1001 </span>
<a name="l01480"></a>01480 <span class="comment">     * Usage      : IJMP  </span>
<a name="l01481"></a>01481 <span class="comment">     * Operation  : PC(15:0) &lt;- Z, PC(21:16) &lt;- 0</span>
<a name="l01482"></a>01482 <span class="comment">     * Flags      : None</span>
<a name="l01483"></a>01483 <span class="comment">     * Num Clocks : 2</span>
<a name="l01484"></a>01484 <span class="comment">     */</span>
<a name="l01485"></a>01485 
<a name="l01486"></a>01486     <span class="comment">/* Z is R31:R30 */</span>
<a name="l01487"></a>01487     <span class="keywordtype">int</span> new_pc =
<a name="l01488"></a>01488         (avr_core_gpwr_get (core, 31) &lt;&lt; 8) + avr_core_gpwr_get (core, 30);
<a name="l01489"></a>01489     avr_core_PC_set (core, new_pc);
<a name="l01490"></a>01490     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l01491"></a>01491 
<a name="l01492"></a>01492     <span class="keywordflow">return</span> opcode_IJMP;
<a name="l01493"></a>01493 }
<a name="l01494"></a>01494 
<a name="l01495"></a>01495 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01496"></a>01496 avr_op_IN (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01497"></a>01497            <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01498"></a>01498 {
<a name="l01499"></a>01499     <span class="comment">/*</span>
<a name="l01500"></a>01500 <span class="comment">     * In From I/O Location.</span>
<a name="l01501"></a>01501 <span class="comment">     *</span>
<a name="l01502"></a>01502 <span class="comment">     * Opcode     : 1011 0AAd dddd AAAA </span>
<a name="l01503"></a>01503 <span class="comment">     * Usage      : IN  Rd, A</span>
<a name="l01504"></a>01504 <span class="comment">     * Operation  : Rd &lt;- I/O(A)</span>
<a name="l01505"></a>01505 <span class="comment">     * Flags      : None</span>
<a name="l01506"></a>01506 <span class="comment">     * Num Clocks : 1</span>
<a name="l01507"></a>01507 <span class="comment">     */</span>
<a name="l01508"></a>01508     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01509"></a>01509     <span class="keywordtype">int</span> A = arg2;
<a name="l01510"></a>01510 
<a name="l01511"></a>01511     avr_core_gpwr_set (core, Rd, <a class="code" href="avrcore_8c.html#37c29a0a8e4d35db1645952a3b0c31ec" title="Reads the value of a register.">avr_core_io_read</a> (core, A));
<a name="l01512"></a>01512 
<a name="l01513"></a>01513     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01514"></a>01514     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l01515"></a>01515 
<a name="l01516"></a>01516     <span class="keywordflow">return</span> opcode_IN;
<a name="l01517"></a>01517 }
<a name="l01518"></a>01518 
<a name="l01519"></a>01519 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01520"></a>01520 avr_op_INC (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01521"></a>01521             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01522"></a>01522 {
<a name="l01523"></a>01523     <span class="comment">/*</span>
<a name="l01524"></a>01524 <span class="comment">     * Increment.</span>
<a name="l01525"></a>01525 <span class="comment">     *</span>
<a name="l01526"></a>01526 <span class="comment">     * Opcode     : 1001 010d dddd 0011 </span>
<a name="l01527"></a>01527 <span class="comment">     * Usage      : INC  Rd</span>
<a name="l01528"></a>01528 <span class="comment">     * Operation  : Rd &lt;- Rd + 1</span>
<a name="l01529"></a>01529 <span class="comment">     * Flags      : Z,N,V,S</span>
<a name="l01530"></a>01530 <span class="comment">     * Num Clocks : 1</span>
<a name="l01531"></a>01531 <span class="comment">     */</span>
<a name="l01532"></a>01532     <span class="keywordtype">int</span> Z, N, V, S;
<a name="l01533"></a>01533 
<a name="l01534"></a>01534     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01535"></a>01535     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l01536"></a>01536     uint8_t res = rd + 1;
<a name="l01537"></a>01537 
<a name="l01538"></a>01538     uint8_t sreg = avr_core_sreg_get (core);
<a name="l01539"></a>01539 
<a name="l01540"></a>01540     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l01541"></a>01541     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V = (rd == 0x7f));
<a name="l01542"></a>01542     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l01543"></a>01543     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xff) == 0));
<a name="l01544"></a>01544 
<a name="l01545"></a>01545     avr_core_sreg_set (core, sreg);
<a name="l01546"></a>01546 
<a name="l01547"></a>01547     avr_core_gpwr_set (core, Rd, res);
<a name="l01548"></a>01548 
<a name="l01549"></a>01549     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01550"></a>01550     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l01551"></a>01551 
<a name="l01552"></a>01552     <span class="keywordflow">return</span> opcode_INC;
<a name="l01553"></a>01553 }
<a name="l01554"></a>01554 
<a name="l01555"></a>01555 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01556"></a>01556 avr_op_JMP (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01557"></a>01557             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01558"></a>01558 {
<a name="l01559"></a>01559     <span class="comment">/*</span>
<a name="l01560"></a>01560 <span class="comment">     * Jump.</span>
<a name="l01561"></a>01561 <span class="comment">     *</span>
<a name="l01562"></a>01562 <span class="comment">     * Opcode     : 1001 010k kkkk 110k kkkk kkkk kkkk kkkk</span>
<a name="l01563"></a>01563 <span class="comment">     * Usage      : JMP  k</span>
<a name="l01564"></a>01564 <span class="comment">     * Operation  : PC &lt;- k</span>
<a name="l01565"></a>01565 <span class="comment">     * Flags      : None</span>
<a name="l01566"></a>01566 <span class="comment">     * Num Clocks : 3</span>
<a name="l01567"></a>01567 <span class="comment">     */</span>
<a name="l01568"></a>01568     <span class="keywordtype">int</span> kh = arg1;
<a name="l01569"></a>01569     <span class="keywordtype">int</span> kl = <a class="code" href="flash_8c.html#4fd6af69b0ff01070ff7598920761a2b" title="Reads a 16-bit word from flash.">flash_read</a> (core-&gt;flash, avr_core_PC_get (core) + 1);
<a name="l01570"></a>01570 
<a name="l01571"></a>01571     <span class="keywordtype">int</span> k = (kh &lt;&lt; 16) + kl;
<a name="l01572"></a>01572 
<a name="l01573"></a>01573     avr_core_PC_set (core, k);
<a name="l01574"></a>01574     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 3);
<a name="l01575"></a>01575 
<a name="l01576"></a>01576     <span class="keywordflow">return</span> opcode_JMP;
<a name="l01577"></a>01577 }
<a name="l01578"></a>01578 
<a name="l01579"></a>01579 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01580"></a>01580 avr_op_LDD_Y (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01581"></a>01581               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01582"></a>01582 {
<a name="l01583"></a>01583     <span class="comment">/*</span>
<a name="l01584"></a>01584 <span class="comment">     * Load Indirect with Displacement using index Y.</span>
<a name="l01585"></a>01585 <span class="comment">     *</span>
<a name="l01586"></a>01586 <span class="comment">     * Opcode     : 10q0 qq0d dddd 1qqq </span>
<a name="l01587"></a>01587 <span class="comment">     * Usage      : LDD  Rd, Y+q</span>
<a name="l01588"></a>01588 <span class="comment">     * Operation  : Rd &lt;- (Y + q)</span>
<a name="l01589"></a>01589 <span class="comment">     * Flags      : None</span>
<a name="l01590"></a>01590 <span class="comment">     * Num Clocks : 2</span>
<a name="l01591"></a>01591 <span class="comment">     */</span>
<a name="l01592"></a>01592     uint16_t Y;
<a name="l01593"></a>01593     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01594"></a>01594     <span class="keywordtype">int</span> q = arg2;
<a name="l01595"></a>01595 
<a name="l01596"></a>01596     <span class="comment">/* Y is R29:R28 */</span>
<a name="l01597"></a>01597     Y = (avr_core_gpwr_get (core, 29) &lt;&lt; 8) + avr_core_gpwr_get (core, 28);
<a name="l01598"></a>01598 
<a name="l01599"></a>01599     avr_core_gpwr_set (core, Rd, avr_core_mem_read (core, Y + q));
<a name="l01600"></a>01600 
<a name="l01601"></a>01601     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01602"></a>01602     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l01603"></a>01603 
<a name="l01604"></a>01604     <span class="keywordflow">return</span> opcode_LDD_Y;
<a name="l01605"></a>01605 }
<a name="l01606"></a>01606 
<a name="l01607"></a>01607 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01608"></a>01608 avr_op_LDD_Z (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01609"></a>01609               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01610"></a>01610 {
<a name="l01611"></a>01611     <span class="comment">/*</span>
<a name="l01612"></a>01612 <span class="comment">     * Load Indirect with Displacement using index Z.</span>
<a name="l01613"></a>01613 <span class="comment">     *</span>
<a name="l01614"></a>01614 <span class="comment">     * Opcode     : 10q0 qq0d dddd 0qqq </span>
<a name="l01615"></a>01615 <span class="comment">     * Usage      : LDD  Rd, Z+q</span>
<a name="l01616"></a>01616 <span class="comment">     * Operation  : Rd &lt;- (Z + q)</span>
<a name="l01617"></a>01617 <span class="comment">     * Flags      : None</span>
<a name="l01618"></a>01618 <span class="comment">     * Num Clocks : 2</span>
<a name="l01619"></a>01619 <span class="comment">     */</span>
<a name="l01620"></a>01620     uint16_t Z;
<a name="l01621"></a>01621 
<a name="l01622"></a>01622     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01623"></a>01623     <span class="keywordtype">int</span> q = arg2;
<a name="l01624"></a>01624 
<a name="l01625"></a>01625     <span class="comment">/* Z is R31:R30 */</span>
<a name="l01626"></a>01626     Z = (avr_core_gpwr_get (core, 31) &lt;&lt; 8) + avr_core_gpwr_get (core, 30);
<a name="l01627"></a>01627 
<a name="l01628"></a>01628     avr_core_gpwr_set (core, Rd, avr_core_mem_read (core, Z + q));
<a name="l01629"></a>01629 
<a name="l01630"></a>01630     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01631"></a>01631     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l01632"></a>01632 
<a name="l01633"></a>01633     <span class="keywordflow">return</span> opcode_LDD_Z;
<a name="l01634"></a>01634 }
<a name="l01635"></a>01635 
<a name="l01636"></a>01636 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01637"></a>01637 avr_op_LDI (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01638"></a>01638             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01639"></a>01639 {
<a name="l01640"></a>01640     <span class="comment">/*</span>
<a name="l01641"></a>01641 <span class="comment">     * Load Immediate.</span>
<a name="l01642"></a>01642 <span class="comment">     *</span>
<a name="l01643"></a>01643 <span class="comment">     * Opcode     : 1110 KKKK dddd KKKK </span>
<a name="l01644"></a>01644 <span class="comment">     * Usage      : LDI  Rd, K</span>
<a name="l01645"></a>01645 <span class="comment">     * Operation  : Rd  &lt;- K</span>
<a name="l01646"></a>01646 <span class="comment">     * Flags      : None</span>
<a name="l01647"></a>01647 <span class="comment">     * Num Clocks : 1</span>
<a name="l01648"></a>01648 <span class="comment">     */</span>
<a name="l01649"></a>01649     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01650"></a>01650     uint8_t K = arg2;
<a name="l01651"></a>01651 
<a name="l01652"></a>01652     avr_core_gpwr_set (core, Rd, K);
<a name="l01653"></a>01653 
<a name="l01654"></a>01654     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01655"></a>01655     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l01656"></a>01656 
<a name="l01657"></a>01657     <span class="keywordflow">return</span> opcode_LDI;
<a name="l01658"></a>01658 }
<a name="l01659"></a>01659 
<a name="l01660"></a>01660 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01661"></a>01661 avr_op_LDS (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01662"></a>01662             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01663"></a>01663 {
<a name="l01664"></a>01664     <span class="comment">/*</span>
<a name="l01665"></a>01665 <span class="comment">     * Load Direct from data space.</span>
<a name="l01666"></a>01666 <span class="comment">     *</span>
<a name="l01667"></a>01667 <span class="comment">     * Opcode     : 1001 000d dddd 0000 kkkk kkkk kkkk kkkk</span>
<a name="l01668"></a>01668 <span class="comment">     * Usage      : LDS  Rd, k</span>
<a name="l01669"></a>01669 <span class="comment">     * Operation  : Rd &lt;- (k)</span>
<a name="l01670"></a>01670 <span class="comment">     * Flags      : None</span>
<a name="l01671"></a>01671 <span class="comment">     * Num Clocks : 2</span>
<a name="l01672"></a>01672 <span class="comment">     */</span>
<a name="l01673"></a>01673     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01674"></a>01674 
<a name="l01675"></a>01675     <span class="comment">/* Get data at k in current data segment and put into Rd */</span>
<a name="l01676"></a>01676     <span class="keywordtype">int</span> k_pc = avr_core_PC_get (core) + 1;
<a name="l01677"></a>01677     <span class="keywordtype">int</span> k = <a class="code" href="flash_8c.html#4fd6af69b0ff01070ff7598920761a2b" title="Reads a 16-bit word from flash.">flash_read</a> (core-&gt;flash, k_pc);
<a name="l01678"></a>01678 
<a name="l01679"></a>01679     avr_core_gpwr_set (core, Rd, avr_core_mem_read (core, k));
<a name="l01680"></a>01680 
<a name="l01681"></a>01681     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 2);
<a name="l01682"></a>01682     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l01683"></a>01683 
<a name="l01684"></a>01684     <span class="keywordflow">return</span> opcode_LDS;
<a name="l01685"></a>01685 }
<a name="l01686"></a>01686 
<a name="l01687"></a>01687 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01688"></a>01688 avr_op_LD_X (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01689"></a>01689              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01690"></a>01690 {
<a name="l01691"></a>01691     <span class="comment">/*</span>
<a name="l01692"></a>01692 <span class="comment">     * Load Indirect using index X.</span>
<a name="l01693"></a>01693 <span class="comment">     *</span>
<a name="l01694"></a>01694 <span class="comment">     * Opcode     : 1001 000d dddd 1100 </span>
<a name="l01695"></a>01695 <span class="comment">     * Usage      : LD  Rd, X</span>
<a name="l01696"></a>01696 <span class="comment">     * Operation  : Rd &lt;- (X)</span>
<a name="l01697"></a>01697 <span class="comment">     * Flags      : None</span>
<a name="l01698"></a>01698 <span class="comment">     * Num Clocks : 2</span>
<a name="l01699"></a>01699 <span class="comment">     */</span>
<a name="l01700"></a>01700     uint16_t X;
<a name="l01701"></a>01701 
<a name="l01702"></a>01702     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01703"></a>01703 
<a name="l01704"></a>01704     <span class="comment">/* X is R27:R26 */</span>
<a name="l01705"></a>01705     X = (avr_core_gpwr_get (core, 27) &lt;&lt; 8) + avr_core_gpwr_get (core, 26);
<a name="l01706"></a>01706 
<a name="l01707"></a>01707     avr_core_gpwr_set (core, Rd, avr_core_mem_read (core, X));
<a name="l01708"></a>01708 
<a name="l01709"></a>01709     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01710"></a>01710     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l01711"></a>01711 
<a name="l01712"></a>01712     <span class="keywordflow">return</span> opcode_LD_X;
<a name="l01713"></a>01713 }
<a name="l01714"></a>01714 
<a name="l01715"></a>01715 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01716"></a>01716 avr_op_LD_X_decr (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01717"></a>01717                   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01718"></a>01718 {
<a name="l01719"></a>01719     <span class="comment">/*</span>
<a name="l01720"></a>01720 <span class="comment">     * Load Indirect and Pre-Decrement using index X.</span>
<a name="l01721"></a>01721 <span class="comment">     *</span>
<a name="l01722"></a>01722 <span class="comment">     * Opcode     : 1001 000d dddd 1110 </span>
<a name="l01723"></a>01723 <span class="comment">     * Usage      : LD  Rd, -X</span>
<a name="l01724"></a>01724 <span class="comment">     * Operation  : X &lt;- X - 1, Rd &lt;- (X)</span>
<a name="l01725"></a>01725 <span class="comment">     * Flags      : None</span>
<a name="l01726"></a>01726 <span class="comment">     * Num Clocks : 2</span>
<a name="l01727"></a>01727 <span class="comment">     */</span>
<a name="l01728"></a>01728     uint16_t X;
<a name="l01729"></a>01729 
<a name="l01730"></a>01730     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01731"></a>01731 
<a name="l01732"></a>01732     <span class="keywordflow">if</span> ((Rd == 26) || (Rd == 27))
<a name="l01733"></a>01733         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Results of operation are undefined"</span>);
<a name="l01734"></a>01734 
<a name="l01735"></a>01735     <span class="comment">/* X is R27:R26 */</span>
<a name="l01736"></a>01736     X = (avr_core_gpwr_get (core, 27) &lt;&lt; 8) + avr_core_gpwr_get (core, 26);
<a name="l01737"></a>01737 
<a name="l01738"></a>01738     <span class="comment">/* Perform pre-decrement */</span>
<a name="l01739"></a>01739     X -= 1;
<a name="l01740"></a>01740     avr_core_gpwr_set (core, 26, X &amp; 0xff);
<a name="l01741"></a>01741     avr_core_gpwr_set (core, 27, X &gt;&gt; 8);
<a name="l01742"></a>01742 
<a name="l01743"></a>01743     avr_core_gpwr_set (core, Rd, avr_core_mem_read (core, X));
<a name="l01744"></a>01744 
<a name="l01745"></a>01745     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01746"></a>01746     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l01747"></a>01747 
<a name="l01748"></a>01748     <span class="keywordflow">return</span> opcode_LD_X_decr;
<a name="l01749"></a>01749 }
<a name="l01750"></a>01750 
<a name="l01751"></a>01751 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01752"></a>01752 avr_op_LD_X_incr (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01753"></a>01753                   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01754"></a>01754 {
<a name="l01755"></a>01755     <span class="comment">/*</span>
<a name="l01756"></a>01756 <span class="comment">     * Load Indirect and Post-Increment using index X.</span>
<a name="l01757"></a>01757 <span class="comment">     *</span>
<a name="l01758"></a>01758 <span class="comment">     * Opcode     : 1001 000d dddd 1101 </span>
<a name="l01759"></a>01759 <span class="comment">     * Usage      : LD  Rd, X+</span>
<a name="l01760"></a>01760 <span class="comment">     * Operation  : Rd &lt;- (X), X &lt;- X + 1</span>
<a name="l01761"></a>01761 <span class="comment">     * Flags      : None</span>
<a name="l01762"></a>01762 <span class="comment">     * Num Clocks : 2</span>
<a name="l01763"></a>01763 <span class="comment">     */</span>
<a name="l01764"></a>01764     uint16_t X;
<a name="l01765"></a>01765 
<a name="l01766"></a>01766     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01767"></a>01767 
<a name="l01768"></a>01768     <span class="keywordflow">if</span> ((Rd == 26) || (Rd == 27))
<a name="l01769"></a>01769         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Results of operation are undefined"</span>);
<a name="l01770"></a>01770 
<a name="l01771"></a>01771     <span class="comment">/* X is R27:R26 */</span>
<a name="l01772"></a>01772     X = (avr_core_gpwr_get (core, 27) &lt;&lt; 8) + avr_core_gpwr_get (core, 26);
<a name="l01773"></a>01773 
<a name="l01774"></a>01774     avr_core_gpwr_set (core, Rd, avr_core_mem_read (core, X));
<a name="l01775"></a>01775 
<a name="l01776"></a>01776     <span class="comment">/* Perform post-increment */</span>
<a name="l01777"></a>01777     X += 1;
<a name="l01778"></a>01778     avr_core_gpwr_set (core, 26, X &amp; 0xff);
<a name="l01779"></a>01779     avr_core_gpwr_set (core, 27, X &gt;&gt; 8);
<a name="l01780"></a>01780 
<a name="l01781"></a>01781     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01782"></a>01782     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l01783"></a>01783 
<a name="l01784"></a>01784     <span class="keywordflow">return</span> opcode_LD_X_incr;
<a name="l01785"></a>01785 }
<a name="l01786"></a>01786 
<a name="l01787"></a>01787 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01788"></a>01788 avr_op_LD_Y_decr (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01789"></a>01789                   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01790"></a>01790 {
<a name="l01791"></a>01791     <span class="comment">/*</span>
<a name="l01792"></a>01792 <span class="comment">     * Load Indirect and PreDecrement using index Y.</span>
<a name="l01793"></a>01793 <span class="comment">     *</span>
<a name="l01794"></a>01794 <span class="comment">     * Opcode     : 1001 000d dddd 1010 </span>
<a name="l01795"></a>01795 <span class="comment">     * Usage      : LD  Rd, -Y</span>
<a name="l01796"></a>01796 <span class="comment">     * Operation  : Y &lt;- Y - 1, Rd &lt;- (Y)</span>
<a name="l01797"></a>01797 <span class="comment">     * Flags      : None</span>
<a name="l01798"></a>01798 <span class="comment">     * Num Clocks : 2</span>
<a name="l01799"></a>01799 <span class="comment">     */</span>
<a name="l01800"></a>01800     uint16_t Y;
<a name="l01801"></a>01801 
<a name="l01802"></a>01802     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01803"></a>01803 
<a name="l01804"></a>01804     <span class="keywordflow">if</span> ((Rd == 28) || (Rd == 29))
<a name="l01805"></a>01805         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Results of operation are undefined"</span>);
<a name="l01806"></a>01806 
<a name="l01807"></a>01807     <span class="comment">/* Y is R29:R28 */</span>
<a name="l01808"></a>01808     Y = (avr_core_gpwr_get (core, 29) &lt;&lt; 8) + avr_core_gpwr_get (core, 28);
<a name="l01809"></a>01809 
<a name="l01810"></a>01810     <span class="comment">/* Perform pre-decrement */</span>
<a name="l01811"></a>01811     Y -= 1;
<a name="l01812"></a>01812     avr_core_gpwr_set (core, 28, Y &amp; 0xff);
<a name="l01813"></a>01813     avr_core_gpwr_set (core, 29, Y &gt;&gt; 8);
<a name="l01814"></a>01814 
<a name="l01815"></a>01815     avr_core_gpwr_set (core, Rd, avr_core_mem_read (core, Y));
<a name="l01816"></a>01816 
<a name="l01817"></a>01817     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01818"></a>01818     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l01819"></a>01819 
<a name="l01820"></a>01820     <span class="keywordflow">return</span> opcode_LD_Y_decr;
<a name="l01821"></a>01821 }
<a name="l01822"></a>01822 
<a name="l01823"></a>01823 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01824"></a>01824 avr_op_LD_Y_incr (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01825"></a>01825                   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01826"></a>01826 {
<a name="l01827"></a>01827     <span class="comment">/*</span>
<a name="l01828"></a>01828 <span class="comment">     * Load Indirect and Post-Increment using index Y.</span>
<a name="l01829"></a>01829 <span class="comment">     *</span>
<a name="l01830"></a>01830 <span class="comment">     * Opcode     : 1001 000d dddd 1001 </span>
<a name="l01831"></a>01831 <span class="comment">     * Usage      : LD  Rd, Y+</span>
<a name="l01832"></a>01832 <span class="comment">     * Operation  : Rd &lt;- (Y), Y &lt;- Y + 1</span>
<a name="l01833"></a>01833 <span class="comment">     * Flags      : None</span>
<a name="l01834"></a>01834 <span class="comment">     * Num Clocks : 2</span>
<a name="l01835"></a>01835 <span class="comment">     */</span>
<a name="l01836"></a>01836     uint16_t Y;
<a name="l01837"></a>01837 
<a name="l01838"></a>01838     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01839"></a>01839 
<a name="l01840"></a>01840     <span class="keywordflow">if</span> ((Rd == 28) || (Rd == 29))
<a name="l01841"></a>01841         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Results of operation are undefined"</span>);
<a name="l01842"></a>01842 
<a name="l01843"></a>01843     <span class="comment">/* Y is R29:R28 */</span>
<a name="l01844"></a>01844     Y = (avr_core_gpwr_get (core, 29) &lt;&lt; 8) + avr_core_gpwr_get (core, 28);
<a name="l01845"></a>01845 
<a name="l01846"></a>01846     avr_core_gpwr_set (core, Rd, avr_core_mem_read (core, Y));
<a name="l01847"></a>01847 
<a name="l01848"></a>01848     <span class="comment">/* Perform post-increment */</span>
<a name="l01849"></a>01849     Y += 1;
<a name="l01850"></a>01850     avr_core_gpwr_set (core, 28, Y &amp; 0xff);
<a name="l01851"></a>01851     avr_core_gpwr_set (core, 29, Y &gt;&gt; 8);
<a name="l01852"></a>01852 
<a name="l01853"></a>01853     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01854"></a>01854     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l01855"></a>01855 
<a name="l01856"></a>01856     <span class="keywordflow">return</span> opcode_LD_Y_incr;
<a name="l01857"></a>01857 }
<a name="l01858"></a>01858 
<a name="l01859"></a>01859 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01860"></a>01860 avr_op_LD_Z_incr (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01861"></a>01861                   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01862"></a>01862 {
<a name="l01863"></a>01863     <span class="comment">/*</span>
<a name="l01864"></a>01864 <span class="comment">     * Load Indirect and Post-Increment using index Z.</span>
<a name="l01865"></a>01865 <span class="comment">     *</span>
<a name="l01866"></a>01866 <span class="comment">     * Opcode     : 1001 000d dddd 0001 </span>
<a name="l01867"></a>01867 <span class="comment">     * Usage      : LD  Rd, Z+</span>
<a name="l01868"></a>01868 <span class="comment">     * Operation  : Rd &lt;- (Z), Z &lt;- Z+1</span>
<a name="l01869"></a>01869 <span class="comment">     * Flags      : None</span>
<a name="l01870"></a>01870 <span class="comment">     * Num Clocks : 2</span>
<a name="l01871"></a>01871 <span class="comment">     */</span>
<a name="l01872"></a>01872     uint16_t Z;
<a name="l01873"></a>01873 
<a name="l01874"></a>01874     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01875"></a>01875 
<a name="l01876"></a>01876     <span class="keywordflow">if</span> ((Rd == 30) || (Rd == 31))
<a name="l01877"></a>01877         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Results of operation are undefined"</span>);
<a name="l01878"></a>01878 
<a name="l01879"></a>01879     <span class="comment">/* Z is R31:R30 */</span>
<a name="l01880"></a>01880     Z = (avr_core_gpwr_get (core, 31) &lt;&lt; 8) + avr_core_gpwr_get (core, 30);
<a name="l01881"></a>01881 
<a name="l01882"></a>01882     avr_core_gpwr_set (core, Rd, avr_core_mem_read (core, Z));
<a name="l01883"></a>01883 
<a name="l01884"></a>01884     <span class="comment">/* Perform post-increment */</span>
<a name="l01885"></a>01885     Z += 1;
<a name="l01886"></a>01886     avr_core_gpwr_set (core, 30, Z &amp; 0xff);
<a name="l01887"></a>01887     avr_core_gpwr_set (core, 31, Z &gt;&gt; 8);
<a name="l01888"></a>01888 
<a name="l01889"></a>01889     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01890"></a>01890     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l01891"></a>01891 
<a name="l01892"></a>01892     <span class="keywordflow">return</span> opcode_LD_Z_incr;
<a name="l01893"></a>01893 }
<a name="l01894"></a>01894 
<a name="l01895"></a>01895 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01896"></a>01896 avr_op_LD_Z_decr (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01897"></a>01897                   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01898"></a>01898 {
<a name="l01899"></a>01899     <span class="comment">/*</span>
<a name="l01900"></a>01900 <span class="comment">     * Load Indirect and Pre-Decrement using index Z.</span>
<a name="l01901"></a>01901 <span class="comment">     *</span>
<a name="l01902"></a>01902 <span class="comment">     * Opcode     : 1001 000d dddd 0010 </span>
<a name="l01903"></a>01903 <span class="comment">     * Usage      : LD  Rd, -Z</span>
<a name="l01904"></a>01904 <span class="comment">     * Operation  : Z &lt;- Z - 1, Rd &lt;- (Z)</span>
<a name="l01905"></a>01905 <span class="comment">     * Flags      : None</span>
<a name="l01906"></a>01906 <span class="comment">     * Num Clocks : 2</span>
<a name="l01907"></a>01907 <span class="comment">     */</span>
<a name="l01908"></a>01908     uint16_t Z;
<a name="l01909"></a>01909 
<a name="l01910"></a>01910     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01911"></a>01911 
<a name="l01912"></a>01912     <span class="keywordflow">if</span> ((Rd == 30) || (Rd == 31))
<a name="l01913"></a>01913         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Results of operation are undefined"</span>);
<a name="l01914"></a>01914 
<a name="l01915"></a>01915     <span class="comment">/* Z is R31:R30 */</span>
<a name="l01916"></a>01916     Z = (avr_core_gpwr_get (core, 31) &lt;&lt; 8) + avr_core_gpwr_get (core, 30);
<a name="l01917"></a>01917 
<a name="l01918"></a>01918     <span class="comment">/* Perform pre-decrement */</span>
<a name="l01919"></a>01919     Z -= 1;
<a name="l01920"></a>01920     avr_core_gpwr_set (core, 30, Z &amp; 0xff);
<a name="l01921"></a>01921     avr_core_gpwr_set (core, 31, Z &gt;&gt; 8);
<a name="l01922"></a>01922 
<a name="l01923"></a>01923     avr_core_gpwr_set (core, Rd, avr_core_mem_read (core, Z));
<a name="l01924"></a>01924 
<a name="l01925"></a>01925     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01926"></a>01926     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l01927"></a>01927 
<a name="l01928"></a>01928     <span class="keywordflow">return</span> opcode_LD_Z_decr;
<a name="l01929"></a>01929 }
<a name="l01930"></a>01930 
<a name="l01931"></a>01931 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01932"></a>01932 avr_op_LPM_Z (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01933"></a>01933               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01934"></a>01934 {
<a name="l01935"></a>01935     <span class="comment">/*</span>
<a name="l01936"></a>01936 <span class="comment">     * Load Program Memory.</span>
<a name="l01937"></a>01937 <span class="comment">     *</span>
<a name="l01938"></a>01938 <span class="comment">     * Opcode     : 1001 000d dddd 0100 </span>
<a name="l01939"></a>01939 <span class="comment">     * Usage      : LPM  Rd, Z</span>
<a name="l01940"></a>01940 <span class="comment">     * Operation  : Rd &lt;- (Z)</span>
<a name="l01941"></a>01941 <span class="comment">     * Flags      : None</span>
<a name="l01942"></a>01942 <span class="comment">     * Num Clocks : 3</span>
<a name="l01943"></a>01943 <span class="comment">     */</span>
<a name="l01944"></a>01944     uint16_t Z, high_byte;
<a name="l01945"></a>01945     uint16_t data;
<a name="l01946"></a>01946 
<a name="l01947"></a>01947     <span class="keywordtype">int</span> Rd = arg1;
<a name="l01948"></a>01948 
<a name="l01949"></a>01949     <span class="comment">/* Z is R31:R30 */</span>
<a name="l01950"></a>01950     Z = (avr_core_gpwr_get (core, 31) &lt;&lt; 8) + avr_core_gpwr_get (core, 30);
<a name="l01951"></a>01951     high_byte = Z &amp; 0x1;
<a name="l01952"></a>01952 
<a name="l01953"></a>01953     <span class="comment">/* FIXME: I don't know if this is the right thing to do. I'm not sure that</span>
<a name="l01954"></a>01954 <span class="comment">       I understand what the instruction data sheet is saying about Z.</span>
<a name="l01955"></a>01955 <span class="comment">       Dividing by 2 seems to give the address that we want though. */</span>
<a name="l01956"></a>01956 
<a name="l01957"></a>01957     data = <a class="code" href="flash_8c.html#4fd6af69b0ff01070ff7598920761a2b" title="Reads a 16-bit word from flash.">flash_read</a> (core-&gt;flash, Z / 2);
<a name="l01958"></a>01958 
<a name="l01959"></a>01959     <span class="keywordflow">if</span> (high_byte == 1)
<a name="l01960"></a>01960         avr_core_gpwr_set (core, Rd, data &gt;&gt; 8);
<a name="l01961"></a>01961     <span class="keywordflow">else</span>
<a name="l01962"></a>01962         avr_core_gpwr_set (core, Rd, data &amp; 0xff);
<a name="l01963"></a>01963 
<a name="l01964"></a>01964     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l01965"></a>01965     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 3);
<a name="l01966"></a>01966 
<a name="l01967"></a>01967     <span class="keywordflow">return</span> opcode_LPM_Z;
<a name="l01968"></a>01968 }
<a name="l01969"></a>01969 
<a name="l01970"></a>01970 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01971"></a>01971 avr_op_LPM (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01972"></a>01972             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01973"></a>01973 {
<a name="l01974"></a>01974     <span class="comment">/* Load Program Memory.</span>
<a name="l01975"></a>01975 <span class="comment">     *</span>
<a name="l01976"></a>01976 <span class="comment">     * This the same as avr_op_LPM_Z with Rd = R0.</span>
<a name="l01977"></a>01977 <span class="comment">     *</span>
<a name="l01978"></a>01978 <span class="comment">     * Opcode     : 1001 0101 1100 1000 </span>
<a name="l01979"></a>01979 <span class="comment">     * Usage      : LPM  </span>
<a name="l01980"></a>01980 <span class="comment">     * Operation  : R0 &lt;- (Z)</span>
<a name="l01981"></a>01981 <span class="comment">     * Flags      : None</span>
<a name="l01982"></a>01982 <span class="comment">     * Num Clocks : 3</span>
<a name="l01983"></a>01983 <span class="comment">     */</span>
<a name="l01984"></a>01984     <span class="keywordflow">return</span> avr_op_LPM_Z (core, 0x9004, 0, arg2);
<a name="l01985"></a>01985 }
<a name="l01986"></a>01986 
<a name="l01987"></a>01987 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01988"></a>01988 avr_op_LPM_Z_incr (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l01989"></a>01989                    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l01990"></a>01990 {
<a name="l01991"></a>01991     <span class="comment">/*</span>
<a name="l01992"></a>01992 <span class="comment">     * Load Program Memory and Post-Incr.</span>
<a name="l01993"></a>01993 <span class="comment">     *</span>
<a name="l01994"></a>01994 <span class="comment">     * Opcode     : 1001 000d dddd 0101 </span>
<a name="l01995"></a>01995 <span class="comment">     * Usage      : LPM  Rd, Z+</span>
<a name="l01996"></a>01996 <span class="comment">     * Operation  : Rd &lt;- (Z), Z &lt;- Z + 1</span>
<a name="l01997"></a>01997 <span class="comment">     * Flags      : None</span>
<a name="l01998"></a>01998 <span class="comment">     * Num Clocks : 3</span>
<a name="l01999"></a>01999 <span class="comment">     */</span>
<a name="l02000"></a>02000     uint16_t Z, high_byte;
<a name="l02001"></a>02001     uint16_t data;
<a name="l02002"></a>02002 
<a name="l02003"></a>02003     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02004"></a>02004 
<a name="l02005"></a>02005     <span class="keywordflow">if</span> ((Rd == 30) || (Rd == 31))
<a name="l02006"></a>02006         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Results of operation are undefined"</span>);
<a name="l02007"></a>02007 
<a name="l02008"></a>02008     <span class="comment">/* Z is R31:R30 */</span>
<a name="l02009"></a>02009     Z = (avr_core_gpwr_get (core, 31) &lt;&lt; 8) + avr_core_gpwr_get (core, 30);
<a name="l02010"></a>02010     high_byte = Z &amp; 0x1;
<a name="l02011"></a>02011 
<a name="l02012"></a>02012     <span class="comment">/* FIXME: I don't know if this is the right thing to do. I'm not sure that</span>
<a name="l02013"></a>02013 <span class="comment">       I understand what the instruction data sheet is saying about Z.</span>
<a name="l02014"></a>02014 <span class="comment">       Dividing by 2 seems to give the address that we want though. */</span>
<a name="l02015"></a>02015 
<a name="l02016"></a>02016     data = <a class="code" href="flash_8c.html#4fd6af69b0ff01070ff7598920761a2b" title="Reads a 16-bit word from flash.">flash_read</a> (core-&gt;flash, Z / 2);
<a name="l02017"></a>02017 
<a name="l02018"></a>02018     <span class="keywordflow">if</span> (high_byte == 1)
<a name="l02019"></a>02019         avr_core_gpwr_set (core, Rd, data &gt;&gt; 8);
<a name="l02020"></a>02020     <span class="keywordflow">else</span>
<a name="l02021"></a>02021         avr_core_gpwr_set (core, Rd, data &amp; 0xff);
<a name="l02022"></a>02022 
<a name="l02023"></a>02023     <span class="comment">/* Perform post-increment */</span>
<a name="l02024"></a>02024     Z += 1;
<a name="l02025"></a>02025     avr_core_gpwr_set (core, 30, Z &amp; 0xff);
<a name="l02026"></a>02026     avr_core_gpwr_set (core, 31, Z &gt;&gt; 8);
<a name="l02027"></a>02027 
<a name="l02028"></a>02028     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02029"></a>02029     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 3);
<a name="l02030"></a>02030 
<a name="l02031"></a>02031     <span class="keywordflow">return</span> opcode_LPM_Z_incr;
<a name="l02032"></a>02032 }
<a name="l02033"></a>02033 
<a name="l02034"></a>02034 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02035"></a>02035 avr_op_LSR (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02036"></a>02036             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02037"></a>02037 {
<a name="l02038"></a>02038     <span class="comment">/*</span>
<a name="l02039"></a>02039 <span class="comment">     * Logical Shift Right.</span>
<a name="l02040"></a>02040 <span class="comment">     *</span>
<a name="l02041"></a>02041 <span class="comment">     * Opcode     : 1001 010d dddd 0110 </span>
<a name="l02042"></a>02042 <span class="comment">     * Usage      : LSR  Rd</span>
<a name="l02043"></a>02043 <span class="comment">     * Operation  : Rd(n) &lt;- Rd(n+1), Rd(7) &lt;- 0, C &lt;- Rd(0)</span>
<a name="l02044"></a>02044 <span class="comment">     * Flags      : Z,C,N,V,S</span>
<a name="l02045"></a>02045 <span class="comment">     * Num Clocks : 1</span>
<a name="l02046"></a>02046 <span class="comment">     */</span>
<a name="l02047"></a>02047     <span class="keywordtype">int</span> Z, C, N, V, S;
<a name="l02048"></a>02048 
<a name="l02049"></a>02049     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02050"></a>02050     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l02051"></a>02051 
<a name="l02052"></a>02052     uint8_t res = (rd &gt;&gt; 1) &amp; 0x7f;
<a name="l02053"></a>02053 
<a name="l02054"></a>02054     uint8_t sreg = avr_core_sreg_get (core);
<a name="l02055"></a>02055 
<a name="l02056"></a>02056     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C = (rd &amp; 0x1));
<a name="l02057"></a>02057     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = (0));
<a name="l02058"></a>02058     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V = (N ^ C));
<a name="l02059"></a>02059     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l02060"></a>02060     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xff) == 0));
<a name="l02061"></a>02061 
<a name="l02062"></a>02062     avr_core_sreg_set (core, sreg);
<a name="l02063"></a>02063 
<a name="l02064"></a>02064     avr_core_gpwr_set (core, Rd, res);
<a name="l02065"></a>02065 
<a name="l02066"></a>02066     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02067"></a>02067     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02068"></a>02068 
<a name="l02069"></a>02069     <span class="keywordflow">return</span> opcode_LSR;
<a name="l02070"></a>02070 }
<a name="l02071"></a>02071 
<a name="l02072"></a>02072 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02073"></a>02073 avr_op_MOV (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02074"></a>02074             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02075"></a>02075 {
<a name="l02076"></a>02076     <span class="comment">/* Copy Register.</span>
<a name="l02077"></a>02077 <span class="comment">     *</span>
<a name="l02078"></a>02078 <span class="comment">     * Opcode     : 0010 11rd dddd rrrr </span>
<a name="l02079"></a>02079 <span class="comment">     * Usage      : MOV  Rd, Rr</span>
<a name="l02080"></a>02080 <span class="comment">     * Operation  : Rd &lt;- Rr</span>
<a name="l02081"></a>02081 <span class="comment">     * Flags      : None</span>
<a name="l02082"></a>02082 <span class="comment">     * Num Clocks : 1</span>
<a name="l02083"></a>02083 <span class="comment">     */</span>
<a name="l02084"></a>02084     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02085"></a>02085     <span class="keywordtype">int</span> Rr = arg2;
<a name="l02086"></a>02086 
<a name="l02087"></a>02087     avr_core_gpwr_set (core, Rd, avr_core_gpwr_get (core, Rr));
<a name="l02088"></a>02088 
<a name="l02089"></a>02089     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02090"></a>02090     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02091"></a>02091 
<a name="l02092"></a>02092     <span class="keywordflow">return</span> opcode_MOV;
<a name="l02093"></a>02093 }
<a name="l02094"></a>02094 
<a name="l02095"></a>02095 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02096"></a>02096 avr_op_MOVW (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02097"></a>02097              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02098"></a>02098 {
<a name="l02099"></a>02099     <span class="comment">/*</span>
<a name="l02100"></a>02100 <span class="comment">     *Copy Register Pair.</span>
<a name="l02101"></a>02101 <span class="comment">     *</span>
<a name="l02102"></a>02102 <span class="comment">     * Opcode     : 0000 0001 dddd rrrr </span>
<a name="l02103"></a>02103 <span class="comment">     * Usage      : MOVW  Rd, Rr</span>
<a name="l02104"></a>02104 <span class="comment">     * Operation  : Rd+1:Rd &lt;- Rr+1:Rr</span>
<a name="l02105"></a>02105 <span class="comment">     * Flags      : None</span>
<a name="l02106"></a>02106 <span class="comment">     * Num Clocks : 1</span>
<a name="l02107"></a>02107 <span class="comment">     */</span>
<a name="l02108"></a>02108     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02109"></a>02109     <span class="keywordtype">int</span> Rr = arg2;
<a name="l02110"></a>02110 
<a name="l02111"></a>02111     <span class="comment">/* get_rd_4() returns 16 &lt;= r &lt;= 31, but here Rd and Rr */</span>
<a name="l02112"></a>02112     <span class="comment">/* are even from 0 &lt;= r &lt;= 30. So we translate. */</span>
<a name="l02113"></a>02113     Rd = (Rd - 16) * 2;
<a name="l02114"></a>02114     Rr = (Rr - 16) * 2;
<a name="l02115"></a>02115 
<a name="l02116"></a>02116     avr_core_gpwr_set (core, Rd, avr_core_gpwr_get (core, Rr));
<a name="l02117"></a>02117     avr_core_gpwr_set (core, Rd + 1, avr_core_gpwr_get (core, Rr + 1));
<a name="l02118"></a>02118 
<a name="l02119"></a>02119     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02120"></a>02120     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02121"></a>02121 
<a name="l02122"></a>02122     <span class="keywordflow">return</span> opcode_MOVW;
<a name="l02123"></a>02123 }
<a name="l02124"></a>02124 
<a name="l02125"></a>02125 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02126"></a>02126 avr_op_MUL (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02127"></a>02127             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02128"></a>02128 {
<a name="l02129"></a>02129     <span class="comment">/*</span>
<a name="l02130"></a>02130 <span class="comment">     * Mult Unsigned.</span>
<a name="l02131"></a>02131 <span class="comment">     *</span>
<a name="l02132"></a>02132 <span class="comment">     * Opcode     : 1001 11rd dddd rrrr </span>
<a name="l02133"></a>02133 <span class="comment">     * Usage      : MUL  Rd, Rr</span>
<a name="l02134"></a>02134 <span class="comment">     * Operation  : R1:R0 &lt;- Rd * Rr (UU)</span>
<a name="l02135"></a>02135 <span class="comment">     * Flags      : Z,C</span>
<a name="l02136"></a>02136 <span class="comment">     * Num Clocks : 2</span>
<a name="l02137"></a>02137 <span class="comment">     */</span>
<a name="l02138"></a>02138     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02139"></a>02139     <span class="keywordtype">int</span> Rr = arg2;
<a name="l02140"></a>02140 
<a name="l02141"></a>02141     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l02142"></a>02142     uint8_t rr = avr_core_gpwr_get (core, Rr);
<a name="l02143"></a>02143 
<a name="l02144"></a>02144     uint16_t res = rd * rr;
<a name="l02145"></a>02145 
<a name="l02146"></a>02146     uint8_t sreg = avr_core_sreg_get (core);
<a name="l02147"></a>02147 
<a name="l02148"></a>02148     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, ((res &amp; 0xffff) == 0));
<a name="l02149"></a>02149     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, ((res &gt;&gt; 15) &amp; 0x1));
<a name="l02150"></a>02150 
<a name="l02151"></a>02151     avr_core_sreg_set (core, sreg);
<a name="l02152"></a>02152 
<a name="l02153"></a>02153     <span class="comment">/* result goes in R1:R0 */</span>
<a name="l02154"></a>02154 
<a name="l02155"></a>02155     avr_core_gpwr_set (core, 1, res &gt;&gt; 8);
<a name="l02156"></a>02156     avr_core_gpwr_set (core, 0, res &amp; 0xff);
<a name="l02157"></a>02157 
<a name="l02158"></a>02158     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02159"></a>02159     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l02160"></a>02160 
<a name="l02161"></a>02161     <span class="keywordflow">return</span> opcode_MUL;
<a name="l02162"></a>02162 }
<a name="l02163"></a>02163 
<a name="l02164"></a>02164 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02165"></a>02165 avr_op_MULS (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02166"></a>02166              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02167"></a>02167 {
<a name="l02168"></a>02168     <span class="comment">/*</span>
<a name="l02169"></a>02169 <span class="comment">     * Mult Signed.</span>
<a name="l02170"></a>02170 <span class="comment">     *</span>
<a name="l02171"></a>02171 <span class="comment">     * Opcode     : 0000 0010 dddd rrrr </span>
<a name="l02172"></a>02172 <span class="comment">     * Usage      : MULS  Rd, Rr</span>
<a name="l02173"></a>02173 <span class="comment">     * Operation  : R1:R0 &lt;- Rd * Rr (SS)</span>
<a name="l02174"></a>02174 <span class="comment">     * Flags      : Z,C</span>
<a name="l02175"></a>02175 <span class="comment">     * Num Clocks : 2</span>
<a name="l02176"></a>02176 <span class="comment">     */</span>
<a name="l02177"></a>02177     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02178"></a>02178     <span class="keywordtype">int</span> Rr = arg2;
<a name="l02179"></a>02179 
<a name="l02180"></a>02180     int8_t rd = (int8_t) avr_core_gpwr_get (core, Rd);
<a name="l02181"></a>02181     int8_t rr = (int8_t) avr_core_gpwr_get (core, Rr);
<a name="l02182"></a>02182     int16_t res = rd * rr;
<a name="l02183"></a>02183 
<a name="l02184"></a>02184     uint8_t sreg = avr_core_sreg_get (core);
<a name="l02185"></a>02185 
<a name="l02186"></a>02186     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, ((res &amp; 0xffff) == 0));
<a name="l02187"></a>02187     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, ((res &gt;&gt; 15) &amp; 0x1));
<a name="l02188"></a>02188 
<a name="l02189"></a>02189     avr_core_sreg_set (core, sreg);
<a name="l02190"></a>02190 
<a name="l02191"></a>02191     <span class="comment">/* result goes in R1:R0 */</span>
<a name="l02192"></a>02192     avr_core_gpwr_set (core, 1, res &gt;&gt; 8);
<a name="l02193"></a>02193     avr_core_gpwr_set (core, 0, res &amp; 0xff);
<a name="l02194"></a>02194 
<a name="l02195"></a>02195     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02196"></a>02196     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l02197"></a>02197 
<a name="l02198"></a>02198     <span class="keywordflow">return</span> opcode_MULS;
<a name="l02199"></a>02199 }
<a name="l02200"></a>02200 
<a name="l02201"></a>02201 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02202"></a>02202 avr_op_MULSU (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02203"></a>02203               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02204"></a>02204 {
<a name="l02205"></a>02205     <span class="comment">/*</span>
<a name="l02206"></a>02206 <span class="comment">     * Mult Signed with Unsigned.</span>
<a name="l02207"></a>02207 <span class="comment">     * </span>
<a name="l02208"></a>02208 <span class="comment">     * Rd(unsigned),Rr(signed), result (signed)</span>
<a name="l02209"></a>02209 <span class="comment">     *</span>
<a name="l02210"></a>02210 <span class="comment">     * Opcode     : 0000 0011 0ddd 0rrr </span>
<a name="l02211"></a>02211 <span class="comment">     * Usage      : MULSU  Rd, Rr</span>
<a name="l02212"></a>02212 <span class="comment">     * Operation  : R1:R0 &lt;- Rd * Rr (SU)</span>
<a name="l02213"></a>02213 <span class="comment">     * Flags      : Z,C</span>
<a name="l02214"></a>02214 <span class="comment">     * Num Clocks : 2</span>
<a name="l02215"></a>02215 <span class="comment">     */</span>
<a name="l02216"></a>02216     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02217"></a>02217     <span class="keywordtype">int</span> Rr = arg2;
<a name="l02218"></a>02218 
<a name="l02219"></a>02219     int8_t rd = (int8_t) avr_core_gpwr_get (core, Rd);
<a name="l02220"></a>02220     uint8_t rr = avr_core_gpwr_get (core, Rr);
<a name="l02221"></a>02221 
<a name="l02222"></a>02222     int16_t res = rd * rr;
<a name="l02223"></a>02223 
<a name="l02224"></a>02224     uint8_t sreg = avr_core_sreg_get (core);
<a name="l02225"></a>02225 
<a name="l02226"></a>02226     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, ((res &amp; 0xffff) == 0));
<a name="l02227"></a>02227     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, ((res &gt;&gt; 15) &amp; 0x1));
<a name="l02228"></a>02228 
<a name="l02229"></a>02229     avr_core_sreg_set (core, sreg);
<a name="l02230"></a>02230 
<a name="l02231"></a>02231     <span class="comment">/* result goes in R1:R0 */</span>
<a name="l02232"></a>02232     avr_core_gpwr_set (core, 1, res &gt;&gt; 8);
<a name="l02233"></a>02233     avr_core_gpwr_set (core, 0, res &amp; 0xff);
<a name="l02234"></a>02234 
<a name="l02235"></a>02235     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02236"></a>02236     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l02237"></a>02237 
<a name="l02238"></a>02238     <span class="keywordflow">return</span> opcode_MULSU;
<a name="l02239"></a>02239 }
<a name="l02240"></a>02240 
<a name="l02241"></a>02241 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02242"></a>02242 avr_op_NEG (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02243"></a>02243             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02244"></a>02244 {
<a name="l02245"></a>02245     <span class="comment">/*</span>
<a name="l02246"></a>02246 <span class="comment">     * Two's Complement.</span>
<a name="l02247"></a>02247 <span class="comment">     *</span>
<a name="l02248"></a>02248 <span class="comment">     * Opcode     : 1001 010d dddd 0001 </span>
<a name="l02249"></a>02249 <span class="comment">     * Usage      : NEG  Rd</span>
<a name="l02250"></a>02250 <span class="comment">     * Operation  : Rd &lt;- $00 - Rd</span>
<a name="l02251"></a>02251 <span class="comment">     * Flags      : Z,C,N,V,S,H</span>
<a name="l02252"></a>02252 <span class="comment">     * Num Clocks : 1</span>
<a name="l02253"></a>02253 <span class="comment">     */</span>
<a name="l02254"></a>02254     <span class="keywordtype">int</span> Z, C, N, V, S, H;
<a name="l02255"></a>02255 
<a name="l02256"></a>02256     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02257"></a>02257 
<a name="l02258"></a>02258     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l02259"></a>02259     uint8_t res = (0x0 - rd) &amp; 0xff;
<a name="l02260"></a>02260 
<a name="l02261"></a>02261     uint8_t sreg = avr_core_sreg_get (core);
<a name="l02262"></a>02262 
<a name="l02263"></a>02263     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_H, H =
<a name="l02264"></a>02264                             (((res &gt;&gt; 3) | (rd &gt;&gt; 3)) &amp; 0x1));
<a name="l02265"></a>02265     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V = (res == 0x80));
<a name="l02266"></a>02266     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l02267"></a>02267     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l02268"></a>02268     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = (res == 0x0));
<a name="l02269"></a>02269     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C = (res != 0x0));
<a name="l02270"></a>02270 
<a name="l02271"></a>02271     avr_core_sreg_set (core, sreg);
<a name="l02272"></a>02272 
<a name="l02273"></a>02273     avr_core_gpwr_set (core, Rd, res);
<a name="l02274"></a>02274 
<a name="l02275"></a>02275     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02276"></a>02276     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02277"></a>02277 
<a name="l02278"></a>02278     <span class="keywordflow">return</span> opcode_NEG;
<a name="l02279"></a>02279 }
<a name="l02280"></a>02280 
<a name="l02281"></a>02281 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02282"></a>02282 avr_op_NOP (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02283"></a>02283             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02284"></a>02284 {
<a name="l02285"></a>02285     <span class="comment">/*</span>
<a name="l02286"></a>02286 <span class="comment">     * No Operation.</span>
<a name="l02287"></a>02287 <span class="comment">     *</span>
<a name="l02288"></a>02288 <span class="comment">     * Opcode     : 0000 0000 0000 0000 </span>
<a name="l02289"></a>02289 <span class="comment">     * Usage      : NOP  </span>
<a name="l02290"></a>02290 <span class="comment">     * Operation  : None</span>
<a name="l02291"></a>02291 <span class="comment">     * Flags      : None</span>
<a name="l02292"></a>02292 <span class="comment">     * Num Clocks : 1</span>
<a name="l02293"></a>02293 <span class="comment">     */</span>
<a name="l02294"></a>02294     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02295"></a>02295     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02296"></a>02296     <span class="keywordflow">return</span> opcode_NOP;
<a name="l02297"></a>02297 }
<a name="l02298"></a>02298 
<a name="l02299"></a>02299 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02300"></a>02300 avr_op_OR (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02301"></a>02301            <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02302"></a>02302 {
<a name="l02303"></a>02303     <span class="comment">/*</span>
<a name="l02304"></a>02304 <span class="comment">     * Logical OR.</span>
<a name="l02305"></a>02305 <span class="comment">     *</span>
<a name="l02306"></a>02306 <span class="comment">     * Opcode     : 0010 10rd dddd rrrr </span>
<a name="l02307"></a>02307 <span class="comment">     * Usage      : OR  Rd, Rr</span>
<a name="l02308"></a>02308 <span class="comment">     * Operation  : Rd &lt;- Rd or Rr</span>
<a name="l02309"></a>02309 <span class="comment">     * Flags      : Z,N,V,S</span>
<a name="l02310"></a>02310 <span class="comment">     * Num Clocks : 1</span>
<a name="l02311"></a>02311 <span class="comment">     */</span>
<a name="l02312"></a>02312     <span class="keywordtype">int</span> Z, N, V, S;
<a name="l02313"></a>02313 
<a name="l02314"></a>02314     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02315"></a>02315     <span class="keywordtype">int</span> Rr = arg2;
<a name="l02316"></a>02316 
<a name="l02317"></a>02317     uint8_t res = avr_core_gpwr_get (core, Rd) | avr_core_gpwr_get (core, Rr);
<a name="l02318"></a>02318 
<a name="l02319"></a>02319     uint8_t sreg = avr_core_sreg_get (core);
<a name="l02320"></a>02320 
<a name="l02321"></a>02321     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V = (0));
<a name="l02322"></a>02322     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l02323"></a>02323     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l02324"></a>02324     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = (res == 0x0));
<a name="l02325"></a>02325 
<a name="l02326"></a>02326     avr_core_sreg_set (core, sreg);
<a name="l02327"></a>02327 
<a name="l02328"></a>02328     avr_core_gpwr_set (core, Rd, res);
<a name="l02329"></a>02329 
<a name="l02330"></a>02330     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02331"></a>02331     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02332"></a>02332 
<a name="l02333"></a>02333     <span class="keywordflow">return</span> opcode_OR;
<a name="l02334"></a>02334 }
<a name="l02335"></a>02335 
<a name="l02336"></a>02336 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02337"></a>02337 avr_op_ORI (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02338"></a>02338             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02339"></a>02339 {
<a name="l02340"></a>02340     <span class="comment">/*</span>
<a name="l02341"></a>02341 <span class="comment">     * Logical OR with Immed.</span>
<a name="l02342"></a>02342 <span class="comment">     *</span>
<a name="l02343"></a>02343 <span class="comment">     * Opcode     : 0110 KKKK dddd KKKK </span>
<a name="l02344"></a>02344 <span class="comment">     * Usage      : ORI  Rd, K</span>
<a name="l02345"></a>02345 <span class="comment">     * Operation  : Rd &lt;- Rd or K</span>
<a name="l02346"></a>02346 <span class="comment">     * Flags      : Z,N,V,S</span>
<a name="l02347"></a>02347 <span class="comment">     * Num Clocks : 1</span>
<a name="l02348"></a>02348 <span class="comment">     */</span>
<a name="l02349"></a>02349     <span class="keywordtype">int</span> Z, N, V, S;
<a name="l02350"></a>02350 
<a name="l02351"></a>02351     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02352"></a>02352     uint8_t K = arg2;
<a name="l02353"></a>02353 
<a name="l02354"></a>02354     uint8_t res = avr_core_gpwr_get (core, Rd) | K;
<a name="l02355"></a>02355 
<a name="l02356"></a>02356     uint8_t sreg = avr_core_sreg_get (core);
<a name="l02357"></a>02357 
<a name="l02358"></a>02358     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V = (0));
<a name="l02359"></a>02359     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l02360"></a>02360     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l02361"></a>02361     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = (res == 0x0));
<a name="l02362"></a>02362 
<a name="l02363"></a>02363     avr_core_sreg_set (core, sreg);
<a name="l02364"></a>02364 
<a name="l02365"></a>02365     avr_core_gpwr_set (core, Rd, res);
<a name="l02366"></a>02366 
<a name="l02367"></a>02367     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02368"></a>02368     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02369"></a>02369 
<a name="l02370"></a>02370     <span class="keywordflow">return</span> opcode_ORI;
<a name="l02371"></a>02371 }
<a name="l02372"></a>02372 
<a name="l02373"></a>02373 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02374"></a>02374 avr_op_OUT (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02375"></a>02375             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02376"></a>02376 {
<a name="l02377"></a>02377     <span class="comment">/*</span>
<a name="l02378"></a>02378 <span class="comment">     * Out To I/O Location.</span>
<a name="l02379"></a>02379 <span class="comment">     *</span>
<a name="l02380"></a>02380 <span class="comment">     * Opcode     : 1011 1AAd dddd AAAA </span>
<a name="l02381"></a>02381 <span class="comment">     * Usage      : OUT  A, Rd</span>
<a name="l02382"></a>02382 <span class="comment">     * Operation  : I/O(A) &lt;- Rd</span>
<a name="l02383"></a>02383 <span class="comment">     * Flags      : None</span>
<a name="l02384"></a>02384 <span class="comment">     * Num Clocks : 1</span>
<a name="l02385"></a>02385 <span class="comment">     */</span>
<a name="l02386"></a>02386 
<a name="l02387"></a>02387     <span class="comment">/* Even though the args in the comment are reversed (out arg2, arg1), the</span>
<a name="l02388"></a>02388 <span class="comment">       following is correct: Rd=arg1, A=arg2. */</span>
<a name="l02389"></a>02389     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02390"></a>02390     <span class="keywordtype">int</span> A = arg2;
<a name="l02391"></a>02391 
<a name="l02392"></a>02392     <a class="code" href="avrcore_8c.html#3de50d67489f392fdd4764eb5907c1cb" title="Writes the value of a register. See avr_core_io_read() for a discussion of reg.">avr_core_io_write</a> (core, A, avr_core_gpwr_get (core, Rd));
<a name="l02393"></a>02393 
<a name="l02394"></a>02394     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02395"></a>02395     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02396"></a>02396 
<a name="l02397"></a>02397     <span class="keywordflow">return</span> opcode_OUT;
<a name="l02398"></a>02398 }
<a name="l02399"></a>02399 
<a name="l02400"></a>02400 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02401"></a>02401 avr_op_POP (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02402"></a>02402             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02403"></a>02403 {
<a name="l02404"></a>02404     <span class="comment">/*</span>
<a name="l02405"></a>02405 <span class="comment">     * Pop Register from Stack.</span>
<a name="l02406"></a>02406 <span class="comment">     *</span>
<a name="l02407"></a>02407 <span class="comment">     * Opcode     : 1001 000d dddd 1111 </span>
<a name="l02408"></a>02408 <span class="comment">     * Usage      : POP  Rd</span>
<a name="l02409"></a>02409 <span class="comment">     * Operation  : Rd &lt;- STACK</span>
<a name="l02410"></a>02410 <span class="comment">     * Flags      : None</span>
<a name="l02411"></a>02411 <span class="comment">     * Num Clocks : 2</span>
<a name="l02412"></a>02412 <span class="comment">     */</span>
<a name="l02413"></a>02413     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02414"></a>02414 
<a name="l02415"></a>02415     avr_core_gpwr_set (core, Rd, <a class="code" href="avrcore_8c.html#03d31c526ed7012ed1a282d236d065c3" title="Pop 1-4 bytes off of the stack.">avr_core_stack_pop</a> (core, 1));
<a name="l02416"></a>02416 
<a name="l02417"></a>02417     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02418"></a>02418     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l02419"></a>02419 
<a name="l02420"></a>02420     <span class="keywordflow">return</span> opcode_POP;
<a name="l02421"></a>02421 }
<a name="l02422"></a>02422 
<a name="l02423"></a>02423 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02424"></a>02424 avr_op_PUSH (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02425"></a>02425              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02426"></a>02426 {
<a name="l02427"></a>02427     <span class="comment">/*</span>
<a name="l02428"></a>02428 <span class="comment">     * Push Register on Stack.</span>
<a name="l02429"></a>02429 <span class="comment">     *</span>
<a name="l02430"></a>02430 <span class="comment">     * Opcode     : 1001 001d dddd 1111 </span>
<a name="l02431"></a>02431 <span class="comment">     * Usage      : PUSH  Rd</span>
<a name="l02432"></a>02432 <span class="comment">     * Operation  : STACK &lt;- Rd</span>
<a name="l02433"></a>02433 <span class="comment">     * Flags      : None</span>
<a name="l02434"></a>02434 <span class="comment">     * Num Clocks : 2</span>
<a name="l02435"></a>02435 <span class="comment">     */</span>
<a name="l02436"></a>02436     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02437"></a>02437 
<a name="l02438"></a>02438     <a class="code" href="avrcore_8c.html#518b9d58304247ee508d389137c921b8" title="Push 1-4 bytes onto the stack.">avr_core_stack_push</a> (core, 1, avr_core_gpwr_get (core, Rd));
<a name="l02439"></a>02439 
<a name="l02440"></a>02440     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02441"></a>02441     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l02442"></a>02442 
<a name="l02443"></a>02443     <span class="keywordflow">return</span> opcode_PUSH;
<a name="l02444"></a>02444 }
<a name="l02445"></a>02445 
<a name="l02446"></a>02446 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02447"></a>02447 avr_op_RCALL (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02448"></a>02448               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02449"></a>02449 {
<a name="l02450"></a>02450     <span class="comment">/*</span>
<a name="l02451"></a>02451 <span class="comment">     * Relative Call Subroutine.</span>
<a name="l02452"></a>02452 <span class="comment">     *</span>
<a name="l02453"></a>02453 <span class="comment">     * Opcode     : 1101 kkkk kkkk kkkk </span>
<a name="l02454"></a>02454 <span class="comment">     * Usage      : RCALL  k</span>
<a name="l02455"></a>02455 <span class="comment">     * Operation  : PC &lt;- PC + k + 1</span>
<a name="l02456"></a>02456 <span class="comment">     * Flags      : None</span>
<a name="l02457"></a>02457 <span class="comment">     * Num Clocks : 3 / 4</span>
<a name="l02458"></a>02458 <span class="comment">     */</span>
<a name="l02459"></a>02459     <span class="keywordtype">int</span> k = arg1;
<a name="l02460"></a>02460 
<a name="l02461"></a>02461     <span class="keywordtype">int</span> pc = avr_core_PC_get (core);
<a name="l02462"></a>02462     <span class="keywordtype">int</span> pc_bytes = <a class="code" href="avrcore_8c.html#f100fd3104613678ffd2d47b42ac5bc1" title="Returns the size of the Program Counter in bytes.">avr_core_PC_size</a> (core);
<a name="l02463"></a>02463 
<a name="l02464"></a>02464     <a class="code" href="avrcore_8c.html#518b9d58304247ee508d389137c921b8" title="Push 1-4 bytes onto the stack.">avr_core_stack_push</a> (core, pc_bytes, pc + 1);
<a name="l02465"></a>02465 
<a name="l02466"></a>02466     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, k + 1);
<a name="l02467"></a>02467     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, pc_bytes + 1);
<a name="l02468"></a>02468 
<a name="l02469"></a>02469     <span class="keywordflow">return</span> opcode_RCALL;
<a name="l02470"></a>02470 }
<a name="l02471"></a>02471 
<a name="l02472"></a>02472 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02473"></a>02473 avr_op_RET (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02474"></a>02474             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02475"></a>02475 {
<a name="l02476"></a>02476     <span class="comment">/*</span>
<a name="l02477"></a>02477 <span class="comment">     * Subroutine Return.</span>
<a name="l02478"></a>02478 <span class="comment">     *</span>
<a name="l02479"></a>02479 <span class="comment">     * Opcode     : 1001 0101 0000 1000 </span>
<a name="l02480"></a>02480 <span class="comment">     * Usage      : RET  </span>
<a name="l02481"></a>02481 <span class="comment">     * Operation  : PC &lt;- STACK</span>
<a name="l02482"></a>02482 <span class="comment">     * Flags      : None</span>
<a name="l02483"></a>02483 <span class="comment">     * Num Clocks : 4 / 5</span>
<a name="l02484"></a>02484 <span class="comment">     */</span>
<a name="l02485"></a>02485     <span class="keywordtype">int</span> pc_bytes = <a class="code" href="avrcore_8c.html#f100fd3104613678ffd2d47b42ac5bc1" title="Returns the size of the Program Counter in bytes.">avr_core_PC_size</a> (core);
<a name="l02486"></a>02486     <span class="keywordtype">int</span> pc = <a class="code" href="avrcore_8c.html#03d31c526ed7012ed1a282d236d065c3" title="Pop 1-4 bytes off of the stack.">avr_core_stack_pop</a> (core, pc_bytes);
<a name="l02487"></a>02487 
<a name="l02488"></a>02488     avr_core_PC_set (core, pc);
<a name="l02489"></a>02489     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, pc_bytes + 2);
<a name="l02490"></a>02490 
<a name="l02491"></a>02491     <span class="keywordflow">return</span> opcode_RET;
<a name="l02492"></a>02492 }
<a name="l02493"></a>02493 
<a name="l02494"></a>02494 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02495"></a>02495 avr_op_RETI (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02496"></a>02496              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02497"></a>02497 {
<a name="l02498"></a>02498     <span class="comment">/*</span>
<a name="l02499"></a>02499 <span class="comment">     * Interrupt Return.</span>
<a name="l02500"></a>02500 <span class="comment">     *</span>
<a name="l02501"></a>02501 <span class="comment">     * Opcode     : 1001 0101 0001 1000 </span>
<a name="l02502"></a>02502 <span class="comment">     * Usage      : RETI  </span>
<a name="l02503"></a>02503 <span class="comment">     * Operation  : PC &lt;- STACK</span>
<a name="l02504"></a>02504 <span class="comment">     * Flags      : I</span>
<a name="l02505"></a>02505 <span class="comment">     * Num Clocks : 4 / 5</span>
<a name="l02506"></a>02506 <span class="comment">     */</span>
<a name="l02507"></a>02507     <span class="keywordtype">int</span> pc_bytes = <a class="code" href="avrcore_8c.html#f100fd3104613678ffd2d47b42ac5bc1" title="Returns the size of the Program Counter in bytes.">avr_core_PC_size</a> (core);
<a name="l02508"></a>02508     <span class="keywordtype">int</span> pc = <a class="code" href="avrcore_8c.html#03d31c526ed7012ed1a282d236d065c3" title="Pop 1-4 bytes off of the stack.">avr_core_stack_pop</a> (core, pc_bytes);
<a name="l02509"></a>02509 
<a name="l02510"></a>02510     avr_core_PC_set (core, pc);
<a name="l02511"></a>02511     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, pc_bytes + 2);
<a name="l02512"></a>02512 
<a name="l02513"></a>02513     <a class="code" href="avrcore_8c.html#998921f9755ca4c89d576389001987e9" title="Set the value of bit b of the status register.">avr_core_sreg_set_bit</a> (core, SREG_I, 1);
<a name="l02514"></a>02514 
<a name="l02515"></a>02515     <span class="keywordflow">return</span> opcode_RETI;
<a name="l02516"></a>02516 }
<a name="l02517"></a>02517 
<a name="l02518"></a>02518 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02519"></a>02519 avr_op_RJMP (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02520"></a>02520              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02521"></a>02521 {
<a name="l02522"></a>02522     <span class="comment">/*</span>
<a name="l02523"></a>02523 <span class="comment">     * Relative Jump.</span>
<a name="l02524"></a>02524 <span class="comment">     *</span>
<a name="l02525"></a>02525 <span class="comment">     * Opcode     : 1100 kkkk kkkk kkkk </span>
<a name="l02526"></a>02526 <span class="comment">     * Usage      : RJMP  k</span>
<a name="l02527"></a>02527 <span class="comment">     * Operation  : PC &lt;- PC + k + 1</span>
<a name="l02528"></a>02528 <span class="comment">     * Flags      : None</span>
<a name="l02529"></a>02529 <span class="comment">     * Num Clocks : 2</span>
<a name="l02530"></a>02530 <span class="comment">     */</span>
<a name="l02531"></a>02531     <span class="keywordtype">int</span> k = arg1;
<a name="l02532"></a>02532 
<a name="l02533"></a>02533     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, k + 1);
<a name="l02534"></a>02534     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l02535"></a>02535 
<a name="l02536"></a>02536     <span class="keywordflow">return</span> opcode_RJMP;
<a name="l02537"></a>02537 }
<a name="l02538"></a>02538 
<a name="l02539"></a>02539 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02540"></a>02540 avr_op_ROR (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02541"></a>02541             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02542"></a>02542 {
<a name="l02543"></a>02543     <span class="comment">/*</span>
<a name="l02544"></a>02544 <span class="comment">     * Rotate Right Though Carry.</span>
<a name="l02545"></a>02545 <span class="comment">     *</span>
<a name="l02546"></a>02546 <span class="comment">     * Opcode     : 1001 010d dddd 0111 </span>
<a name="l02547"></a>02547 <span class="comment">     * Usage      : ROR  Rd</span>
<a name="l02548"></a>02548 <span class="comment">     * Operation  : Rd(7) &lt;- C, Rd(n) &lt;- Rd(n+1), C &lt;- Rd(0)</span>
<a name="l02549"></a>02549 <span class="comment">     * Flags      : Z,C,N,V,S</span>
<a name="l02550"></a>02550 <span class="comment">     * Num Clocks : 1</span>
<a name="l02551"></a>02551 <span class="comment">     */</span>
<a name="l02552"></a>02552     <span class="keywordtype">int</span> Z, C, N, V, S;
<a name="l02553"></a>02553 
<a name="l02554"></a>02554     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02555"></a>02555     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l02556"></a>02556 
<a name="l02557"></a>02557     uint8_t res =
<a name="l02558"></a>02558         (rd &gt;&gt; 1) | ((<a class="code" href="avrcore_8c.html#4999e93ffea9a303c5a3ad2b97b4fee1" title="Get the value of bit b of the status register.">avr_core_sreg_get_bit</a> (core, SREG_C) &lt;&lt; 7) &amp; 0x80);
<a name="l02559"></a>02559 
<a name="l02560"></a>02560     uint8_t sreg = avr_core_sreg_get (core);
<a name="l02561"></a>02561 
<a name="l02562"></a>02562     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C = (rd &amp; 0x1));
<a name="l02563"></a>02563     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l02564"></a>02564     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V = (N ^ C));
<a name="l02565"></a>02565     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l02566"></a>02566     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = (res == 0));
<a name="l02567"></a>02567 
<a name="l02568"></a>02568     avr_core_sreg_set (core, sreg);
<a name="l02569"></a>02569 
<a name="l02570"></a>02570     avr_core_gpwr_set (core, Rd, res);
<a name="l02571"></a>02571 
<a name="l02572"></a>02572     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02573"></a>02573     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02574"></a>02574 
<a name="l02575"></a>02575     <span class="keywordflow">return</span> opcode_ROR;
<a name="l02576"></a>02576 }
<a name="l02577"></a>02577 
<a name="l02578"></a>02578 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02579"></a>02579 avr_op_SBC (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02580"></a>02580             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02581"></a>02581 {
<a name="l02582"></a>02582     <span class="comment">/*</span>
<a name="l02583"></a>02583 <span class="comment">     * Subtract with Carry.</span>
<a name="l02584"></a>02584 <span class="comment">     *</span>
<a name="l02585"></a>02585 <span class="comment">     * Opcode     : 0000 10rd dddd rrrr </span>
<a name="l02586"></a>02586 <span class="comment">     * Usage      : SBC  Rd, Rr</span>
<a name="l02587"></a>02587 <span class="comment">     * Operation  : Rd &lt;- Rd - Rr - C</span>
<a name="l02588"></a>02588 <span class="comment">     * Flags      : Z,C,N,V,S,H</span>
<a name="l02589"></a>02589 <span class="comment">     * Num Clocks : 1</span>
<a name="l02590"></a>02590 <span class="comment">     */</span>
<a name="l02591"></a>02591     <span class="keywordtype">int</span> Z, C, N, V, S, H;
<a name="l02592"></a>02592 
<a name="l02593"></a>02593     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02594"></a>02594     <span class="keywordtype">int</span> Rr = arg2;
<a name="l02595"></a>02595 
<a name="l02596"></a>02596     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l02597"></a>02597     uint8_t rr = avr_core_gpwr_get (core, Rr);
<a name="l02598"></a>02598 
<a name="l02599"></a>02599     uint8_t res = rd - rr - <a class="code" href="avrcore_8c.html#4999e93ffea9a303c5a3ad2b97b4fee1" title="Get the value of bit b of the status register.">avr_core_sreg_get_bit</a> (core, SREG_C);
<a name="l02600"></a>02600 
<a name="l02601"></a>02601     uint8_t sreg = avr_core_sreg_get (core);
<a name="l02602"></a>02602 
<a name="l02603"></a>02603     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_H, H =
<a name="l02604"></a>02604                             (get_sub_carry (res, rd, rr, 3)));
<a name="l02605"></a>02605     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V =
<a name="l02606"></a>02606                             (get_sub_overflow (res, rd, rr)));
<a name="l02607"></a>02607     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l02608"></a>02608     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l02609"></a>02609     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C =
<a name="l02610"></a>02610                             (get_sub_carry (res, rd, rr, 7)));
<a name="l02611"></a>02611 
<a name="l02612"></a>02612     <span class="keywordflow">if</span> ((res &amp; 0xff) != 0)
<a name="l02613"></a>02613         sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = (0));
<a name="l02614"></a>02614 
<a name="l02615"></a>02615     avr_core_sreg_set (core, sreg);
<a name="l02616"></a>02616 
<a name="l02617"></a>02617     avr_core_gpwr_set (core, Rd, res);
<a name="l02618"></a>02618 
<a name="l02619"></a>02619     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02620"></a>02620     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02621"></a>02621 
<a name="l02622"></a>02622     <span class="keywordflow">return</span> opcode_SBC;
<a name="l02623"></a>02623 }
<a name="l02624"></a>02624 
<a name="l02625"></a>02625 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02626"></a>02626 avr_op_SBCI (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02627"></a>02627              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02628"></a>02628 {
<a name="l02629"></a>02629     <span class="comment">/*</span>
<a name="l02630"></a>02630 <span class="comment">     * Subtract Immediate with Carry.</span>
<a name="l02631"></a>02631 <span class="comment">     *</span>
<a name="l02632"></a>02632 <span class="comment">     * Opcode     : 0100 KKKK dddd KKKK </span>
<a name="l02633"></a>02633 <span class="comment">     * Usage      : SBCI  Rd, K</span>
<a name="l02634"></a>02634 <span class="comment">     * Operation  : Rd &lt;- Rd - K - C</span>
<a name="l02635"></a>02635 <span class="comment">     * Flags      : Z,C,N,V,S,H</span>
<a name="l02636"></a>02636 <span class="comment">     * Num Clocks : 1</span>
<a name="l02637"></a>02637 <span class="comment">     */</span>
<a name="l02638"></a>02638     <span class="keywordtype">int</span> Z, C, N, V, S, H;
<a name="l02639"></a>02639 
<a name="l02640"></a>02640     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02641"></a>02641     uint8_t K = arg2;
<a name="l02642"></a>02642 
<a name="l02643"></a>02643     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l02644"></a>02644 
<a name="l02645"></a>02645     uint8_t res = rd - K - <a class="code" href="avrcore_8c.html#4999e93ffea9a303c5a3ad2b97b4fee1" title="Get the value of bit b of the status register.">avr_core_sreg_get_bit</a> (core, SREG_C);
<a name="l02646"></a>02646 
<a name="l02647"></a>02647     uint8_t sreg = avr_core_sreg_get (core);
<a name="l02648"></a>02648 
<a name="l02649"></a>02649     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_H, H =
<a name="l02650"></a>02650                             (get_sub_carry (res, rd, K, 3)));
<a name="l02651"></a>02651     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V =
<a name="l02652"></a>02652                             (get_sub_overflow (res, rd, K)));
<a name="l02653"></a>02653     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l02654"></a>02654     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l02655"></a>02655     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C =
<a name="l02656"></a>02656                             (get_sub_carry (res, rd, K, 7)));
<a name="l02657"></a>02657 
<a name="l02658"></a>02658     <span class="keywordflow">if</span> ((res &amp; 0xff) != 0)
<a name="l02659"></a>02659         sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = 0);
<a name="l02660"></a>02660 
<a name="l02661"></a>02661     avr_core_sreg_set (core, sreg);
<a name="l02662"></a>02662 
<a name="l02663"></a>02663     avr_core_gpwr_set (core, Rd, res);
<a name="l02664"></a>02664 
<a name="l02665"></a>02665     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02666"></a>02666     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02667"></a>02667 
<a name="l02668"></a>02668     <span class="keywordflow">return</span> opcode_SBCI;
<a name="l02669"></a>02669 }
<a name="l02670"></a>02670 
<a name="l02671"></a>02671 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02672"></a>02672 avr_op_SBI (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02673"></a>02673             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02674"></a>02674 {
<a name="l02675"></a>02675     <span class="comment">/*</span>
<a name="l02676"></a>02676 <span class="comment">     * Set Bit in I/O Register.</span>
<a name="l02677"></a>02677 <span class="comment">     *</span>
<a name="l02678"></a>02678 <span class="comment">     * Opcode     : 1001 1010 AAAA Abbb </span>
<a name="l02679"></a>02679 <span class="comment">     * Usage      : SBI  A, b</span>
<a name="l02680"></a>02680 <span class="comment">     * Operation  : I/O(A, b) &lt;- 1</span>
<a name="l02681"></a>02681 <span class="comment">     * Flags      : None</span>
<a name="l02682"></a>02682 <span class="comment">     * Num Clocks : 2</span>
<a name="l02683"></a>02683 <span class="comment">     */</span>
<a name="l02684"></a>02684     <span class="keywordtype">int</span> A = arg1;
<a name="l02685"></a>02685     <span class="keywordtype">int</span> b = arg2;
<a name="l02686"></a>02686 
<a name="l02687"></a>02687     uint8_t val = <a class="code" href="avrcore_8c.html#37c29a0a8e4d35db1645952a3b0c31ec" title="Reads the value of a register.">avr_core_io_read</a> (core, A);
<a name="l02688"></a>02688     <a class="code" href="avrcore_8c.html#3de50d67489f392fdd4764eb5907c1cb" title="Writes the value of a register. See avr_core_io_read() for a discussion of reg.">avr_core_io_write</a> (core, A, val | (1 &lt;&lt; b));
<a name="l02689"></a>02689 
<a name="l02690"></a>02690     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02691"></a>02691     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l02692"></a>02692 
<a name="l02693"></a>02693     <span class="keywordflow">return</span> opcode_SBI;
<a name="l02694"></a>02694 }
<a name="l02695"></a>02695 
<a name="l02696"></a>02696 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02697"></a>02697 avr_op_SBIC (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02698"></a>02698              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02699"></a>02699 {
<a name="l02700"></a>02700     <span class="comment">/*</span>
<a name="l02701"></a>02701 <span class="comment">     * Skip if Bit in I/O Reg Cleared.</span>
<a name="l02702"></a>02702 <span class="comment">     *</span>
<a name="l02703"></a>02703 <span class="comment">     * Opcode     : 1001 1001 AAAA Abbb </span>
<a name="l02704"></a>02704 <span class="comment">     * Usage      : SBIC  A, b</span>
<a name="l02705"></a>02705 <span class="comment">     * Operation  : if (I/O(A,b) = 0) PC &lt;- PC + 2 or 3</span>
<a name="l02706"></a>02706 <span class="comment">     * Flags      : None</span>
<a name="l02707"></a>02707 <span class="comment">     * Num Clocks : 1 / 2 / 3</span>
<a name="l02708"></a>02708 <span class="comment">     */</span>
<a name="l02709"></a>02709     <span class="keywordtype">int</span> skip;
<a name="l02710"></a>02710 
<a name="l02711"></a>02711     <span class="keywordtype">int</span> A = arg1;
<a name="l02712"></a>02712     <span class="keywordtype">int</span> b = arg2;
<a name="l02713"></a>02713 
<a name="l02714"></a>02714     <span class="keywordflow">if</span> (is_next_inst_2_words (core))
<a name="l02715"></a>02715         skip = 3;
<a name="l02716"></a>02716     <span class="keywordflow">else</span>
<a name="l02717"></a>02717         skip = 2;
<a name="l02718"></a>02718 
<a name="l02719"></a>02719     <span class="keywordflow">if</span> ((<a class="code" href="avrcore_8c.html#37c29a0a8e4d35db1645952a3b0c31ec" title="Reads the value of a register.">avr_core_io_read</a> (core, A) &amp; (1 &lt;&lt; b)) == 0)
<a name="l02720"></a>02720     {
<a name="l02721"></a>02721         <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, skip);
<a name="l02722"></a>02722         <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, skip);
<a name="l02723"></a>02723     }
<a name="l02724"></a>02724     <span class="keywordflow">else</span>
<a name="l02725"></a>02725     {
<a name="l02726"></a>02726         <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02727"></a>02727         <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02728"></a>02728     }
<a name="l02729"></a>02729 
<a name="l02730"></a>02730     <span class="keywordflow">return</span> opcode_SBIC;
<a name="l02731"></a>02731 }
<a name="l02732"></a>02732 
<a name="l02733"></a>02733 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02734"></a>02734 avr_op_SBIS (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02735"></a>02735              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02736"></a>02736 {
<a name="l02737"></a>02737     <span class="comment">/*</span>
<a name="l02738"></a>02738 <span class="comment">     * Skip if Bit in I/O Reg Set.</span>
<a name="l02739"></a>02739 <span class="comment">     *</span>
<a name="l02740"></a>02740 <span class="comment">     * Opcode     : 1001 1011 AAAA Abbb </span>
<a name="l02741"></a>02741 <span class="comment">     * Usage      : SBIS  A, b</span>
<a name="l02742"></a>02742 <span class="comment">     * Operation  : if (I/O(A,b) = 1) PC &lt;- PC + 2 or 3</span>
<a name="l02743"></a>02743 <span class="comment">     * Flags      : None</span>
<a name="l02744"></a>02744 <span class="comment">     * Num Clocks : 1 / 2 / 3</span>
<a name="l02745"></a>02745 <span class="comment">     */</span>
<a name="l02746"></a>02746     <span class="keywordtype">int</span> skip;
<a name="l02747"></a>02747 
<a name="l02748"></a>02748     <span class="keywordtype">int</span> A = arg1;
<a name="l02749"></a>02749     <span class="keywordtype">int</span> b = arg2;
<a name="l02750"></a>02750 
<a name="l02751"></a>02751     <span class="keywordflow">if</span> (is_next_inst_2_words (core))
<a name="l02752"></a>02752         skip = 3;
<a name="l02753"></a>02753     <span class="keywordflow">else</span>
<a name="l02754"></a>02754         skip = 2;
<a name="l02755"></a>02755 
<a name="l02756"></a>02756     <span class="keywordflow">if</span> ((<a class="code" href="avrcore_8c.html#37c29a0a8e4d35db1645952a3b0c31ec" title="Reads the value of a register.">avr_core_io_read</a> (core, A) &amp; (1 &lt;&lt; b)) != 0)
<a name="l02757"></a>02757     {
<a name="l02758"></a>02758         <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, skip);
<a name="l02759"></a>02759         <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, skip);
<a name="l02760"></a>02760     }
<a name="l02761"></a>02761     <span class="keywordflow">else</span>
<a name="l02762"></a>02762     {
<a name="l02763"></a>02763         <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02764"></a>02764         <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02765"></a>02765     }
<a name="l02766"></a>02766 
<a name="l02767"></a>02767     <span class="keywordflow">return</span> opcode_SBIS;
<a name="l02768"></a>02768 }
<a name="l02769"></a>02769 
<a name="l02770"></a>02770 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02771"></a>02771 avr_op_SBIW (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02772"></a>02772              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02773"></a>02773 {
<a name="l02774"></a>02774     <span class="comment">/*</span>
<a name="l02775"></a>02775 <span class="comment">     * Subtract Immed from Word.</span>
<a name="l02776"></a>02776 <span class="comment">     *</span>
<a name="l02777"></a>02777 <span class="comment">     * Opcode     : 1001 0111 KKdd KKKK </span>
<a name="l02778"></a>02778 <span class="comment">     * Usage      : SBIW  Rd, K</span>
<a name="l02779"></a>02779 <span class="comment">     * Operation  : Rd+1:Rd &lt;- Rd+1:Rd - K</span>
<a name="l02780"></a>02780 <span class="comment">     * Flags      : Z,C,N,V,S</span>
<a name="l02781"></a>02781 <span class="comment">     * Num Clocks : 2</span>
<a name="l02782"></a>02782 <span class="comment">     */</span>
<a name="l02783"></a>02783     <span class="keywordtype">int</span> Z, C, N, V, S;
<a name="l02784"></a>02784 
<a name="l02785"></a>02785     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02786"></a>02786     uint8_t K = arg2;
<a name="l02787"></a>02787 
<a name="l02788"></a>02788     uint8_t rdl = avr_core_gpwr_get (core, Rd);
<a name="l02789"></a>02789     uint8_t rdh = avr_core_gpwr_get (core, Rd + 1);
<a name="l02790"></a>02790 
<a name="l02791"></a>02791     uint16_t rd = (rdh &lt;&lt; 8) + rdl;
<a name="l02792"></a>02792 
<a name="l02793"></a>02793     uint16_t res = rd - K;
<a name="l02794"></a>02794 
<a name="l02795"></a>02795     uint8_t sreg = avr_core_sreg_get (core);
<a name="l02796"></a>02796 
<a name="l02797"></a>02797     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V =
<a name="l02798"></a>02798                             ((rdh &gt;&gt; 7 &amp; 0x1) &amp; ~(res &gt;&gt; 15 &amp; 0x1)));
<a name="l02799"></a>02799     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 15) &amp; 0x1));
<a name="l02800"></a>02800     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l02801"></a>02801     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xffff) == 0));
<a name="l02802"></a>02802     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C =
<a name="l02803"></a>02803                             ((res &gt;&gt; 15 &amp; 0x1) &amp; ~(rdh &gt;&gt; 7 &amp; 0x1)));
<a name="l02804"></a>02804 
<a name="l02805"></a>02805     avr_core_sreg_set (core, sreg);
<a name="l02806"></a>02806 
<a name="l02807"></a>02807     avr_core_gpwr_set (core, Rd, res &amp; 0xff);
<a name="l02808"></a>02808     avr_core_gpwr_set (core, Rd + 1, res &gt;&gt; 8);
<a name="l02809"></a>02809 
<a name="l02810"></a>02810     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02811"></a>02811     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l02812"></a>02812 
<a name="l02813"></a>02813     <span class="keywordflow">return</span> opcode_SBIW;
<a name="l02814"></a>02814 }
<a name="l02815"></a>02815 
<a name="l02816"></a>02816 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02817"></a>02817 avr_op_SBRC (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02818"></a>02818              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02819"></a>02819 {
<a name="l02820"></a>02820     <span class="comment">/*</span>
<a name="l02821"></a>02821 <span class="comment">     * Skip if Bit in Reg Cleared.</span>
<a name="l02822"></a>02822 <span class="comment">     *</span>
<a name="l02823"></a>02823 <span class="comment">     * Opcode     : 1111 110d dddd 0bbb </span>
<a name="l02824"></a>02824 <span class="comment">     * Usage      : SBRC  Rd, b</span>
<a name="l02825"></a>02825 <span class="comment">     * Operation  : if (Rd(b) = 0) PC &lt;- PC + 2 or 3</span>
<a name="l02826"></a>02826 <span class="comment">     * Flags      : None</span>
<a name="l02827"></a>02827 <span class="comment">     * Num Clocks : 1 / 2 / 3</span>
<a name="l02828"></a>02828 <span class="comment">     */</span>
<a name="l02829"></a>02829     <span class="keywordtype">int</span> skip;
<a name="l02830"></a>02830 
<a name="l02831"></a>02831     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02832"></a>02832     <span class="keywordtype">int</span> b = arg2;
<a name="l02833"></a>02833 
<a name="l02834"></a>02834     <span class="keywordflow">if</span> (is_next_inst_2_words (core))
<a name="l02835"></a>02835         skip = 3;
<a name="l02836"></a>02836     <span class="keywordflow">else</span>
<a name="l02837"></a>02837         skip = 2;
<a name="l02838"></a>02838 
<a name="l02839"></a>02839     <span class="keywordflow">if</span> (((avr_core_gpwr_get (core, Rd) &gt;&gt; b) &amp; 0x1) == 0)
<a name="l02840"></a>02840     {
<a name="l02841"></a>02841         <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, skip);
<a name="l02842"></a>02842         <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, skip);
<a name="l02843"></a>02843     }
<a name="l02844"></a>02844     <span class="keywordflow">else</span>
<a name="l02845"></a>02845     {
<a name="l02846"></a>02846         <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02847"></a>02847         <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02848"></a>02848     }
<a name="l02849"></a>02849 
<a name="l02850"></a>02850     <span class="keywordflow">return</span> opcode_SBRC;
<a name="l02851"></a>02851 }
<a name="l02852"></a>02852 
<a name="l02853"></a>02853 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02854"></a>02854 avr_op_SBRS (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02855"></a>02855              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02856"></a>02856 {
<a name="l02857"></a>02857     <span class="comment">/*</span>
<a name="l02858"></a>02858 <span class="comment">     * Skip if Bit in Reg Set.</span>
<a name="l02859"></a>02859 <span class="comment">     *</span>
<a name="l02860"></a>02860 <span class="comment">     * Opcode     : 1111 111d dddd 0bbb </span>
<a name="l02861"></a>02861 <span class="comment">     * Usage      : SBRS  Rd, b</span>
<a name="l02862"></a>02862 <span class="comment">     * Operation  : if (Rd(b) = 1) PC &lt;- PC + 2 or 3</span>
<a name="l02863"></a>02863 <span class="comment">     * Flags      : None</span>
<a name="l02864"></a>02864 <span class="comment">     * Num Clocks : 1 / 2 / 3</span>
<a name="l02865"></a>02865 <span class="comment">     */</span>
<a name="l02866"></a>02866     <span class="keywordtype">int</span> skip;
<a name="l02867"></a>02867 
<a name="l02868"></a>02868     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02869"></a>02869     <span class="keywordtype">int</span> b = arg2;
<a name="l02870"></a>02870 
<a name="l02871"></a>02871     <span class="keywordflow">if</span> (is_next_inst_2_words (core))
<a name="l02872"></a>02872         skip = 3;
<a name="l02873"></a>02873     <span class="keywordflow">else</span>
<a name="l02874"></a>02874         skip = 2;
<a name="l02875"></a>02875 
<a name="l02876"></a>02876     <span class="keywordflow">if</span> (((avr_core_gpwr_get (core, Rd) &gt;&gt; b) &amp; 0x1) != 0)
<a name="l02877"></a>02877     {
<a name="l02878"></a>02878         <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, skip);
<a name="l02879"></a>02879         <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, skip);
<a name="l02880"></a>02880     }
<a name="l02881"></a>02881     <span class="keywordflow">else</span>
<a name="l02882"></a>02882     {
<a name="l02883"></a>02883         <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02884"></a>02884         <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02885"></a>02885     }
<a name="l02886"></a>02886 
<a name="l02887"></a>02887     <span class="keywordflow">return</span> opcode_SBRS;
<a name="l02888"></a>02888 }
<a name="l02889"></a>02889 
<a name="l02890"></a>02890 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02891"></a>02891 avr_op_SLEEP (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02892"></a>02892               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02893"></a>02893 {
<a name="l02894"></a>02894     <span class="comment">/*</span>
<a name="l02895"></a>02895 <span class="comment">     * Sleep.</span>
<a name="l02896"></a>02896 <span class="comment">     *</span>
<a name="l02897"></a>02897 <span class="comment">     * This is device specific and should be overridden by sub-class.</span>
<a name="l02898"></a>02898 <span class="comment">     *</span>
<a name="l02899"></a>02899 <span class="comment">     * Opcode     : 1001 0101 1000 1000 </span>
<a name="l02900"></a>02900 <span class="comment">     * Usage      : SLEEP  </span>
<a name="l02901"></a>02901 <span class="comment">     * Operation  : (see specific hardware specification for Sleep)</span>
<a name="l02902"></a>02902 <span class="comment">     * Flags      : None</span>
<a name="l02903"></a>02903 <span class="comment">     * Num Clocks : 1</span>
<a name="l02904"></a>02904 <span class="comment">     */</span>
<a name="l02905"></a>02905     MCUCR *mcucr = (MCUCR *)<a class="code" href="avrcore_8c.html#2fe7d91e4bb91fbbb2e1856175fd83e8" title="Returns the VDevice with the name name.">avr_core_get_vdev_by_name</a> (core, <span class="stringliteral">"MCUCR"</span>);
<a name="l02906"></a>02906 
<a name="l02907"></a>02907     <span class="keywordflow">if</span> (mcucr == NULL)
<a name="l02908"></a>02908         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"MCUCR register not installed"</span>);
<a name="l02909"></a>02909 
<a name="l02910"></a>02910     <span class="comment">/* See if sleep mode is enabled */</span>
<a name="l02911"></a>02911     <span class="keywordflow">if</span> (mcucr_get_bit (mcucr, bit_SE))
<a name="l02912"></a>02912     {
<a name="l02913"></a>02913         <span class="keywordflow">if</span> (mcucr_get_bit (mcucr, bit_SM) == 0)
<a name="l02914"></a>02914         {
<a name="l02915"></a>02915             <span class="comment">/* Idle Mode */</span>
<a name="l02916"></a>02916             <a class="code" href="avrcore_8c.html#76bc487fc2fcc2df128c6492d2b5ce82" title="Sets the device to a sleep state.">avr_core_set_sleep_mode</a> (core, SLEEP_MODE_IDLE);
<a name="l02917"></a>02917         }
<a name="l02918"></a>02918         <span class="keywordflow">else</span>
<a name="l02919"></a>02919         {
<a name="l02920"></a>02920             <span class="comment">/* Power Down Mode */</span>
<a name="l02921"></a>02921             <a class="code" href="avrcore_8c.html#76bc487fc2fcc2df128c6492d2b5ce82" title="Sets the device to a sleep state.">avr_core_set_sleep_mode</a> (core, SLEEP_MODE_PWR_DOWN);
<a name="l02922"></a>02922         }
<a name="l02923"></a>02923     }
<a name="l02924"></a>02924 
<a name="l02925"></a>02925     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02926"></a>02926     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l02927"></a>02927 
<a name="l02928"></a>02928     <span class="keywordflow">return</span> opcode_SLEEP;
<a name="l02929"></a>02929 }
<a name="l02930"></a>02930 
<a name="l02931"></a>02931 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02932"></a>02932 avr_op_SPM (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02933"></a>02933             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02934"></a>02934 {
<a name="l02935"></a>02935     <span class="comment">/*</span>
<a name="l02936"></a>02936 <span class="comment">     * Store Program Memory.</span>
<a name="l02937"></a>02937 <span class="comment">     *</span>
<a name="l02938"></a>02938 <span class="comment">     * Opcode     : 1001 0101 1110 1000 </span>
<a name="l02939"></a>02939 <span class="comment">     * Usage      : SPM  </span>
<a name="l02940"></a>02940 <span class="comment">     * Operation  : (Z) &lt;- R1:R0</span>
<a name="l02941"></a>02941 <span class="comment">     * Flags      : None</span>
<a name="l02942"></a>02942 <span class="comment">     * Num Clocks : -</span>
<a name="l02943"></a>02943 <span class="comment">     */</span>
<a name="l02944"></a>02944     <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"This opcode is not implemented yet: 0x%04x"</span>, opcode);
<a name="l02945"></a>02945     <span class="keywordflow">return</span> opcode_SPM;
<a name="l02946"></a>02946 }
<a name="l02947"></a>02947 
<a name="l02948"></a>02948 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02949"></a>02949 avr_op_STD_Y (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02950"></a>02950               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02951"></a>02951 {
<a name="l02952"></a>02952     <span class="comment">/*</span>
<a name="l02953"></a>02953 <span class="comment">     * Store Indirect with Displacement.</span>
<a name="l02954"></a>02954 <span class="comment">     *</span>
<a name="l02955"></a>02955 <span class="comment">     * Opcode     : 10q0 qq1d dddd 1qqq </span>
<a name="l02956"></a>02956 <span class="comment">     * Usage      : STD  Y+q, Rd</span>
<a name="l02957"></a>02957 <span class="comment">     * Operation  : (Y + q) &lt;- Rd</span>
<a name="l02958"></a>02958 <span class="comment">     * Flags      : None</span>
<a name="l02959"></a>02959 <span class="comment">     * Num Clocks : 2</span>
<a name="l02960"></a>02960 <span class="comment">     */</span>
<a name="l02961"></a>02961     <span class="keywordtype">int</span> Y;
<a name="l02962"></a>02962 
<a name="l02963"></a>02963     <span class="keywordtype">int</span> q = arg2;
<a name="l02964"></a>02964     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02965"></a>02965 
<a name="l02966"></a>02966     <span class="comment">/* Y is R29:R28 */</span>
<a name="l02967"></a>02967     Y = (avr_core_gpwr_get (core, 29) &lt;&lt; 8) + avr_core_gpwr_get (core, 28);
<a name="l02968"></a>02968 
<a name="l02969"></a>02969     avr_core_mem_write (core, Y + q, avr_core_gpwr_get (core, Rd));
<a name="l02970"></a>02970 
<a name="l02971"></a>02971     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l02972"></a>02972     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l02973"></a>02973 
<a name="l02974"></a>02974     <span class="keywordflow">return</span> opcode_STD_Y;
<a name="l02975"></a>02975 }
<a name="l02976"></a>02976 
<a name="l02977"></a>02977 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02978"></a>02978 avr_op_STD_Z (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l02979"></a>02979               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l02980"></a>02980 {
<a name="l02981"></a>02981     <span class="comment">/*</span>
<a name="l02982"></a>02982 <span class="comment">     * Store Indirect with Displacement.</span>
<a name="l02983"></a>02983 <span class="comment">     *</span>
<a name="l02984"></a>02984 <span class="comment">     * Opcode     : 10q0 qq1d dddd 0qqq </span>
<a name="l02985"></a>02985 <span class="comment">     * Usage      : STD  Z+q, Rd</span>
<a name="l02986"></a>02986 <span class="comment">     * Operation  : (Z + q) &lt;- Rd</span>
<a name="l02987"></a>02987 <span class="comment">     * Flags      : None</span>
<a name="l02988"></a>02988 <span class="comment">     * Num Clocks : 2</span>
<a name="l02989"></a>02989 <span class="comment">     */</span>
<a name="l02990"></a>02990     <span class="keywordtype">int</span> Z;
<a name="l02991"></a>02991 
<a name="l02992"></a>02992     <span class="keywordtype">int</span> q = arg2;
<a name="l02993"></a>02993     <span class="keywordtype">int</span> Rd = arg1;
<a name="l02994"></a>02994 
<a name="l02995"></a>02995     <span class="comment">/* Z is R31:R30 */</span>
<a name="l02996"></a>02996     Z = (avr_core_gpwr_get (core, 31) &lt;&lt; 8) + avr_core_gpwr_get (core, 30);
<a name="l02997"></a>02997 
<a name="l02998"></a>02998     avr_core_mem_write (core, Z + q, avr_core_gpwr_get (core, Rd));
<a name="l02999"></a>02999 
<a name="l03000"></a>03000     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l03001"></a>03001     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l03002"></a>03002 
<a name="l03003"></a>03003     <span class="keywordflow">return</span> opcode_STD_Z;
<a name="l03004"></a>03004 }
<a name="l03005"></a>03005 
<a name="l03006"></a>03006 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03007"></a>03007 avr_op_STS (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l03008"></a>03008             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l03009"></a>03009 {
<a name="l03010"></a>03010     <span class="comment">/*</span>
<a name="l03011"></a>03011 <span class="comment">     * Store Direct to data space.</span>
<a name="l03012"></a>03012 <span class="comment">     *</span>
<a name="l03013"></a>03013 <span class="comment">     * Opcode     : 1001 001d dddd 0000 kkkk kkkk kkkk kkkk</span>
<a name="l03014"></a>03014 <span class="comment">     * Usage      : STS  k, Rd</span>
<a name="l03015"></a>03015 <span class="comment">     * Operation  : (k) &lt;- Rd</span>
<a name="l03016"></a>03016 <span class="comment">     * Flags      : None</span>
<a name="l03017"></a>03017 <span class="comment">     * Num Clocks : 2</span>
<a name="l03018"></a>03018 <span class="comment">     */</span>
<a name="l03019"></a>03019     <span class="keywordtype">int</span> Rd = arg1;
<a name="l03020"></a>03020 
<a name="l03021"></a>03021     <span class="comment">/* Get data at k in current data segment and put into Rd */</span>
<a name="l03022"></a>03022     <span class="keywordtype">int</span> k_pc = avr_core_PC_get (core) + 1;
<a name="l03023"></a>03023     <span class="keywordtype">int</span> k = <a class="code" href="flash_8c.html#4fd6af69b0ff01070ff7598920761a2b" title="Reads a 16-bit word from flash.">flash_read</a> (core-&gt;flash, k_pc);
<a name="l03024"></a>03024 
<a name="l03025"></a>03025     avr_core_mem_write (core, k, avr_core_gpwr_get (core, Rd));
<a name="l03026"></a>03026 
<a name="l03027"></a>03027     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 2);
<a name="l03028"></a>03028     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l03029"></a>03029 
<a name="l03030"></a>03030     <span class="keywordflow">return</span> opcode_STS;
<a name="l03031"></a>03031 }
<a name="l03032"></a>03032 
<a name="l03033"></a>03033 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03034"></a>03034 avr_op_ST_X (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l03035"></a>03035              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l03036"></a>03036 {
<a name="l03037"></a>03037     <span class="comment">/*</span>
<a name="l03038"></a>03038 <span class="comment">     * Store Indirect using index X.</span>
<a name="l03039"></a>03039 <span class="comment">     *</span>
<a name="l03040"></a>03040 <span class="comment">     * Opcode     : 1001 001d dddd 1100 </span>
<a name="l03041"></a>03041 <span class="comment">     * Usage      : ST  X, Rd</span>
<a name="l03042"></a>03042 <span class="comment">     * Operation  : (X) &lt;- Rd</span>
<a name="l03043"></a>03043 <span class="comment">     * Flags      : None</span>
<a name="l03044"></a>03044 <span class="comment">     * Num Clocks : 2</span>
<a name="l03045"></a>03045 <span class="comment">     */</span>
<a name="l03046"></a>03046     uint16_t X;
<a name="l03047"></a>03047 
<a name="l03048"></a>03048     <span class="keywordtype">int</span> Rd = arg1;
<a name="l03049"></a>03049 
<a name="l03050"></a>03050     <span class="comment">/* X is R27:R26 */</span>
<a name="l03051"></a>03051     X = (avr_core_gpwr_get (core, 27) &lt;&lt; 8) + avr_core_gpwr_get (core, 26);
<a name="l03052"></a>03052 
<a name="l03053"></a>03053     avr_core_mem_write (core, X, avr_core_gpwr_get (core, Rd));
<a name="l03054"></a>03054 
<a name="l03055"></a>03055     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l03056"></a>03056     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l03057"></a>03057 
<a name="l03058"></a>03058     <span class="keywordflow">return</span> opcode_ST_X;
<a name="l03059"></a>03059 }
<a name="l03060"></a>03060 
<a name="l03061"></a>03061 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03062"></a>03062 avr_op_ST_X_decr (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l03063"></a>03063                   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l03064"></a>03064 {
<a name="l03065"></a>03065     <span class="comment">/*</span>
<a name="l03066"></a>03066 <span class="comment">     * Store Indirect and Pre-Decrement using index X.</span>
<a name="l03067"></a>03067 <span class="comment">     *</span>
<a name="l03068"></a>03068 <span class="comment">     * Opcode     : 1001 001d dddd 1110 </span>
<a name="l03069"></a>03069 <span class="comment">     * Usage      : ST  -X, Rd</span>
<a name="l03070"></a>03070 <span class="comment">     * Operation  : X &lt;- X - 1, (X) &lt;- Rd</span>
<a name="l03071"></a>03071 <span class="comment">     * Flags      : None</span>
<a name="l03072"></a>03072 <span class="comment">     * Num Clocks : 2</span>
<a name="l03073"></a>03073 <span class="comment">     */</span>
<a name="l03074"></a>03074     uint16_t X;
<a name="l03075"></a>03075 
<a name="l03076"></a>03076     <span class="keywordtype">int</span> Rd = arg1;
<a name="l03077"></a>03077 
<a name="l03078"></a>03078     <span class="keywordflow">if</span> ((Rd == 26) || (Rd == 27))
<a name="l03079"></a>03079         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Results of operation are undefined: 0x%04x"</span>, opcode);
<a name="l03080"></a>03080 
<a name="l03081"></a>03081     <span class="comment">/* X is R27:R26 */</span>
<a name="l03082"></a>03082     X = (avr_core_gpwr_get (core, 27) &lt;&lt; 8) + avr_core_gpwr_get (core, 26);
<a name="l03083"></a>03083 
<a name="l03084"></a>03084     <span class="comment">/* Perform pre-decrement */</span>
<a name="l03085"></a>03085     X -= 1;
<a name="l03086"></a>03086     avr_core_gpwr_set (core, 26, X &amp; 0xff);
<a name="l03087"></a>03087     avr_core_gpwr_set (core, 27, X &gt;&gt; 8);
<a name="l03088"></a>03088 
<a name="l03089"></a>03089     avr_core_mem_write (core, X, avr_core_gpwr_get (core, Rd));
<a name="l03090"></a>03090 
<a name="l03091"></a>03091     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l03092"></a>03092     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l03093"></a>03093 
<a name="l03094"></a>03094     <span class="keywordflow">return</span> opcode_ST_X_decr;
<a name="l03095"></a>03095 }
<a name="l03096"></a>03096 
<a name="l03097"></a>03097 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03098"></a>03098 avr_op_ST_X_incr (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l03099"></a>03099                   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l03100"></a>03100 {
<a name="l03101"></a>03101     <span class="comment">/*</span>
<a name="l03102"></a>03102 <span class="comment">     * Store Indirect and Post-Increment using index X.</span>
<a name="l03103"></a>03103 <span class="comment">     *</span>
<a name="l03104"></a>03104 <span class="comment">     * Opcode     : 1001 001d dddd 1101 </span>
<a name="l03105"></a>03105 <span class="comment">     * Usage      : ST  X+, Rd</span>
<a name="l03106"></a>03106 <span class="comment">     * Operation  : (X) &lt;- Rd, X &lt;- X + 1</span>
<a name="l03107"></a>03107 <span class="comment">     * Flags      : None</span>
<a name="l03108"></a>03108 <span class="comment">     * Num Clocks : 2</span>
<a name="l03109"></a>03109 <span class="comment">     */</span>
<a name="l03110"></a>03110     uint16_t X;
<a name="l03111"></a>03111 
<a name="l03112"></a>03112     <span class="keywordtype">int</span> Rd = arg1;
<a name="l03113"></a>03113 
<a name="l03114"></a>03114     <span class="keywordflow">if</span> ((Rd == 26) || (Rd == 27))
<a name="l03115"></a>03115         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Results of operation are undefined: 0x%04x"</span>, opcode);
<a name="l03116"></a>03116 
<a name="l03117"></a>03117     <span class="comment">/* X is R27:R26 */</span>
<a name="l03118"></a>03118     X = (avr_core_gpwr_get (core, 27) &lt;&lt; 8) + avr_core_gpwr_get (core, 26);
<a name="l03119"></a>03119 
<a name="l03120"></a>03120     avr_core_mem_write (core, X, avr_core_gpwr_get (core, Rd));
<a name="l03121"></a>03121 
<a name="l03122"></a>03122     <span class="comment">/* Perform post-increment */</span>
<a name="l03123"></a>03123     X += 1;
<a name="l03124"></a>03124     avr_core_gpwr_set (core, 26, X &amp; 0xff);
<a name="l03125"></a>03125     avr_core_gpwr_set (core, 27, X &gt;&gt; 8);
<a name="l03126"></a>03126 
<a name="l03127"></a>03127     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l03128"></a>03128     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l03129"></a>03129 
<a name="l03130"></a>03130     <span class="keywordflow">return</span> opcode_ST_X_incr;
<a name="l03131"></a>03131 }
<a name="l03132"></a>03132 
<a name="l03133"></a>03133 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03134"></a>03134 avr_op_ST_Y_decr (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l03135"></a>03135                   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l03136"></a>03136 {
<a name="l03137"></a>03137     <span class="comment">/*</span>
<a name="l03138"></a>03138 <span class="comment">     * Store Indirect and Pre-Decrement using index Y.</span>
<a name="l03139"></a>03139 <span class="comment">     *</span>
<a name="l03140"></a>03140 <span class="comment">     * Opcode     : 1001 001d dddd 1010 </span>
<a name="l03141"></a>03141 <span class="comment">     * Usage      : ST  -Y, Rd</span>
<a name="l03142"></a>03142 <span class="comment">     * Operation  : Y &lt;- Y - 1, (Y) &lt;- Rd</span>
<a name="l03143"></a>03143 <span class="comment">     * Flags      : None</span>
<a name="l03144"></a>03144 <span class="comment">     * Num Clocks : 2</span>
<a name="l03145"></a>03145 <span class="comment">     */</span>
<a name="l03146"></a>03146     uint16_t Y;
<a name="l03147"></a>03147 
<a name="l03148"></a>03148     <span class="keywordtype">int</span> Rd = arg1;
<a name="l03149"></a>03149 
<a name="l03150"></a>03150     <span class="keywordflow">if</span> ((Rd == 28) || (Rd == 29))
<a name="l03151"></a>03151         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Results of operation are undefined: 0x%04x"</span>, opcode);
<a name="l03152"></a>03152 
<a name="l03153"></a>03153     <span class="comment">/* Y is R29:R28 */</span>
<a name="l03154"></a>03154     Y = (avr_core_gpwr_get (core, 29) &lt;&lt; 8) + avr_core_gpwr_get (core, 28);
<a name="l03155"></a>03155 
<a name="l03156"></a>03156     <span class="comment">/* Perform pre-decrement */</span>
<a name="l03157"></a>03157     Y -= 1;
<a name="l03158"></a>03158     avr_core_gpwr_set (core, 28, Y &amp; 0xff);
<a name="l03159"></a>03159     avr_core_gpwr_set (core, 29, Y &gt;&gt; 8);
<a name="l03160"></a>03160 
<a name="l03161"></a>03161     avr_core_mem_write (core, Y, avr_core_gpwr_get (core, Rd));
<a name="l03162"></a>03162 
<a name="l03163"></a>03163     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l03164"></a>03164     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l03165"></a>03165 
<a name="l03166"></a>03166     <span class="keywordflow">return</span> opcode_ST_Y_decr;
<a name="l03167"></a>03167 }
<a name="l03168"></a>03168 
<a name="l03169"></a>03169 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03170"></a>03170 avr_op_ST_Y_incr (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l03171"></a>03171                   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l03172"></a>03172 {
<a name="l03173"></a>03173     <span class="comment">/*</span>
<a name="l03174"></a>03174 <span class="comment">     * Store Indirect and Post-Increment using index Y.</span>
<a name="l03175"></a>03175 <span class="comment">     *</span>
<a name="l03176"></a>03176 <span class="comment">     * Opcode     : 1001 001d dddd 1001 </span>
<a name="l03177"></a>03177 <span class="comment">     * Usage      : ST  Y+, Rd</span>
<a name="l03178"></a>03178 <span class="comment">     * Operation  : (Y) &lt;- Rd, Y &lt;- Y + 1</span>
<a name="l03179"></a>03179 <span class="comment">     * Flags      : None</span>
<a name="l03180"></a>03180 <span class="comment">     * Num Clocks : 2</span>
<a name="l03181"></a>03181 <span class="comment">     */</span>
<a name="l03182"></a>03182     uint16_t Y;
<a name="l03183"></a>03183 
<a name="l03184"></a>03184     <span class="keywordtype">int</span> Rd = arg1;
<a name="l03185"></a>03185 
<a name="l03186"></a>03186     <span class="keywordflow">if</span> ((Rd == 28) || (Rd == 29))
<a name="l03187"></a>03187         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Results of operation are undefined: 0x%04x"</span>, opcode);
<a name="l03188"></a>03188 
<a name="l03189"></a>03189     <span class="comment">/* Y is R29:R28 */</span>
<a name="l03190"></a>03190     Y = (avr_core_gpwr_get (core, 29) &lt;&lt; 8) + avr_core_gpwr_get (core, 28);
<a name="l03191"></a>03191 
<a name="l03192"></a>03192     avr_core_mem_write (core, Y, avr_core_gpwr_get (core, Rd));
<a name="l03193"></a>03193 
<a name="l03194"></a>03194     <span class="comment">/* Perform post-increment */</span>
<a name="l03195"></a>03195     Y += 1;
<a name="l03196"></a>03196     avr_core_gpwr_set (core, 28, Y &amp; 0xff);
<a name="l03197"></a>03197     avr_core_gpwr_set (core, 29, Y &gt;&gt; 8);
<a name="l03198"></a>03198 
<a name="l03199"></a>03199     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l03200"></a>03200     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l03201"></a>03201 
<a name="l03202"></a>03202     <span class="keywordflow">return</span> opcode_ST_Y_incr;
<a name="l03203"></a>03203 }
<a name="l03204"></a>03204 
<a name="l03205"></a>03205 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03206"></a>03206 avr_op_ST_Z_decr (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l03207"></a>03207                   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l03208"></a>03208 {
<a name="l03209"></a>03209     <span class="comment">/*</span>
<a name="l03210"></a>03210 <span class="comment">     * Store Indirect and Pre-Decrement using index Z.</span>
<a name="l03211"></a>03211 <span class="comment">     *</span>
<a name="l03212"></a>03212 <span class="comment">     * Opcode     : 1001 001d dddd 0010 </span>
<a name="l03213"></a>03213 <span class="comment">     * Usage      : ST  -Z, Rd</span>
<a name="l03214"></a>03214 <span class="comment">     * Operation  : Z &lt;- Z - 1, (Z) &lt;- Rd</span>
<a name="l03215"></a>03215 <span class="comment">     * Flags      : None</span>
<a name="l03216"></a>03216 <span class="comment">     * Num Clocks : 2</span>
<a name="l03217"></a>03217 <span class="comment">     */</span>
<a name="l03218"></a>03218     uint16_t Z;
<a name="l03219"></a>03219 
<a name="l03220"></a>03220     <span class="keywordtype">int</span> Rd = arg1;
<a name="l03221"></a>03221 
<a name="l03222"></a>03222     <span class="keywordflow">if</span> ((Rd == 30) || (Rd == 31))
<a name="l03223"></a>03223         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Results of operation are undefined: 0x%04x"</span>, opcode);
<a name="l03224"></a>03224 
<a name="l03225"></a>03225     <span class="comment">/* Z is R31:R30 */</span>
<a name="l03226"></a>03226     Z = (avr_core_gpwr_get (core, 31) &lt;&lt; 8) + avr_core_gpwr_get (core, 30);
<a name="l03227"></a>03227 
<a name="l03228"></a>03228     <span class="comment">/* Perform pre-decrement */</span>
<a name="l03229"></a>03229     Z -= 1;
<a name="l03230"></a>03230     avr_core_gpwr_set (core, 30, Z &amp; 0xff);
<a name="l03231"></a>03231     avr_core_gpwr_set (core, 31, Z &gt;&gt; 8);
<a name="l03232"></a>03232 
<a name="l03233"></a>03233     avr_core_mem_write (core, Z, avr_core_gpwr_get (core, Rd));
<a name="l03234"></a>03234 
<a name="l03235"></a>03235     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l03236"></a>03236     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l03237"></a>03237 
<a name="l03238"></a>03238     <span class="keywordflow">return</span> opcode_ST_Z_decr;
<a name="l03239"></a>03239 }
<a name="l03240"></a>03240 
<a name="l03241"></a>03241 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03242"></a>03242 avr_op_ST_Z_incr (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l03243"></a>03243                   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l03244"></a>03244 {
<a name="l03245"></a>03245     <span class="comment">/*</span>
<a name="l03246"></a>03246 <span class="comment">     * Store Indirect and Post-Increment using index Z.</span>
<a name="l03247"></a>03247 <span class="comment">     *</span>
<a name="l03248"></a>03248 <span class="comment">     * Opcode     : 1001 001d dddd 0001 </span>
<a name="l03249"></a>03249 <span class="comment">     * Usage      : ST  Z+, Rd</span>
<a name="l03250"></a>03250 <span class="comment">     * Operation  : (Z) &lt;- Rd, Z &lt;- Z + 1</span>
<a name="l03251"></a>03251 <span class="comment">     * Flags      : None</span>
<a name="l03252"></a>03252 <span class="comment">     * Num Clocks : 2</span>
<a name="l03253"></a>03253 <span class="comment">     */</span>
<a name="l03254"></a>03254     uint16_t Z;
<a name="l03255"></a>03255 
<a name="l03256"></a>03256     <span class="keywordtype">int</span> Rd = arg1;
<a name="l03257"></a>03257 
<a name="l03258"></a>03258     <span class="keywordflow">if</span> ((Rd == 30) || (Rd == 31))
<a name="l03259"></a>03259         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Results of operation are undefined: 0x%04x"</span>, opcode);
<a name="l03260"></a>03260 
<a name="l03261"></a>03261     <span class="comment">/* Z is R31:R30 */</span>
<a name="l03262"></a>03262     Z = (avr_core_gpwr_get (core, 31) &lt;&lt; 8) + avr_core_gpwr_get (core, 30);
<a name="l03263"></a>03263 
<a name="l03264"></a>03264     avr_core_mem_write (core, Z, avr_core_gpwr_get (core, Rd));
<a name="l03265"></a>03265 
<a name="l03266"></a>03266     <span class="comment">/* Perform post-increment */</span>
<a name="l03267"></a>03267     Z += 1;
<a name="l03268"></a>03268     avr_core_gpwr_set (core, 30, Z &amp; 0xff);
<a name="l03269"></a>03269     avr_core_gpwr_set (core, 31, Z &gt;&gt; 8);
<a name="l03270"></a>03270 
<a name="l03271"></a>03271     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l03272"></a>03272     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 2);
<a name="l03273"></a>03273 
<a name="l03274"></a>03274     <span class="keywordflow">return</span> opcode_ST_Z_incr;
<a name="l03275"></a>03275 }
<a name="l03276"></a>03276 
<a name="l03277"></a>03277 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03278"></a>03278 avr_op_SUB (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l03279"></a>03279             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l03280"></a>03280 {
<a name="l03281"></a>03281     <span class="comment">/*</span>
<a name="l03282"></a>03282 <span class="comment">     * Subtract without Carry.</span>
<a name="l03283"></a>03283 <span class="comment">     *</span>
<a name="l03284"></a>03284 <span class="comment">     * Opcode     : 0001 10rd dddd rrrr </span>
<a name="l03285"></a>03285 <span class="comment">     * Usage      : SUB  Rd, Rr</span>
<a name="l03286"></a>03286 <span class="comment">     * Operation  : Rd &lt;- Rd - Rr</span>
<a name="l03287"></a>03287 <span class="comment">     * Flags      : Z,C,N,V,S,H</span>
<a name="l03288"></a>03288 <span class="comment">     * Num Clocks : 1</span>
<a name="l03289"></a>03289 <span class="comment">     */</span>
<a name="l03290"></a>03290     <span class="keywordtype">int</span> Z, C, N, V, S, H;
<a name="l03291"></a>03291 
<a name="l03292"></a>03292     <span class="keywordtype">int</span> Rd = arg1;
<a name="l03293"></a>03293     <span class="keywordtype">int</span> Rr = arg2;
<a name="l03294"></a>03294 
<a name="l03295"></a>03295     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l03296"></a>03296     uint8_t rr = avr_core_gpwr_get (core, Rr);
<a name="l03297"></a>03297 
<a name="l03298"></a>03298     uint8_t res = rd - rr;
<a name="l03299"></a>03299 
<a name="l03300"></a>03300     uint8_t sreg = avr_core_sreg_get (core);
<a name="l03301"></a>03301 
<a name="l03302"></a>03302     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_H, H =
<a name="l03303"></a>03303                             (get_sub_carry (res, rd, rr, 3)));
<a name="l03304"></a>03304     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V =
<a name="l03305"></a>03305                             (get_sub_overflow (res, rd, rr)));
<a name="l03306"></a>03306     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l03307"></a>03307     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l03308"></a>03308     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xff) == 0));
<a name="l03309"></a>03309     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C =
<a name="l03310"></a>03310                             (get_sub_carry (res, rd, rr, 7)));
<a name="l03311"></a>03311 
<a name="l03312"></a>03312     avr_core_sreg_set (core, sreg);
<a name="l03313"></a>03313 
<a name="l03314"></a>03314     avr_core_gpwr_set (core, Rd, res);
<a name="l03315"></a>03315 
<a name="l03316"></a>03316     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l03317"></a>03317     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l03318"></a>03318 
<a name="l03319"></a>03319     <span class="keywordflow">return</span> opcode_SUB;
<a name="l03320"></a>03320 }
<a name="l03321"></a>03321 
<a name="l03322"></a>03322 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03323"></a>03323 avr_op_SUBI (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l03324"></a>03324              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l03325"></a>03325 {
<a name="l03326"></a>03326     <span class="comment">/*</span>
<a name="l03327"></a>03327 <span class="comment">     * Subtract Immediate.</span>
<a name="l03328"></a>03328 <span class="comment">     *</span>
<a name="l03329"></a>03329 <span class="comment">     * Opcode     : 0101 KKKK dddd KKKK </span>
<a name="l03330"></a>03330 <span class="comment">     * Usage      : SUBI  Rd, K</span>
<a name="l03331"></a>03331 <span class="comment">     * Operation  : Rd &lt;- Rd - K</span>
<a name="l03332"></a>03332 <span class="comment">     * Flags      : Z,C,N,V,S,H</span>
<a name="l03333"></a>03333 <span class="comment">     * Num Clocks : 1</span>
<a name="l03334"></a>03334 <span class="comment">     */</span>
<a name="l03335"></a>03335     <span class="keywordtype">int</span> Z, C, N, V, S, H;
<a name="l03336"></a>03336 
<a name="l03337"></a>03337     <span class="keywordtype">int</span> Rd = arg1;
<a name="l03338"></a>03338     uint8_t K = arg2;
<a name="l03339"></a>03339 
<a name="l03340"></a>03340     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l03341"></a>03341 
<a name="l03342"></a>03342     uint8_t res = rd - K;
<a name="l03343"></a>03343 
<a name="l03344"></a>03344     uint8_t sreg = avr_core_sreg_get (core);
<a name="l03345"></a>03345 
<a name="l03346"></a>03346     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_H, H =
<a name="l03347"></a>03347                             (get_sub_carry (res, rd, K, 3)));
<a name="l03348"></a>03348     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_V, V =
<a name="l03349"></a>03349                             (get_sub_overflow (res, rd, K)));
<a name="l03350"></a>03350     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_N, N = ((res &gt;&gt; 7) &amp; 0x1));
<a name="l03351"></a>03351     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_S, S = (N ^ V));
<a name="l03352"></a>03352     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_Z, Z = ((res &amp; 0xff) == 0));
<a name="l03353"></a>03353     sreg = <a class="code" href="utils_8c.html#eb8ce7ee7e6e35ee3ec8d3539bb52519" title="Set a bit in src to 1 if val != 0, clears bit if val == 0.">set_bit_in_byte</a> (sreg, SREG_C, C =
<a name="l03354"></a>03354                             (get_sub_carry (res, rd, K, 7)));
<a name="l03355"></a>03355 
<a name="l03356"></a>03356     avr_core_sreg_set (core, sreg);
<a name="l03357"></a>03357 
<a name="l03358"></a>03358     avr_core_gpwr_set (core, Rd, res);
<a name="l03359"></a>03359 
<a name="l03360"></a>03360     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l03361"></a>03361     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l03362"></a>03362 
<a name="l03363"></a>03363     <span class="keywordflow">return</span> opcode_SUBI;
<a name="l03364"></a>03364 }
<a name="l03365"></a>03365 
<a name="l03366"></a>03366 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03367"></a>03367 avr_op_SWAP (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l03368"></a>03368              <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l03369"></a>03369 {
<a name="l03370"></a>03370     <span class="comment">/*</span>
<a name="l03371"></a>03371 <span class="comment">     * Swap Nibbles.</span>
<a name="l03372"></a>03372 <span class="comment">     * </span>
<a name="l03373"></a>03373 <span class="comment">     * Opcode     : 1001 010d dddd 0010 </span>
<a name="l03374"></a>03374 <span class="comment">     * Usage      : SWAP  Rd</span>
<a name="l03375"></a>03375 <span class="comment">     * Operation  : Rd(3..0) &lt;--&gt; Rd(7..4)</span>
<a name="l03376"></a>03376 <span class="comment">     * Flags      : None</span>
<a name="l03377"></a>03377 <span class="comment">     * Num Clocks : 1</span>
<a name="l03378"></a>03378 <span class="comment">     */</span>
<a name="l03379"></a>03379     <span class="keywordtype">int</span> Rd = arg1;
<a name="l03380"></a>03380     uint8_t rd = avr_core_gpwr_get (core, Rd);
<a name="l03381"></a>03381 
<a name="l03382"></a>03382     avr_core_gpwr_set (core, Rd, ((rd &lt;&lt; 4) &amp; 0xf0) | ((rd &gt;&gt; 4) &amp; 0x0f));
<a name="l03383"></a>03383 
<a name="l03384"></a>03384     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l03385"></a>03385     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l03386"></a>03386 
<a name="l03387"></a>03387     <span class="keywordflow">return</span> opcode_SWAP;
<a name="l03388"></a>03388 }
<a name="l03389"></a>03389 
<a name="l03390"></a>03390 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03391"></a>03391 avr_op_WDR (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l03392"></a>03392             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l03393"></a>03393 {
<a name="l03394"></a>03394     <span class="comment">/* </span>
<a name="l03395"></a>03395 <span class="comment">     * Watchdog Reset.</span>
<a name="l03396"></a>03396 <span class="comment">     * </span>
<a name="l03397"></a>03397 <span class="comment">     * This is device specific and must be overridden by sub-class.</span>
<a name="l03398"></a>03398 <span class="comment">     *</span>
<a name="l03399"></a>03399 <span class="comment">     * Opcode     : 1001 0101 1010 1000 </span>
<a name="l03400"></a>03400 <span class="comment">     * Usage      : WDR  </span>
<a name="l03401"></a>03401 <span class="comment">     * Operation  : (see specific hardware specification for WDR)</span>
<a name="l03402"></a>03402 <span class="comment">     * Flags      : None</span>
<a name="l03403"></a>03403 <span class="comment">     * Num Clocks : 1</span>
<a name="l03404"></a>03404 <span class="comment">     */</span>
<a name="l03405"></a>03405     WDTCR *wdtcr = (WDTCR *)<a class="code" href="avrcore_8c.html#2fe7d91e4bb91fbbb2e1856175fd83e8" title="Returns the VDevice with the name name.">avr_core_get_vdev_by_name</a> (core, <span class="stringliteral">"WDTCR"</span>);
<a name="l03406"></a>03406 
<a name="l03407"></a>03407     <span class="keywordflow">if</span> (wdtcr == NULL)
<a name="l03408"></a>03408         <a class="code" href="avrerror_8c.html#4f6ec50114a7d63093baecafe47d7f1a" title="Print an error message to stderr and terminate program.">avr_error</a> (<span class="stringliteral">"Core device doesn't have WDTCR attached"</span>);
<a name="l03409"></a>03409 
<a name="l03410"></a>03410     wdtcr_update (wdtcr);
<a name="l03411"></a>03411 
<a name="l03412"></a>03412     <a class="code" href="avrcore_8c.html#7eb711367f24d153375ca1a79b811861" title="Increment the Program Counter by val.">avr_core_PC_incr</a> (core, 1);
<a name="l03413"></a>03413     <a class="code" href="avrcore_8c.html#9946d3935abc7fb34f71217b4247411a" title="Set the number of clock cycles for the instruction being executed.">avr_core_inst_CKS_set</a> (core, 1);
<a name="l03414"></a>03414 
<a name="l03415"></a>03415     <span class="keywordflow">return</span> opcode_WDR;
<a name="l03416"></a>03416 }
<a name="l03417"></a>03417 
<a name="l03418"></a>03418 <span class="keywordtype">int</span>
<a name="l03419"></a>03419 avr_op_UNKNOWN (AvrCore *core, uint16_t opcode, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg1,
<a name="l03420"></a>03420                 <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> arg2)
<a name="l03421"></a>03421 {
<a name="l03422"></a>03422     <span class="comment">/*</span>
<a name="l03423"></a>03423 <span class="comment">     * An unknown opcode was seen. Treat it as a NOP, but return the UNKNOWN</span>
<a name="l03424"></a>03424 <span class="comment">     * so that the main loop can issue a warning.</span>
<a name="l03425"></a>03425 <span class="comment">     */</span>
<a name="l03426"></a>03426     avr_op_NOP (core, opcode, arg1, arg2);
<a name="l03427"></a>03427     <span class="keywordflow">return</span> opcode_UNKNOWN;
<a name="l03428"></a>03428 }
<a name="l03429"></a>03429 
<a name="l03430"></a>03430 <span class="comment">/******************************************************************************\</span>
<a name="l03431"></a>03431 <span class="comment"> *</span>
<a name="l03432"></a>03432 <span class="comment"> * Decode an opcode into the opcode handler function.</span>
<a name="l03433"></a>03433 <span class="comment"> *</span>
<a name="l03434"></a>03434 <span class="comment"> * Generates a warning and returns NULL if opcode is invalid.</span>
<a name="l03435"></a>03435 <span class="comment"> *</span>
<a name="l03436"></a>03436 <span class="comment"> * Returns a pointer to the function to handle the opcode.</span>
<a name="l03437"></a>03437 <span class="comment"> *</span>
<a name="l03438"></a>03438 <span class="comment">\******************************************************************************/</span>
<a name="l03439"></a>03439 
<a name="l03440"></a>03440 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l03441"></a>03441 lookup_opcode (uint16_t opcode, <span class="keyword">struct</span> opcode_info *opi)
<a name="l03442"></a>03442 {
<a name="l03443"></a>03443     uint16_t decode;
<a name="l03444"></a>03444 
<a name="l03445"></a>03445     opi-&gt;arg1 = -1;
<a name="l03446"></a>03446     opi-&gt;arg2 = -1;
<a name="l03447"></a>03447     <span class="keywordflow">switch</span> (opcode)
<a name="l03448"></a>03448     {
<a name="l03449"></a>03449             <span class="comment">/* opcodes with no operands */</span>
<a name="l03450"></a>03450         <span class="keywordflow">case</span> 0x9598:
<a name="l03451"></a>03451             opi-&gt;func = avr_op_BREAK;
<a name="l03452"></a>03452             <span class="keywordflow">return</span>;             <span class="comment">/* 1001 0101 1001 1000 | BREAK */</span>
<a name="l03453"></a>03453         <span class="keywordflow">case</span> 0x9519:
<a name="l03454"></a>03454             opi-&gt;func = avr_op_EICALL;
<a name="l03455"></a>03455             <span class="keywordflow">return</span>;             <span class="comment">/* 1001 0101 0001 1001 | EICALL */</span>
<a name="l03456"></a>03456         <span class="keywordflow">case</span> 0x9419:
<a name="l03457"></a>03457             opi-&gt;func = avr_op_EIJMP;
<a name="l03458"></a>03458             <span class="keywordflow">return</span>;             <span class="comment">/* 1001 0100 0001 1001 | EIJMP */</span>
<a name="l03459"></a>03459         <span class="keywordflow">case</span> 0x95D8:
<a name="l03460"></a>03460             opi-&gt;func = avr_op_ELPM;
<a name="l03461"></a>03461             <span class="keywordflow">return</span>;             <span class="comment">/* 1001 0101 1101 1000 | ELPM */</span>
<a name="l03462"></a>03462         <span class="keywordflow">case</span> 0x95F8:
<a name="l03463"></a>03463             opi-&gt;func = avr_op_ESPM;
<a name="l03464"></a>03464             <span class="keywordflow">return</span>;             <span class="comment">/* 1001 0101 1111 1000 | ESPM */</span>
<a name="l03465"></a>03465         <span class="keywordflow">case</span> 0x9509:
<a name="l03466"></a>03466             opi-&gt;func = avr_op_ICALL;
<a name="l03467"></a>03467             <span class="keywordflow">return</span>;             <span class="comment">/* 1001 0101 0000 1001 | ICALL */</span>
<a name="l03468"></a>03468         <span class="keywordflow">case</span> 0x9409:
<a name="l03469"></a>03469             opi-&gt;func = avr_op_IJMP;
<a name="l03470"></a>03470             <span class="keywordflow">return</span>;             <span class="comment">/* 1001 0100 0000 1001 | IJMP */</span>
<a name="l03471"></a>03471         <span class="keywordflow">case</span> 0x95C8:
<a name="l03472"></a>03472             opi-&gt;func = avr_op_LPM;
<a name="l03473"></a>03473             <span class="keywordflow">return</span>;             <span class="comment">/* 1001 0101 1100 1000 | LPM */</span>
<a name="l03474"></a>03474         <span class="keywordflow">case</span> 0x0000:
<a name="l03475"></a>03475             opi-&gt;func = avr_op_NOP;
<a name="l03476"></a>03476             <span class="keywordflow">return</span>;             <span class="comment">/* 0000 0000 0000 0000 | NOP */</span>
<a name="l03477"></a>03477         <span class="keywordflow">case</span> 0x9508:
<a name="l03478"></a>03478             opi-&gt;func = avr_op_RET;
<a name="l03479"></a>03479             <span class="keywordflow">return</span>;             <span class="comment">/* 1001 0101 0000 1000 | RET */</span>
<a name="l03480"></a>03480         <span class="keywordflow">case</span> 0x9518:
<a name="l03481"></a>03481             opi-&gt;func = avr_op_RETI;
<a name="l03482"></a>03482             <span class="keywordflow">return</span>;             <span class="comment">/* 1001 0101 0001 1000 | RETI */</span>
<a name="l03483"></a>03483         <span class="keywordflow">case</span> 0x9588:
<a name="l03484"></a>03484             opi-&gt;func = avr_op_SLEEP;
<a name="l03485"></a>03485             <span class="keywordflow">return</span>;             <span class="comment">/* 1001 0101 1000 1000 | SLEEP */</span>
<a name="l03486"></a>03486         <span class="keywordflow">case</span> 0x95E8:
<a name="l03487"></a>03487             opi-&gt;func = avr_op_SPM;
<a name="l03488"></a>03488             <span class="keywordflow">return</span>;             <span class="comment">/* 1001 0101 1110 1000 | SPM */</span>
<a name="l03489"></a>03489         <span class="keywordflow">case</span> 0x95A8:
<a name="l03490"></a>03490             opi-&gt;func = avr_op_WDR;
<a name="l03491"></a>03491             <span class="keywordflow">return</span>;             <span class="comment">/* 1001 0101 1010 1000 | WDR */</span>
<a name="l03492"></a>03492 
<a name="l03493"></a>03493         <span class="keywordflow">default</span>:
<a name="l03494"></a>03494             {
<a name="l03495"></a>03495                 <span class="comment">/* opcodes with two 5-bit register (Rd and Rr) operands */</span>
<a name="l03496"></a>03496                 decode = opcode &amp; ~(mask_Rd_5 | mask_Rr_5);
<a name="l03497"></a>03497                 opi-&gt;arg1 = get_rd_5 (opcode);
<a name="l03498"></a>03498                 opi-&gt;arg2 = get_rr_5 (opcode);
<a name="l03499"></a>03499                 <span class="keywordflow">switch</span> (decode)
<a name="l03500"></a>03500                 {
<a name="l03501"></a>03501                     <span class="keywordflow">case</span> 0x1C00:
<a name="l03502"></a>03502                         opi-&gt;func = avr_op_ADC;
<a name="l03503"></a>03503                         <span class="keywordflow">return</span>; <span class="comment">/* 0001 11rd dddd rrrr | ADC or ROL */</span>
<a name="l03504"></a>03504                     <span class="keywordflow">case</span> 0x0C00:
<a name="l03505"></a>03505                         opi-&gt;func = avr_op_ADD;
<a name="l03506"></a>03506                         <span class="keywordflow">return</span>; <span class="comment">/* 0000 11rd dddd rrrr | ADD or LSL */</span>
<a name="l03507"></a>03507                     <span class="keywordflow">case</span> 0x2000:
<a name="l03508"></a>03508                         opi-&gt;func = avr_op_AND;
<a name="l03509"></a>03509                         <span class="keywordflow">return</span>; <span class="comment">/* 0010 00rd dddd rrrr | AND or TST */</span>
<a name="l03510"></a>03510                     <span class="keywordflow">case</span> 0x1400:
<a name="l03511"></a>03511                         opi-&gt;func = avr_op_CP;
<a name="l03512"></a>03512                         <span class="keywordflow">return</span>; <span class="comment">/* 0001 01rd dddd rrrr | CP */</span>
<a name="l03513"></a>03513                     <span class="keywordflow">case</span> 0x0400:
<a name="l03514"></a>03514                         opi-&gt;func = avr_op_CPC;
<a name="l03515"></a>03515                         <span class="keywordflow">return</span>; <span class="comment">/* 0000 01rd dddd rrrr | CPC */</span>
<a name="l03516"></a>03516                     <span class="keywordflow">case</span> 0x1000:
<a name="l03517"></a>03517                         opi-&gt;func = avr_op_CPSE;
<a name="l03518"></a>03518                         <span class="keywordflow">return</span>; <span class="comment">/* 0001 00rd dddd rrrr | CPSE */</span>
<a name="l03519"></a>03519                     <span class="keywordflow">case</span> 0x2400:
<a name="l03520"></a>03520                         opi-&gt;func = avr_op_EOR;
<a name="l03521"></a>03521                         <span class="keywordflow">return</span>; <span class="comment">/* 0010 01rd dddd rrrr | EOR or CLR */</span>
<a name="l03522"></a>03522                     <span class="keywordflow">case</span> 0x2C00:
<a name="l03523"></a>03523                         opi-&gt;func = avr_op_MOV;
<a name="l03524"></a>03524                         <span class="keywordflow">return</span>; <span class="comment">/* 0010 11rd dddd rrrr | MOV */</span>
<a name="l03525"></a>03525                     <span class="keywordflow">case</span> 0x9C00:
<a name="l03526"></a>03526                         opi-&gt;func = avr_op_MUL;
<a name="l03527"></a>03527                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 11rd dddd rrrr | MUL */</span>
<a name="l03528"></a>03528                     <span class="keywordflow">case</span> 0x2800:
<a name="l03529"></a>03529                         opi-&gt;func = avr_op_OR;
<a name="l03530"></a>03530                         <span class="keywordflow">return</span>; <span class="comment">/* 0010 10rd dddd rrrr | OR */</span>
<a name="l03531"></a>03531                     <span class="keywordflow">case</span> 0x0800:
<a name="l03532"></a>03532                         opi-&gt;func = avr_op_SBC;
<a name="l03533"></a>03533                         <span class="keywordflow">return</span>; <span class="comment">/* 0000 10rd dddd rrrr | SBC */</span>
<a name="l03534"></a>03534                     <span class="keywordflow">case</span> 0x1800:
<a name="l03535"></a>03535                         opi-&gt;func = avr_op_SUB;
<a name="l03536"></a>03536                         <span class="keywordflow">return</span>; <span class="comment">/* 0001 10rd dddd rrrr | SUB */</span>
<a name="l03537"></a>03537                 }
<a name="l03538"></a>03538 
<a name="l03539"></a>03539                 <span class="comment">/* opcode with a single register (Rd) as operand */</span>
<a name="l03540"></a>03540                 decode = opcode &amp; ~(mask_Rd_5);
<a name="l03541"></a>03541                 opi-&gt;arg1 = get_rd_5 (opcode);
<a name="l03542"></a>03542                 opi-&gt;arg2 = -1;
<a name="l03543"></a>03543                 <span class="keywordflow">switch</span> (decode)
<a name="l03544"></a>03544                 {
<a name="l03545"></a>03545                     <span class="keywordflow">case</span> 0x9405:
<a name="l03546"></a>03546                         opi-&gt;func = avr_op_ASR;
<a name="l03547"></a>03547                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 010d dddd 0101 | ASR */</span>
<a name="l03548"></a>03548                     <span class="keywordflow">case</span> 0x9400:
<a name="l03549"></a>03549                         opi-&gt;func = avr_op_COM;
<a name="l03550"></a>03550                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 010d dddd 0000 | COM */</span>
<a name="l03551"></a>03551                     <span class="keywordflow">case</span> 0x940A:
<a name="l03552"></a>03552                         opi-&gt;func = avr_op_DEC;
<a name="l03553"></a>03553                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 010d dddd 1010 | DEC */</span>
<a name="l03554"></a>03554                     <span class="keywordflow">case</span> 0x9006:
<a name="l03555"></a>03555                         opi-&gt;func = avr_op_ELPM_Z;
<a name="l03556"></a>03556                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 000d dddd 0110 | ELPM */</span>
<a name="l03557"></a>03557                     <span class="keywordflow">case</span> 0x9007:
<a name="l03558"></a>03558                         opi-&gt;func = avr_op_ELPM_Z_incr;
<a name="l03559"></a>03559                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 000d dddd 0111 | ELPM */</span>
<a name="l03560"></a>03560                     <span class="keywordflow">case</span> 0x9403:
<a name="l03561"></a>03561                         opi-&gt;func = avr_op_INC;
<a name="l03562"></a>03562                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 010d dddd 0011 | INC */</span>
<a name="l03563"></a>03563                     <span class="keywordflow">case</span> 0x9000:
<a name="l03564"></a>03564                         opi-&gt;func = avr_op_LDS;
<a name="l03565"></a>03565                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 000d dddd 0000 | LDS */</span>
<a name="l03566"></a>03566                     <span class="keywordflow">case</span> 0x900C:
<a name="l03567"></a>03567                         opi-&gt;func = avr_op_LD_X;
<a name="l03568"></a>03568                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 000d dddd 1100 | LD */</span>
<a name="l03569"></a>03569                     <span class="keywordflow">case</span> 0x900E:
<a name="l03570"></a>03570                         opi-&gt;func = avr_op_LD_X_decr;
<a name="l03571"></a>03571                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 000d dddd 1110 | LD */</span>
<a name="l03572"></a>03572                     <span class="keywordflow">case</span> 0x900D:
<a name="l03573"></a>03573                         opi-&gt;func = avr_op_LD_X_incr;
<a name="l03574"></a>03574                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 000d dddd 1101 | LD */</span>
<a name="l03575"></a>03575                     <span class="keywordflow">case</span> 0x900A:
<a name="l03576"></a>03576                         opi-&gt;func = avr_op_LD_Y_decr;
<a name="l03577"></a>03577                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 000d dddd 1010 | LD */</span>
<a name="l03578"></a>03578                     <span class="keywordflow">case</span> 0x9009:
<a name="l03579"></a>03579                         opi-&gt;func = avr_op_LD_Y_incr;
<a name="l03580"></a>03580                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 000d dddd 1001 | LD */</span>
<a name="l03581"></a>03581                     <span class="keywordflow">case</span> 0x9002:
<a name="l03582"></a>03582                         opi-&gt;func = avr_op_LD_Z_decr;
<a name="l03583"></a>03583                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 000d dddd 0010 | LD */</span>
<a name="l03584"></a>03584                     <span class="keywordflow">case</span> 0x9001:
<a name="l03585"></a>03585                         opi-&gt;func = avr_op_LD_Z_incr;
<a name="l03586"></a>03586                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 000d dddd 0001 | LD */</span>
<a name="l03587"></a>03587                     <span class="keywordflow">case</span> 0x9004:
<a name="l03588"></a>03588                         opi-&gt;func = avr_op_LPM_Z;
<a name="l03589"></a>03589                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 000d dddd 0100 | LPM */</span>
<a name="l03590"></a>03590                     <span class="keywordflow">case</span> 0x9005:
<a name="l03591"></a>03591                         opi-&gt;func = avr_op_LPM_Z_incr;
<a name="l03592"></a>03592                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 000d dddd 0101 | LPM */</span>
<a name="l03593"></a>03593                     <span class="keywordflow">case</span> 0x9406:
<a name="l03594"></a>03594                         opi-&gt;func = avr_op_LSR;
<a name="l03595"></a>03595                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 010d dddd 0110 | LSR */</span>
<a name="l03596"></a>03596                     <span class="keywordflow">case</span> 0x9401:
<a name="l03597"></a>03597                         opi-&gt;func = avr_op_NEG;
<a name="l03598"></a>03598                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 010d dddd 0001 | NEG */</span>
<a name="l03599"></a>03599                     <span class="keywordflow">case</span> 0x900F:
<a name="l03600"></a>03600                         opi-&gt;func = avr_op_POP;
<a name="l03601"></a>03601                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 000d dddd 1111 | POP */</span>
<a name="l03602"></a>03602                     <span class="keywordflow">case</span> 0x920F:
<a name="l03603"></a>03603                         opi-&gt;func = avr_op_PUSH;
<a name="l03604"></a>03604                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 001d dddd 1111 | PUSH */</span>
<a name="l03605"></a>03605                     <span class="keywordflow">case</span> 0x9407:
<a name="l03606"></a>03606                         opi-&gt;func = avr_op_ROR;
<a name="l03607"></a>03607                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 010d dddd 0111 | ROR */</span>
<a name="l03608"></a>03608                     <span class="keywordflow">case</span> 0x9200:
<a name="l03609"></a>03609                         opi-&gt;func = avr_op_STS;
<a name="l03610"></a>03610                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 001d dddd 0000 | STS */</span>
<a name="l03611"></a>03611                     <span class="keywordflow">case</span> 0x920C:
<a name="l03612"></a>03612                         opi-&gt;func = avr_op_ST_X;
<a name="l03613"></a>03613                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 001d dddd 1100 | ST */</span>
<a name="l03614"></a>03614                     <span class="keywordflow">case</span> 0x920E:
<a name="l03615"></a>03615                         opi-&gt;func = avr_op_ST_X_decr;
<a name="l03616"></a>03616                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 001d dddd 1110 | ST */</span>
<a name="l03617"></a>03617                     <span class="keywordflow">case</span> 0x920D:
<a name="l03618"></a>03618                         opi-&gt;func = avr_op_ST_X_incr;
<a name="l03619"></a>03619                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 001d dddd 1101 | ST */</span>
<a name="l03620"></a>03620                     <span class="keywordflow">case</span> 0x920A:
<a name="l03621"></a>03621                         opi-&gt;func = avr_op_ST_Y_decr;
<a name="l03622"></a>03622                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 001d dddd 1010 | ST */</span>
<a name="l03623"></a>03623                     <span class="keywordflow">case</span> 0x9209:
<a name="l03624"></a>03624                         opi-&gt;func = avr_op_ST_Y_incr;
<a name="l03625"></a>03625                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 001d dddd 1001 | ST */</span>
<a name="l03626"></a>03626                     <span class="keywordflow">case</span> 0x9202:
<a name="l03627"></a>03627                         opi-&gt;func = avr_op_ST_Z_decr;
<a name="l03628"></a>03628                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 001d dddd 0010 | ST */</span>
<a name="l03629"></a>03629                     <span class="keywordflow">case</span> 0x9201:
<a name="l03630"></a>03630                         opi-&gt;func = avr_op_ST_Z_incr;
<a name="l03631"></a>03631                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 001d dddd 0001 | ST */</span>
<a name="l03632"></a>03632                     <span class="keywordflow">case</span> 0x9402:
<a name="l03633"></a>03633                         opi-&gt;func = avr_op_SWAP;
<a name="l03634"></a>03634                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 010d dddd 0010 | SWAP */</span>
<a name="l03635"></a>03635                 }
<a name="l03636"></a>03636 
<a name="l03637"></a>03637                 <span class="comment">/* opcodes with a register (Rd) and a constant data (K) as</span>
<a name="l03638"></a>03638 <span class="comment">                   operands */</span>
<a name="l03639"></a>03639                 decode = opcode &amp; ~(mask_Rd_4 | mask_K_8);
<a name="l03640"></a>03640                 opi-&gt;arg1 = get_rd_4 (opcode);
<a name="l03641"></a>03641                 opi-&gt;arg2 = get_K_8 (opcode);
<a name="l03642"></a>03642                 <span class="keywordflow">switch</span> (decode)
<a name="l03643"></a>03643                 {
<a name="l03644"></a>03644                     <span class="keywordflow">case</span> 0x7000:
<a name="l03645"></a>03645                         opi-&gt;func = avr_op_ANDI;
<a name="l03646"></a>03646                         <span class="keywordflow">return</span>; <span class="comment">/* 0111 KKKK dddd KKKK | CBR or ANDI */</span>
<a name="l03647"></a>03647                     <span class="keywordflow">case</span> 0x3000:
<a name="l03648"></a>03648                         opi-&gt;func = avr_op_CPI;
<a name="l03649"></a>03649                         <span class="keywordflow">return</span>; <span class="comment">/* 0011 KKKK dddd KKKK | CPI */</span>
<a name="l03650"></a>03650                     <span class="keywordflow">case</span> 0xE000:
<a name="l03651"></a>03651                         opi-&gt;func = avr_op_LDI;
<a name="l03652"></a>03652                         <span class="keywordflow">return</span>; <span class="comment">/* 1110 KKKK dddd KKKK | LDI or SER */</span>
<a name="l03653"></a>03653                     <span class="keywordflow">case</span> 0x6000:
<a name="l03654"></a>03654                         opi-&gt;func = avr_op_ORI;
<a name="l03655"></a>03655                         <span class="keywordflow">return</span>; <span class="comment">/* 0110 KKKK dddd KKKK | SBR or ORI */</span>
<a name="l03656"></a>03656                     <span class="keywordflow">case</span> 0x4000:
<a name="l03657"></a>03657                         opi-&gt;func = avr_op_SBCI;
<a name="l03658"></a>03658                         <span class="keywordflow">return</span>; <span class="comment">/* 0100 KKKK dddd KKKK | SBCI */</span>
<a name="l03659"></a>03659                     <span class="keywordflow">case</span> 0x5000:
<a name="l03660"></a>03660                         opi-&gt;func = avr_op_SUBI;
<a name="l03661"></a>03661                         <span class="keywordflow">return</span>; <span class="comment">/* 0101 KKKK dddd KKKK | SUBI */</span>
<a name="l03662"></a>03662                 }
<a name="l03663"></a>03663 
<a name="l03664"></a>03664                 <span class="comment">/* opcodes with a register (Rd) and a register bit number (b)</span>
<a name="l03665"></a>03665 <span class="comment">                   as operands */</span>
<a name="l03666"></a>03666                 decode = opcode &amp; ~(mask_Rd_5 | <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4db93caa109e70b4befe8088f5aec8c676">mask_reg_bit</a>);
<a name="l03667"></a>03667                 opi-&gt;arg1 = get_rd_5 (opcode);
<a name="l03668"></a>03668                 opi-&gt;arg2 = get_reg_bit (opcode);
<a name="l03669"></a>03669                 <span class="keywordflow">switch</span> (decode)
<a name="l03670"></a>03670                 {
<a name="l03671"></a>03671                     <span class="keywordflow">case</span> 0xF800:
<a name="l03672"></a>03672                         opi-&gt;func = avr_op_BLD;
<a name="l03673"></a>03673                         <span class="keywordflow">return</span>; <span class="comment">/* 1111 100d dddd 0bbb | BLD */</span>
<a name="l03674"></a>03674                     <span class="keywordflow">case</span> 0xFA00:
<a name="l03675"></a>03675                         opi-&gt;func = avr_op_BST;
<a name="l03676"></a>03676                         <span class="keywordflow">return</span>; <span class="comment">/* 1111 101d dddd 0bbb | BST */</span>
<a name="l03677"></a>03677                     <span class="keywordflow">case</span> 0xFC00:
<a name="l03678"></a>03678                         opi-&gt;func = avr_op_SBRC;
<a name="l03679"></a>03679                         <span class="keywordflow">return</span>; <span class="comment">/* 1111 110d dddd 0bbb | SBRC */</span>
<a name="l03680"></a>03680                     <span class="keywordflow">case</span> 0xFE00:
<a name="l03681"></a>03681                         opi-&gt;func = avr_op_SBRS;
<a name="l03682"></a>03682                         <span class="keywordflow">return</span>; <span class="comment">/* 1111 111d dddd 0bbb | SBRS */</span>
<a name="l03683"></a>03683                 }
<a name="l03684"></a>03684 
<a name="l03685"></a>03685                 <span class="comment">/* opcodes with a relative 7-bit address (k) and a register</span>
<a name="l03686"></a>03686 <span class="comment">                   bit number (b) as operands */</span>
<a name="l03687"></a>03687                 decode = opcode &amp; ~(<a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d8d97911f0bb89617bed0886469c6d8a0">mask_k_7</a> | <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4db93caa109e70b4befe8088f5aec8c676">mask_reg_bit</a>);
<a name="l03688"></a>03688                 opi-&gt;arg1 = get_reg_bit (opcode);
<a name="l03689"></a>03689                 opi-&gt;arg2 = n_bit_unsigned_to_signed (get_k_7 (opcode), 7);
<a name="l03690"></a>03690                 <span class="keywordflow">switch</span> (decode)
<a name="l03691"></a>03691                 {
<a name="l03692"></a>03692                     <span class="keywordflow">case</span> 0xF400:
<a name="l03693"></a>03693                         opi-&gt;func = avr_op_BRBC;
<a name="l03694"></a>03694                         <span class="keywordflow">return</span>; <span class="comment">/* 1111 01kk kkkk kbbb | BRBC */</span>
<a name="l03695"></a>03695                     <span class="keywordflow">case</span> 0xF000:
<a name="l03696"></a>03696                         opi-&gt;func = avr_op_BRBS;
<a name="l03697"></a>03697                         <span class="keywordflow">return</span>; <span class="comment">/* 1111 00kk kkkk kbbb | BRBS */</span>
<a name="l03698"></a>03698                 }
<a name="l03699"></a>03699 
<a name="l03700"></a>03700                 <span class="comment">/* opcodes with a 6-bit address displacement (q) and a</span>
<a name="l03701"></a>03701 <span class="comment">                   register (Rd) as operands */</span>
<a name="l03702"></a>03702                 decode = opcode &amp; ~(mask_Rd_5 | mask_q_displ);
<a name="l03703"></a>03703                 opi-&gt;arg1 = get_rd_5 (opcode);
<a name="l03704"></a>03704                 opi-&gt;arg2 = get_q (opcode);
<a name="l03705"></a>03705                 <span class="keywordflow">switch</span> (decode)
<a name="l03706"></a>03706                 {
<a name="l03707"></a>03707                     <span class="keywordflow">case</span> 0x8008:
<a name="l03708"></a>03708                         opi-&gt;func = avr_op_LDD_Y;
<a name="l03709"></a>03709                         <span class="keywordflow">return</span>; <span class="comment">/* 10q0 qq0d dddd 1qqq | LDD */</span>
<a name="l03710"></a>03710                     <span class="keywordflow">case</span> 0x8000:
<a name="l03711"></a>03711                         opi-&gt;func = avr_op_LDD_Z;
<a name="l03712"></a>03712                         <span class="keywordflow">return</span>; <span class="comment">/* 10q0 qq0d dddd 0qqq | LDD */</span>
<a name="l03713"></a>03713                     <span class="keywordflow">case</span> 0x8208:
<a name="l03714"></a>03714                         opi-&gt;func = avr_op_STD_Y;
<a name="l03715"></a>03715                         <span class="keywordflow">return</span>; <span class="comment">/* 10q0 qq1d dddd 1qqq | STD */</span>
<a name="l03716"></a>03716                     <span class="keywordflow">case</span> 0x8200:
<a name="l03717"></a>03717                         opi-&gt;func = avr_op_STD_Z;
<a name="l03718"></a>03718                         <span class="keywordflow">return</span>; <span class="comment">/* 10q0 qq1d dddd 0qqq | STD */</span>
<a name="l03719"></a>03719                 }
<a name="l03720"></a>03720 
<a name="l03721"></a>03721                 <span class="comment">/* opcodes with a absolute 22-bit address (k) operand */</span>
<a name="l03722"></a>03722                 decode = opcode &amp; ~(mask_k_22);
<a name="l03723"></a>03723                 opi-&gt;arg1 = get_k_22 (opcode);
<a name="l03724"></a>03724                 opi-&gt;arg2 = -1;
<a name="l03725"></a>03725                 <span class="keywordflow">switch</span> (decode)
<a name="l03726"></a>03726                 {
<a name="l03727"></a>03727                     <span class="keywordflow">case</span> 0x940E:
<a name="l03728"></a>03728                         opi-&gt;func = avr_op_CALL;
<a name="l03729"></a>03729                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 010k kkkk 111k | CALL */</span>
<a name="l03730"></a>03730                     <span class="keywordflow">case</span> 0x940C:
<a name="l03731"></a>03731                         opi-&gt;func = avr_op_JMP;
<a name="l03732"></a>03732                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 010k kkkk 110k | JMP */</span>
<a name="l03733"></a>03733                 }
<a name="l03734"></a>03734 
<a name="l03735"></a>03735                 <span class="comment">/* opcode with a sreg bit select (s) operand */</span>
<a name="l03736"></a>03736                 decode = opcode &amp; ~(<a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d98e3e7dd33e97c078a175a254f490130">mask_sreg_bit</a>);
<a name="l03737"></a>03737                 opi-&gt;arg1 = get_sreg_bit (opcode);
<a name="l03738"></a>03738                 opi-&gt;arg2 = -1;
<a name="l03739"></a>03739                 <span class="keywordflow">switch</span> (decode)
<a name="l03740"></a>03740                 {
<a name="l03741"></a>03741                         <span class="comment">/* BCLR takes place of CL{C,Z,N,V,S,H,T,I} */</span>
<a name="l03742"></a>03742                         <span class="comment">/* BSET takes place of SE{C,Z,N,V,S,H,T,I} */</span>
<a name="l03743"></a>03743                     <span class="keywordflow">case</span> 0x9488:
<a name="l03744"></a>03744                         opi-&gt;func = avr_op_BCLR;
<a name="l03745"></a>03745                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 0100 1sss 1000 | BCLR */</span>
<a name="l03746"></a>03746                     <span class="keywordflow">case</span> 0x9408:
<a name="l03747"></a>03747                         opi-&gt;func = avr_op_BSET;
<a name="l03748"></a>03748                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 0100 0sss 1000 | BSET */</span>
<a name="l03749"></a>03749                 }
<a name="l03750"></a>03750 
<a name="l03751"></a>03751                 <span class="comment">/* opcodes with a 6-bit constant (K) and a register (Rd) as</span>
<a name="l03752"></a>03752 <span class="comment">                   operands */</span>
<a name="l03753"></a>03753                 decode = opcode &amp; ~(mask_K_6 | <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4d72567b93ba2b0b220237be1b612453e9">mask_Rd_2</a>);
<a name="l03754"></a>03754                 opi-&gt;arg1 = get_rd_2 (opcode);
<a name="l03755"></a>03755                 opi-&gt;arg2 = get_K_6 (opcode);
<a name="l03756"></a>03756                 <span class="keywordflow">switch</span> (decode)
<a name="l03757"></a>03757                 {
<a name="l03758"></a>03758                     <span class="keywordflow">case</span> 0x9600:
<a name="l03759"></a>03759                         opi-&gt;func = avr_op_ADIW;
<a name="l03760"></a>03760                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 0110 KKdd KKKK | ADIW */</span>
<a name="l03761"></a>03761                     <span class="keywordflow">case</span> 0x9700:
<a name="l03762"></a>03762                         opi-&gt;func = avr_op_SBIW;
<a name="l03763"></a>03763                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 0111 KKdd KKKK | SBIW */</span>
<a name="l03764"></a>03764                 }
<a name="l03765"></a>03765 
<a name="l03766"></a>03766                 <span class="comment">/* opcodes with a 5-bit IO Addr (A) and register bit number</span>
<a name="l03767"></a>03767 <span class="comment">                   (b) as operands */</span>
<a name="l03768"></a>03768                 decode = opcode &amp; ~(<a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4dd89aab6be79b8d65afd2254959752734">mask_A_5</a> | <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4db93caa109e70b4befe8088f5aec8c676">mask_reg_bit</a>);
<a name="l03769"></a>03769                 opi-&gt;arg1 = get_A_5 (opcode);
<a name="l03770"></a>03770                 opi-&gt;arg2 = get_reg_bit (opcode);
<a name="l03771"></a>03771                 <span class="keywordflow">switch</span> (decode)
<a name="l03772"></a>03772                 {
<a name="l03773"></a>03773                     <span class="keywordflow">case</span> 0x9800:
<a name="l03774"></a>03774                         opi-&gt;func = avr_op_CBI;
<a name="l03775"></a>03775                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 1000 AAAA Abbb | CBI */</span>
<a name="l03776"></a>03776                     <span class="keywordflow">case</span> 0x9A00:
<a name="l03777"></a>03777                         opi-&gt;func = avr_op_SBI;
<a name="l03778"></a>03778                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 1010 AAAA Abbb | SBI */</span>
<a name="l03779"></a>03779                     <span class="keywordflow">case</span> 0x9900:
<a name="l03780"></a>03780                         opi-&gt;func = avr_op_SBIC;
<a name="l03781"></a>03781                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 1001 AAAA Abbb | SBIC */</span>
<a name="l03782"></a>03782                     <span class="keywordflow">case</span> 0x9B00:
<a name="l03783"></a>03783                         opi-&gt;func = avr_op_SBIS;
<a name="l03784"></a>03784                         <span class="keywordflow">return</span>; <span class="comment">/* 1001 1011 AAAA Abbb | SBIS */</span>
<a name="l03785"></a>03785                 }
<a name="l03786"></a>03786 
<a name="l03787"></a>03787                 <span class="comment">/* opcodes with a 6-bit IO Addr (A) and register (Rd) as</span>
<a name="l03788"></a>03788 <span class="comment">                   operands */</span>
<a name="l03789"></a>03789                 decode = opcode &amp; ~(mask_A_6 | mask_Rd_5);
<a name="l03790"></a>03790                 opi-&gt;arg1 = get_rd_5 (opcode);
<a name="l03791"></a>03791                 opi-&gt;arg2 = get_A_6 (opcode);
<a name="l03792"></a>03792                 <span class="keywordflow">switch</span> (decode)
<a name="l03793"></a>03793                 {
<a name="l03794"></a>03794                     <span class="keywordflow">case</span> 0xB000:
<a name="l03795"></a>03795                         opi-&gt;func = avr_op_IN;
<a name="l03796"></a>03796                         <span class="keywordflow">return</span>; <span class="comment">/* 1011 0AAd dddd AAAA | IN */</span>
<a name="l03797"></a>03797                     <span class="keywordflow">case</span> 0xB800:
<a name="l03798"></a>03798                         opi-&gt;func = avr_op_OUT;
<a name="l03799"></a>03799                         <span class="keywordflow">return</span>; <span class="comment">/* 1011 1AAd dddd AAAA | OUT */</span>
<a name="l03800"></a>03800                 }
<a name="l03801"></a>03801 
<a name="l03802"></a>03802                 <span class="comment">/* opcodes with a relative 12-bit address (k) operand */</span>
<a name="l03803"></a>03803                 decode = opcode &amp; ~(<a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4dd9f0609ab28e257ca40b34ea153bd105">mask_k_12</a>);
<a name="l03804"></a>03804                 opi-&gt;arg1 = n_bit_unsigned_to_signed (get_k_12 (opcode), 12);
<a name="l03805"></a>03805                 opi-&gt;arg2 = -1;
<a name="l03806"></a>03806                 <span class="keywordflow">switch</span> (decode)
<a name="l03807"></a>03807                 {
<a name="l03808"></a>03808                     <span class="keywordflow">case</span> 0xD000:
<a name="l03809"></a>03809                         opi-&gt;func = avr_op_RCALL;
<a name="l03810"></a>03810                         <span class="keywordflow">return</span>; <span class="comment">/* 1101 kkkk kkkk kkkk | RCALL */</span>
<a name="l03811"></a>03811                     <span class="keywordflow">case</span> 0xC000:
<a name="l03812"></a>03812                         opi-&gt;func = avr_op_RJMP;
<a name="l03813"></a>03813                         <span class="keywordflow">return</span>; <span class="comment">/* 1100 kkkk kkkk kkkk | RJMP */</span>
<a name="l03814"></a>03814                 }
<a name="l03815"></a>03815 
<a name="l03816"></a>03816                 <span class="comment">/* opcodes with two 4-bit register (Rd and Rr) operands */</span>
<a name="l03817"></a>03817                 decode = opcode &amp; ~(mask_Rd_4 | <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4dbf39793679b207f9bf5ec218812b9584">mask_Rr_4</a>);
<a name="l03818"></a>03818                 opi-&gt;arg1 = get_rd_4 (opcode);
<a name="l03819"></a>03819                 opi-&gt;arg2 = get_rr_4 (opcode);
<a name="l03820"></a>03820                 <span class="keywordflow">switch</span> (decode)
<a name="l03821"></a>03821                 {
<a name="l03822"></a>03822                     <span class="keywordflow">case</span> 0x0100:
<a name="l03823"></a>03823                         opi-&gt;func = avr_op_MOVW;
<a name="l03824"></a>03824                         <span class="keywordflow">return</span>; <span class="comment">/* 0000 0001 dddd rrrr | MOVW */</span>
<a name="l03825"></a>03825                     <span class="keywordflow">case</span> 0x0200:
<a name="l03826"></a>03826                         opi-&gt;func = avr_op_MULS;
<a name="l03827"></a>03827                         <span class="keywordflow">return</span>; <span class="comment">/* 0000 0010 dddd rrrr | MULS */</span>
<a name="l03828"></a>03828                 }
<a name="l03829"></a>03829 
<a name="l03830"></a>03830                 <span class="comment">/* opcodes with two 3-bit register (Rd and Rr) operands */</span>
<a name="l03831"></a>03831                 decode = opcode &amp; ~(mask_Rd_3 | <a class="code" href="decoder_8c.html#b6fd98079c0b0b68051c030c2abdca4da42ff712d0e38f8a725730497ef18f10">mask_Rr_3</a>);
<a name="l03832"></a>03832                 opi-&gt;arg1 = get_rd_3 (opcode);
<a name="l03833"></a>03833                 opi-&gt;arg2 = get_rr_3 (opcode);
<a name="l03834"></a>03834                 <span class="keywordflow">switch</span> (decode)
<a name="l03835"></a>03835                 {
<a name="l03836"></a>03836                     <span class="keywordflow">case</span> 0x0300:
<a name="l03837"></a>03837                         opi-&gt;func = avr_op_MULSU;
<a name="l03838"></a>03838                         <span class="keywordflow">return</span>; <span class="comment">/* 0000 0011 0ddd 0rrr | MULSU */</span>
<a name="l03839"></a>03839                     <span class="keywordflow">case</span> 0x0308:
<a name="l03840"></a>03840                         opi-&gt;func = avr_op_FMUL;
<a name="l03841"></a>03841                         <span class="keywordflow">return</span>; <span class="comment">/* 0000 0011 0ddd 1rrr | FMUL */</span>
<a name="l03842"></a>03842                     <span class="keywordflow">case</span> 0x0380:
<a name="l03843"></a>03843                         opi-&gt;func = avr_op_FMULS;
<a name="l03844"></a>03844                         <span class="keywordflow">return</span>; <span class="comment">/* 0000 0011 1ddd 0rrr | FMULS */</span>
<a name="l03845"></a>03845                     <span class="keywordflow">case</span> 0x0388:
<a name="l03846"></a>03846                         opi-&gt;func = avr_op_FMULSU;
<a name="l03847"></a>03847                         <span class="keywordflow">return</span>; <span class="comment">/* 0000 0011 1ddd 1rrr | FMULSU */</span>
<a name="l03848"></a>03848                 }
<a name="l03849"></a>03849 
<a name="l03850"></a>03850             }                   <span class="comment">/* default */</span>
<a name="l03851"></a>03851     }                           <span class="comment">/* first switch */</span>
<a name="l03852"></a>03852 
<a name="l03853"></a>03853     opi-&gt;func = avr_op_UNKNOWN;
<a name="l03854"></a>03854     opi-&gt;arg1 = -1;
<a name="l03855"></a>03855     opi-&gt;arg2 = -1;
<a name="l03856"></a>03856 
<a name="l03857"></a>03857 }                               <span class="comment">/* decode opcode function */</span>
<a name="l03858"></a>03858 <span class="comment"></span>
<a name="l03859"></a>03859 <span class="comment">/**</span>
<a name="l03860"></a>03860 <span class="comment"> * \brief Initialize the decoder lookup table.</span>
<a name="l03861"></a>03861 <span class="comment"> *</span>
<a name="l03862"></a>03862 <span class="comment"> * This is automatically called by avr_core_construct().</span>
<a name="l03863"></a>03863 <span class="comment"> *</span>
<a name="l03864"></a>03864 <span class="comment"> * It is safe to call this function many times, since if will only create the</span>
<a name="l03865"></a>03865 <span class="comment"> * table the first time it is called.</span>
<a name="l03866"></a>03866 <span class="comment"> */</span>
<a name="l03867"></a>03867 
<a name="l03868"></a>03868 <span class="keywordtype">void</span>
<a name="l03869"></a><a class="code" href="decoder_8c.html#e3a0b1d94b75719be5f23e9fb9b896dc">03869</a> <a class="code" href="decoder_8c.html#e3a0b1d94b75719be5f23e9fb9b896dc" title="Initialize the decoder lookup table.">decode_init_lookup_table</a> (<span class="keywordtype">void</span>)
<a name="l03870"></a>03870 {
<a name="l03871"></a>03871     <span class="keywordflow">if</span> (global_opcode_lookup_table == NULL)
<a name="l03872"></a>03872     {
<a name="l03873"></a>03873         <span class="keywordtype">int</span> num_ops = 0x10000;
<a name="l03874"></a>03874         <span class="keywordtype">int</span> i;
<a name="l03875"></a>03875         <a class="code" href="avrerror_8c.html#deeaf2330efd6054822bc9146527777b" title="Print an ordinary message to stdout.">avr_message</a> (<span class="stringliteral">"generating opcode lookup_table\n"</span>);
<a name="l03876"></a>03876         global_opcode_lookup_table = <a class="code" href="avrmalloc_8c.html#ac6d810b48b67b90412badbd4b71f4e3" title="Macro for allocating memory and initializing it to zero.">avr_new0</a> (<span class="keyword">struct</span> opcode_info, num_ops);
<a name="l03877"></a>03877         <span class="keywordflow">for</span> (i = 0; i &lt; num_ops; i++)
<a name="l03878"></a>03878         {
<a name="l03879"></a>03879             lookup_opcode (i, global_opcode_lookup_table + i);
<a name="l03880"></a>03880         }
<a name="l03881"></a>03881     }
<a name="l03882"></a>03882 }
<a name="l03883"></a>03883 <span class="comment"></span>
<a name="l03884"></a>03884 <span class="comment">/**</span>
<a name="l03885"></a>03885 <span class="comment"> * \brief Decode an opcode into the opcode handler function.</span>
<a name="l03886"></a>03886 <span class="comment"> *</span>
<a name="l03887"></a>03887 <span class="comment"> * Generates a warning and returns NULL if opcode is invalid.</span>
<a name="l03888"></a>03888 <span class="comment"> *</span>
<a name="l03889"></a>03889 <span class="comment"> * Returns a pointer to the function to handle the opcode.</span>
<a name="l03890"></a>03890 <span class="comment"> */</span>
<a name="l03891"></a>03891 
<a name="l03892"></a>03892 <span class="keyword">extern</span> <span class="keyword">inline</span> <span class="keyword">struct </span>opcode_info *<a class="code" href="decoder_8c.html#53bbe21cbd08336a39da9fbe4e9cb09e" title="Decode an opcode into the opcode handler function.">decode_opcode</a> (uint16_t opcode);
</pre></div></div>

<hr width="80%">
<p><center>Automatically generated by Doxygen 1.5.5 on 7 Nov 2008.</center></p>

</body>
</html>
