Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/agustin/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb11_behav xil_defaultlib.tb11 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/agustin/Escritorio/Verification/Part 1/Section 7/interface/interface.srcs/sources_1/new/top_mul.sv" Line 1. Module top_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/agustin/Escritorio/Verification/Part 1/Section 7/interface/interface.srcs/sources_1/new/top_mul.sv" Line 1. Module top_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_top_mul_sv
Compiling package std.std
Compiling module xil_defaultlib.top_if
Compiling module xil_defaultlib.top_mul
Compiling module xil_defaultlib.tb11
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb11_behav
