

================================================================
== Vitis HLS Report for 'mlp'
================================================================
* Date:           Wed Nov 19 15:49:41 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mlp
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.599 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      265|     1418|  1.325 us|  7.090 us|  266|  1419|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 3 
3 --> 4 
4 --> 8 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.43>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [mlp.cpp:5]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %feedback"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %feedback, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %zero_grad"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %zero_grad, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zero_grad_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zero_grad"   --->   Operation 18 'read' 'zero_grad_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer1_out = alloca i64 1" [mlp.cpp:19]   --->   Operation 19 'alloca' 'layer1_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%dL_dx_0 = alloca i64 1" [mlp.cpp:20]   --->   Operation 20 'alloca' 'dL_dx_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.43ns)   --->   "%icmp_ln22 = icmp_eq  i2 %zero_grad_read, i2 0" [mlp.cpp:22]   --->   Operation 21 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %if.else, void %if.then" [mlp.cpp:22]   --->   Operation 22 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_r_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %input_r" [./components.h:30->mlp.cpp:29]   --->   Operation 23 'read' 'input_r_read' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln30 = store i16 %input_r_read, i16 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy" [./components.h:30->mlp.cpp:29]   --->   Operation 24 'store' 'store_ln30' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln30 = call void @mlp_Pipeline_FWD_O, i16 %input_r_read, i15 %layer1_out, i16 %P_L0_b, i16 %P_L0_W_0, i16 %C_C0_z" [./components.h:30->mlp.cpp:29]   --->   Operation 25 'call' 'call_ln30' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln30 = call void @mlp_Pipeline_FWD_O, i16 %input_r_read, i15 %layer1_out, i16 %P_L0_b, i16 %P_L0_W_0, i16 %C_C0_z" [./components.h:30->mlp.cpp:29]   --->   Operation 26 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (0.00ns)   --->   "%call_ret = call i16 @forward_output_layer<128, 1>, i15 %layer1_out, i16 %P_L1_b_102, i15 %C_C1_x_copy, i16 %P_L1_W_0" [mlp.cpp:30]   --->   Operation 27 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.76>
ST_4 : Operation 28 [1/2] (0.76ns)   --->   "%call_ret = call i16 @forward_output_layer<128, 1>, i15 %layer1_out, i16 %P_L1_b_102, i15 %C_C1_x_copy, i16 %P_L1_W_0" [mlp.cpp:30]   --->   Operation 28 'call' 'call_ret' <Predicate = true> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_r, i16 %call_ret" [mlp.cpp:30]   --->   Operation 29 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 1> <Delay = 3.56>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%feedback_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %feedback"   --->   Operation 31 'read' 'feedback_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (3.56ns)   --->   "%call_ln24 = call void @backward_output<128, 1, ap_fixed<16, 6, 4, 0, 0> >, i16 %dL_dx_0, i16 %feedback_read, i16 %P_L1_b_102, i16 %P_L1_W_0, i15 %C_C1_x_copy" [mlp.cpp:24]   --->   Operation 32 'call' 'call_ln24' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln24 = call void @backward_output<128, 1, ap_fixed<16, 6, 4, 0, 0> >, i16 %dL_dx_0, i16 %feedback_read, i16 %P_L1_b_102, i16 %P_L1_W_0, i15 %C_C1_x_copy" [mlp.cpp:24]   --->   Operation 33 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln25 = call void @backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> >, i16 %dL_dx_0, i16 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy, i16 %C_C0_z, i16 %P_L0_b, i16 %P_L0_W_0" [mlp.cpp:25]   --->   Operation 34 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln25 = call void @backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> >, i16 %dL_dx_0, i16 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy, i16 %C_C0_z, i16 %P_L0_b, i16 %P_L0_W_0" [mlp.cpp:25]   --->   Operation 35 'call' 'call_ln25' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln26 = br void %if.end" [mlp.cpp:26]   --->   Operation 36 'br' 'br_ln26' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [mlp.cpp:32]   --->   Operation 37 'ret' 'ret_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.436ns
The critical path consists of the following:
	wire read operation ('zero_grad_read') on port 'zero_grad' [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', mlp.cpp:22) [24]  (0.436 ns)
	'store' operation 0 bit ('store_ln30', ./components.h:30->mlp.cpp:29) of variable 'input_r_read', ./components.h:30->mlp.cpp:29 on static variable 'mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy' [28]  (0.000 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.765ns
The critical path consists of the following:
	'call' operation 16 bit ('call_ret', mlp.cpp:30) to 'forward_output_layer<128, 1>' [30]  (0.765 ns)

 <State 5>: 3.562ns
The critical path consists of the following:
	wire read operation ('feedback_read') on port 'feedback' [34]  (0.000 ns)
	'call' operation 0 bit ('call_ln24', mlp.cpp:24) to 'backward_output<128, 1, ap_fixed<16, 6, 4, 0, 0> >' [35]  (3.562 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
