---
title: "Research Projects"
collection: archive
permalink: /projects/
venue: "IIT Gandhinagar, Electrical Engineering Department"
---

<div style="text-align: justify; font-size: 16px;">
    <ol>
        <li><strong>Digital In Memory Computing (IMC) in 6T SRAM</strong>
            <ul>
                <li><em>Duration:</em> Dec 2020 - Present</li>
                <li><em>Highlights:</em>
                    <ul>
                        <li>Conducted Compute Disturb Analysis and Proposed Mitigation techniques for SRAM 6T-based Digital IMC</li>
                        <li>Designed IMC Architecture including Decoder and Peripherals</li>
                        <li>Developed Compute Circuits for bit-serial addition, multiplication, and MAC operation</li>
                        <li>Designed a Compute-enabled Sense Amplifier robust to process variation</li>
                    </ul>
                </li>
            </ul>
        </li>
        <li><strong>Analog In Memory Computing in 6T SRAM</strong>
            <ul>
                <li><em>Duration:</em> Dec 2020 - Present</li>
                <li><em>Highlights:</em>
                    <ul>
                        <li>Proposed a column-major analog IMC for multi-bit multiplication with minimal changes to peripheral circuits</li>
                        <li>Developed a compute-disturb free IMC architecture with high dynamic range and resilience to process variations</li>
                        <li>Identified wordline degradation as a major source of non-linearity in analog and digital IMC</li>
                        <li>Implemented four wordline shaping techniques to improve access time and reduce inconsistency in bitline discharge</li>
                        <li>Proposed a novel process variation tracking method for analog IMC to compensate for process variation</li>
                    </ul>
                </li>
            </ul>
        </li>
        <li><strong>Simulator Design for Digital IMC</strong>
            <ul>
                <li><em>Duration:</em> May 2019 - Present</li>
                <li><em>Highlights:</em>
                    <ul>
                        <li>Designed i-CACTI simulator for application-level analysis of Digital IMC</li>
                        <li>Built FastMem simulator for accurate and fast SRAM modeling integrated with Digital IMC Compute Logic using Bit Serial and Bit Parallel paradigms of computation</li>
                        <li>Built NeuroCACTI-IMC to calculate performance metrics for in-memory computations in SRAM-based memory sub-system, achieving 8X improvement in EDP for BPA and BSA by modifying memory array structure.</li>
                    </ul>
                </li>
            </ul>
        </li>
        <li><strong>Automatic Analog Circuit Design Tool using Machine Learning</strong>
            <ul>
                <li><em>Duration:</em> Aug 2020 - Present</li>
                <li><em>Highlights:</em>
                    <ul>
                        <li>Utilized machine learning to model technology parameters for automatic analog circuit design</li>
                        <li>Created a design space of circuits (Common Source and Two Stage Operational Amplifier) using the machine learning model</li>
                        <li>Employed Bayesian optimization to find the optimum design within the design space</li>
                        <li>Implemented an active learning plugin for dataset generation when it was not readily available</li>
                    </ul>
                </li>
            </ul>
        </li>
        <li><strong>Developed SRAM Memory Compiler</strong>
            <ul>
                <li><em>Duration:</em> Feb 2020 - Sep 2020</li>
                <li><em>Highlights:</em>
                    <ul>
                        <li>Analyzed the performance metrics of SRAM arrays generated by OpenRAM compiler in NCSU45nm, ranging from 8B to 4KB</li>
                        <li>Ported OpenRAM memory compiler to UMC65nm and UMC28nm at both schematic and layout levels, performing a detailed analysis across multiple technologies</li>
                        <li>Optimized the performance of the complete Memory subsystem by properly sizing transistors in custom library cells and implementing circuit-level changes</li>
                    </ul>
                </li>
            </ul>
        </li>
        <li><strong>Developed VosTrOF: A Unified Tool for Design Space Exploration of Approximate Arithmetic Circuits</strong>
            <ul>
                <li><em>Duration:</em> Mar 2019 - May 2020</li>
                <li><em>Highlights:</em>
                    <ul>
                        <li>Designed VosTrOF, a tool that unifies four approximation strategies (Truncation, Overclocking, Voltage Overscaling, and Functional Approximation) for adders, multipliers, and dividers, enabling holistic analysis and design space exploration</li>
                        <li>Utilized VosTrOF for eight separate image processing applications, demonstrating optimized designs</li>
                    </ul>
                </li>
            </ul>
        </li>
        <li><strong>Compression and Quantization of Convolutional Neural Networks</strong>
            <ul>
                <li><em>Duration:</em> May 2019 - July 2019</li>
                <li><em>Highlights:</em>
                    <ul>
                        <li>Surveyed compression and quantization techniques for Neural Networks to reduce memory and compute requirements during inference</li>
                        <li>Implemented logarithmic quantization in Python for various neural networks and analyzed the effects</li>
                    </ul>
                </li>
            </ul>
        </li>
        <li><strong>A Deep Learning based Automatic Image Colorization Framework</strong>
            <ul>
                <li><em>Duration:</em> Feb 2019 - Apr 2019</li>
                <li><em>Highlights:</em>
                    <ul>
                        <li>Used Deep Learning to colorize grayscale images</li>
                        <li>Utilized class-rebalancing at training time to enhance the diversity of colors in the output image</li>
                        <li>Implemented the system as a feed-forward net in a Convolutional Neural Network at test time, trained on the Imagenet Dataset</li>
                    </ul>
                </li>
            </ul>
        </li>
        <li><strong>Xilinx Vivado Automation Using Python</strong>
            <ul>
                <li><em>Duration:</em> Dec 2018 - Jan 2019</li>
                <li><em>Highlights:</em>
                    <ul>
                        <li>Automated Xilinx Vivado's Synthesis and Simulation flow using Python, Bash, and Tcl</li>
                        <li>Designed a wrapper to simulate and synthesize a large number of RTL files, providing metrics in a single file</li>
                    </ul>
                </li>
            </ul>
        </li>
        <li><strong>Heterogeneous SRAM Cell Sizing for Low-Power Image Processing Applications</strong>
            <ul>
                <li><em>Duration:</em> Oct 2018 - Nov 2018</li>
                <li><em>Highlights:</em>
                    <ul>
                        <li>Designed an 8x8 array of 6T SRAM cells with 8 cells in a row of heterogeneous/different sizes</li>
                        <li>Simulated and performed read/write operations with the help of peripheral circuitry in Cadence Virtuoso using UMC 65nm technology</li>
                        <li>Developed a 1000X faster algorithm than the proposed one to find optimum sizes for heterogeneous SRAM cells using the Dynamic Programming approach.</li>
                    </ul>
                </li>
            </ul>
        </li>
    </ol>
</div>

