// Seed: 3375148658
module module_0 (
    input  tri  id_0,
    input  wand id_1,
    output tri1 id_2,
    input  tri0 id_3,
    input  tri0 id_4,
    output wor  id_5,
    input  wand id_6,
    output wand id_7,
    input  wor  id_8,
    input  wand module_0,
    input  tri1 id_10,
    output wand id_11
);
  parameter id_13 = 1;
  wire id_14;
  wire id_15;
  ;
  wire id_16;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output wand id_2,
    output tri0 id_3,
    output tri id_4,
    output wand id_5,
    input wire id_6
);
  logic [7:0][(  1  ) : 1] id_8;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_5,
      id_0,
      id_6,
      id_4,
      id_1,
      id_5,
      id_6,
      id_0,
      id_0,
      id_5
  );
  id_9 :
  assert property (@(negedge id_1 && -1'b0) id_9 * id_9)
  else $unsigned(58);
  ;
  parameter id_10 = 1;
  parameter id_11 = 1;
endmodule
