/*(Start())@22 · ((((Even("i"))@25 · (t=1)@26 · (Odd("i"))@27 · (t=0)@28)^w) \/ (((Odd("i"))@29 · (t=0)@30 · (Even("i"))@31 · (t=1)@32)^w))*/

flow(22,25).
flow(25,26).
flow(26,27).
flow(27,28).
flow(28,28).
flow(28,25).
flow(22,29).
flow(29,30).
flow(30,31).
flow(31,32).
flow(32,32).
flow(32,29).
Start(22).
Even("i",25).
State(25).
State(26).
Odd("i",27).
State(27).
Eq("t",28,0).
State(28).
State(22).
Odd("i",29).
State(29).
Eq("t",30,0).
State(30).
Even("i",31).
State(31).
State(32).

//AG((AF("t"=0) /\ AF("t"=0)))
.decl Start(x:number)
.decl State(x:number)
.decl flow(x:number,y:number)
.decl control_flow(x:number,y:number)
.decl transFlow(x:number,y:number)
.decl NotTotal(loc:number)
.decl Even(x0:symbol,n1:number)
.decl Odd(x0:symbol,n1:number)
.decl NotEq(x:symbol,loc:number,n:number)
.decl Eq(x:symbol,loc:number,n:number)
.decl EqD(x:symbol,loc:number,n:number)
.decl t_eq_0(loc:number)
.decl AF_t_eq_0_T(interm_state:number,loc:number)
.decl AF_t_eq_0_S(loc:number)
.decl AF_t_eq_0(loc:number)
.decl AF_t_eq_0_AND_AF_t_eq_0(loc:number)
.decl NOT_AF_t_eq_0_AND_AF_t_eq_0(loc:number)
.decl EF_NOT_AF_t_eq_0_AND_AF_t_eq_0(loc:number)
.decl AG_AF_t_eq_0_AND_AF_t_eq_0(loc:number)
.decl AG_AF_t_eq_0_AND_AF_t_eq_0_Final(loc:number)transFlow(x,y) :- control_flow(x,y).
transFlow(x,z) :- control_flow(x,y), transFlow(y,z).
NotTotal(loc) :- State(loc), !control_flow(loc,_).
NotTotal(loc) :- NotTotal(locI), control_flow(loc,locI).
control_flow(x,y) :- flow(x,y).
EqD(x,loc,n) :- Eq(x,loc,n).
EqD(x,loc,n) :- EqD(x,locI,n), control_flow(locI,loc), !Eq(x,loc,_), !NotEq(x,loc,_).
t_eq_0(loc) :- State(loc), EqD("t",loc,0).
AF_t_eq_0_T(interm_state,loc) :- AF_t_eq_0_T(tempOne,loc), !t_eq_0(tempOne), control_flow(tempOne,interm_state).
AF_t_eq_0_T(interm_state,loc) :- !t_eq_0(loc), control_flow(loc,interm_state).
AF_t_eq_0_S(loc) :- !t_eq_0(loc), control_flow(loc,tempOne), AF_t_eq_0_S(tempOne).
AF_t_eq_0_S(loc) :- AF_t_eq_0_T(loc,loc).
AF_t_eq_0(loc) :- State(loc), !AF_t_eq_0_S(loc).
t_eq_0(loc) :- State(loc), EqD("t",loc,0).
AF_t_eq_0_T(interm_state,loc) :- AF_t_eq_0_T(tempOne,loc), !t_eq_0(tempOne), control_flow(tempOne,interm_state).
AF_t_eq_0_T(interm_state,loc) :- !t_eq_0(loc), control_flow(loc,interm_state).
AF_t_eq_0_S(loc) :- !t_eq_0(loc), control_flow(loc,tempOne), AF_t_eq_0_S(tempOne).
AF_t_eq_0_S(loc) :- AF_t_eq_0_T(loc,loc).
AF_t_eq_0(loc) :- State(loc), !AF_t_eq_0_S(loc).
AF_t_eq_0_AND_AF_t_eq_0(loc) :- AF_t_eq_0(loc), AF_t_eq_0(loc).
NOT_AF_t_eq_0_AND_AF_t_eq_0(loc) :- State(loc), !AF_t_eq_0_AND_AF_t_eq_0(loc).
EF_NOT_AF_t_eq_0_AND_AF_t_eq_0(loc) :- control_flow(loc,tempOne), EF_NOT_AF_t_eq_0_AND_AF_t_eq_0(tempOne).
EF_NOT_AF_t_eq_0_AND_AF_t_eq_0(loc) :- NOT_AF_t_eq_0_AND_AF_t_eq_0(loc).
AG_AF_t_eq_0_AND_AF_t_eq_0(loc) :- State(loc), !EF_NOT_AF_t_eq_0_AND_AF_t_eq_0(loc).
AG_AF_t_eq_0_AND_AF_t_eq_0_Final(loc) :- Start(loc), AG_AF_t_eq_0_AND_AF_t_eq_0(loc), !NotTotal(loc).
.output NotEq
.output Eq
.output Start
.output State
.output flow
.output Even
.output Odd
.output AG_AF_t_eq_0_AND_AF_t_eq_0_Final(IO=stdout)

/* Other information 

//-- Facts for Procedure <main> 

Flow(12,7). //@6:1-9:2
Flow(9,11). //@18:2-19:1
Flow(7,8). //@9:2-9:9
Flow(7,10). //@9:2-9:9
Flow(10,5). //@9:9-10:7
Flow(8,9). //@9:9-18:2
Flow(6,7). //@15:3-9:2
Flow(1,6). //@10:3-15:3
Flow(5,3). //@10:7-10:7
Flow(5,4). //@10:7-10:7
Flow(4,2). //@10:7-11:4
Flow(3,0). //@10:7-13:4
Flow(2,1). //@11:4-10:3
Flow(0,1). //@13:4-10:3
Stmt_BinaryOperatorStmt(0,Assign,[IStore(&t,0)]). // @13:4
Stmt_BinaryOperatorStmt(2,Assign,[IStore(&t,1)]). // @11:4
PruneNode(3,false,[Prune(!((n$1 % 2) == 0), false)]). // @10:7
PruneNode(4,true,[Prune(((n$1 % 2) == 0), true)]). // @10:7
Stmt_BinaryOperatorStmt(5,EQ,[ILoad(&i,n$1)]). // @10:7
Join(1,[]).  // @10:3
Stmt_BinaryOperatorStmt(6,Assign,[ILoad(&i,n$0),IStore(&i,(n$0 + 1))]). // @15:3
PruneNode(8,false,[Prune(!1, false)]). // @9:9
PruneNode(10,true,[Prune(1, true)]). // @9:9
Join(7,[]).  // @9:2
Stmt_Return(9,[IStore(&return,0)]). // @18:2
Exit(11).  // @19:1
Start(12). // @6:1
*/

