

================================================================
== Vitis HLS Report for 'matrixadd'
================================================================
* Date:           Sun Jun 23 03:44:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixadd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.981 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49191|    49191|  0.246 ms|  0.246 ms|  49192|  49192|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_matrixadd_Pipeline_loop_0_fu_72   |matrixadd_Pipeline_loop_0  |    49155|    49155|  0.246 ms|  0.246 ms|  49155|  49155|       no|
        |grp_matrixadd_Pipeline_loop_1_fu_79   |matrixadd_Pipeline_loop_1  |    49155|    49155|  0.246 ms|  0.246 ms|  49155|  49155|       no|
        |grp_matrixadd_Pipeline_loop_2_fu_86   |matrixadd_Pipeline_loop_2  |    49155|    49155|  0.246 ms|  0.246 ms|  49155|  49155|       no|
        |grp_matrixadd_Pipeline_loop_3_fu_93   |matrixadd_Pipeline_loop_3  |    49155|    49155|  0.246 ms|  0.246 ms|  49155|  49155|       no|
        |grp_matrixadd_Pipeline_loop_5_fu_100  |matrixadd_Pipeline_loop_5  |    49155|    49155|  0.246 ms|  0.246 ms|  49155|  49155|       no|
        |grp_matrixadd_Pipeline_loop_7_fu_107  |matrixadd_Pipeline_loop_7  |    49155|    49155|  0.246 ms|  0.246 ms|  49155|  49155|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%s_7_loc = alloca i64 1"   --->   Operation 38 'alloca' 's_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%s_6_loc = alloca i64 1"   --->   Operation 39 'alloca' 's_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%s_4_loc = alloca i64 1"   --->   Operation 40 'alloca' 's_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%s_2_loc = alloca i64 1"   --->   Operation 41 'alloca' 's_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%s_1_loc = alloca i64 1"   --->   Operation 42 'alloca' 's_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%s_0_loc = alloca i64 1"   --->   Operation 43 'alloca' 's_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixadd_Pipeline_loop_0, i32 %array_0, i32 %s_0_loc"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixadd_Pipeline_loop_1, i32 %array_1, i32 %s_1_loc"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixadd_Pipeline_loop_2, i32 %array_2, i32 %s_2_loc"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixadd_Pipeline_loop_3, i32 %array_4, i32 %s_4_loc"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixadd_Pipeline_loop_5, i32 %array_6, i32 %s_6_loc"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixadd_Pipeline_loop_7, i32 %array_7, i32 %s_7_loc"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixadd_Pipeline_loop_0, i32 %array_0, i32 %s_0_loc"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixadd_Pipeline_loop_1, i32 %array_1, i32 %s_1_loc"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixadd_Pipeline_loop_2, i32 %array_2, i32 %s_2_loc"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixadd_Pipeline_loop_3, i32 %array_4, i32 %s_4_loc"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixadd_Pipeline_loop_5, i32 %array_6, i32 %s_6_loc"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixadd_Pipeline_loop_7, i32 %array_7, i32 %s_7_loc"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.98>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%s_0_loc_load = load i32 %s_0_loc"   --->   Operation 56 'load' 's_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%s_1_loc_load = load i32 %s_1_loc"   --->   Operation 57 'load' 's_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [5/5] (3.98ns)   --->   "%add = fadd i32 %s_0_loc_load, i32 %s_1_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 58 'fadd' 'add' <Predicate = true> <Delay = 3.98> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 59 [4/5] (3.57ns)   --->   "%add = fadd i32 %s_0_loc_load, i32 %s_1_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 59 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.57>
ST_5 : Operation 60 [3/5] (3.57ns)   --->   "%add = fadd i32 %s_0_loc_load, i32 %s_1_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 60 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.57>
ST_6 : Operation 61 [2/5] (3.57ns)   --->   "%add = fadd i32 %s_0_loc_load, i32 %s_1_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 61 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 62 [1/5] (3.57ns)   --->   "%add = fadd i32 %s_0_loc_load, i32 %s_1_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 62 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.98>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%s_2_loc_load = load i32 %s_2_loc"   --->   Operation 63 'load' 's_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [5/5] (3.98ns)   --->   "%add1 = fadd i32 %add, i32 %s_2_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 64 'fadd' 'add1' <Predicate = true> <Delay = 3.98> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 65 [4/5] (3.57ns)   --->   "%add1 = fadd i32 %add, i32 %s_2_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 65 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 66 [3/5] (3.57ns)   --->   "%add1 = fadd i32 %add, i32 %s_2_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 66 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 67 [2/5] (3.57ns)   --->   "%add1 = fadd i32 %add, i32 %s_2_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 67 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 68 [1/5] (3.57ns)   --->   "%add1 = fadd i32 %add, i32 %s_2_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 68 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.98>
ST_13 : Operation 69 [5/5] (3.98ns)   --->   "%add2 = fadd i32 %add1, i32 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 69 'fadd' 'add2' <Predicate = true> <Delay = 3.98> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 70 [4/5] (3.57ns)   --->   "%add2 = fadd i32 %add1, i32 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 70 'fadd' 'add2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 71 [3/5] (3.57ns)   --->   "%add2 = fadd i32 %add1, i32 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 71 'fadd' 'add2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 72 [2/5] (3.57ns)   --->   "%add2 = fadd i32 %add1, i32 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 72 'fadd' 'add2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.57>
ST_17 : Operation 73 [1/5] (3.57ns)   --->   "%add2 = fadd i32 %add1, i32 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 73 'fadd' 'add2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.98>
ST_18 : Operation 74 [1/1] (0.00ns)   --->   "%s_4_loc_load = load i32 %s_4_loc"   --->   Operation 74 'load' 's_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 75 [5/5] (3.98ns)   --->   "%add3 = fadd i32 %add2, i32 %s_4_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 75 'fadd' 'add3' <Predicate = true> <Delay = 3.98> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.57>
ST_19 : Operation 76 [4/5] (3.57ns)   --->   "%add3 = fadd i32 %add2, i32 %s_4_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 76 'fadd' 'add3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 77 [3/5] (3.57ns)   --->   "%add3 = fadd i32 %add2, i32 %s_4_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 77 'fadd' 'add3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.57>
ST_21 : Operation 78 [2/5] (3.57ns)   --->   "%add3 = fadd i32 %add2, i32 %s_4_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 78 'fadd' 'add3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.57>
ST_22 : Operation 79 [1/5] (3.57ns)   --->   "%add3 = fadd i32 %add2, i32 %s_4_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 79 'fadd' 'add3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.98>
ST_23 : Operation 80 [5/5] (3.98ns)   --->   "%add4 = fadd i32 %add3, i32 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 80 'fadd' 'add4' <Predicate = true> <Delay = 3.98> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.57>
ST_24 : Operation 81 [4/5] (3.57ns)   --->   "%add4 = fadd i32 %add3, i32 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 81 'fadd' 'add4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.57>
ST_25 : Operation 82 [3/5] (3.57ns)   --->   "%add4 = fadd i32 %add3, i32 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 82 'fadd' 'add4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.57>
ST_26 : Operation 83 [2/5] (3.57ns)   --->   "%add4 = fadd i32 %add3, i32 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 83 'fadd' 'add4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.57>
ST_27 : Operation 84 [1/5] (3.57ns)   --->   "%add4 = fadd i32 %add3, i32 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 84 'fadd' 'add4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.98>
ST_28 : Operation 85 [1/1] (0.00ns)   --->   "%s_6_loc_load = load i32 %s_6_loc"   --->   Operation 85 'load' 's_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 86 [5/5] (3.98ns)   --->   "%add5 = fadd i32 %add4, i32 %s_6_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 86 'fadd' 'add5' <Predicate = true> <Delay = 3.98> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.57>
ST_29 : Operation 87 [4/5] (3.57ns)   --->   "%add5 = fadd i32 %add4, i32 %s_6_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 87 'fadd' 'add5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.57>
ST_30 : Operation 88 [3/5] (3.57ns)   --->   "%add5 = fadd i32 %add4, i32 %s_6_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 88 'fadd' 'add5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.57>
ST_31 : Operation 89 [2/5] (3.57ns)   --->   "%add5 = fadd i32 %add4, i32 %s_6_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 89 'fadd' 'add5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.57>
ST_32 : Operation 90 [1/5] (3.57ns)   --->   "%add5 = fadd i32 %add4, i32 %s_6_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 90 'fadd' 'add5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.98>
ST_33 : Operation 91 [1/1] (0.00ns)   --->   "%s_7_loc_load = load i32 %s_7_loc"   --->   Operation 91 'load' 's_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 92 [5/5] (3.98ns)   --->   "%add6 = fadd i32 %add5, i32 %s_7_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 92 'fadd' 'add6' <Predicate = true> <Delay = 3.98> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.57>
ST_34 : Operation 93 [4/5] (3.57ns)   --->   "%add6 = fadd i32 %add5, i32 %s_7_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 93 'fadd' 'add6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.57>
ST_35 : Operation 94 [3/5] (3.57ns)   --->   "%add6 = fadd i32 %add5, i32 %s_7_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 94 'fadd' 'add6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.57>
ST_36 : Operation 95 [2/5] (3.57ns)   --->   "%add6 = fadd i32 %add5, i32 %s_7_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 95 'fadd' 'add6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.57>
ST_37 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 97 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:14]   --->   Operation 97 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %array_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %array_0"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %array_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %array_1"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %array_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %array_2"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %array_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %array_3"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %array_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %array_4"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %array_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %array_5"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %array_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %array_6"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %array_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %array_7"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 114 [1/5] (3.57ns)   --->   "%add6 = fadd i32 %add5, i32 %s_7_loc_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 114 'fadd' 'add6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln69 = ret i32 %add6" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69]   --->   Operation 115 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ array_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ array_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ array_3]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ array_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ array_5]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ array_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ array_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_7_loc            (alloca       ) [ 01111111111111111111111111111111110000]
s_6_loc            (alloca       ) [ 01111111111111111111111111111000000000]
s_4_loc            (alloca       ) [ 01111111111111111110000000000000000000]
s_2_loc            (alloca       ) [ 01111111100000000000000000000000000000]
s_1_loc            (alloca       ) [ 01110000000000000000000000000000000000]
s_0_loc            (alloca       ) [ 01110000000000000000000000000000000000]
call_ln0           (call         ) [ 00000000000000000000000000000000000000]
call_ln0           (call         ) [ 00000000000000000000000000000000000000]
call_ln0           (call         ) [ 00000000000000000000000000000000000000]
call_ln0           (call         ) [ 00000000000000000000000000000000000000]
call_ln0           (call         ) [ 00000000000000000000000000000000000000]
call_ln0           (call         ) [ 00000000000000000000000000000000000000]
s_0_loc_load       (load         ) [ 00001111000000000000000000000000000000]
s_1_loc_load       (load         ) [ 00001111000000000000000000000000000000]
add                (fadd         ) [ 00000000111110000000000000000000000000]
s_2_loc_load       (load         ) [ 00000000011110000000000000000000000000]
add1               (fadd         ) [ 00000000000001111100000000000000000000]
add2               (fadd         ) [ 00000000000000000011111000000000000000]
s_4_loc_load       (load         ) [ 00000000000000000001111000000000000000]
add3               (fadd         ) [ 00000000000000000000000111110000000000]
add4               (fadd         ) [ 00000000000000000000000000001111100000]
s_6_loc_load       (load         ) [ 00000000000000000000000000000111100000]
add5               (fadd         ) [ 00000000000000000000000000000000011111]
s_7_loc_load       (load         ) [ 00000000000000000000000000000000001111]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000]
spectopmodule_ln14 (spectopmodule) [ 00000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000]
add6               (fadd         ) [ 00000000000000000000000000000000000000]
ret_ln69           (ret          ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="array_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="array_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="array_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="array_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="array_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="array_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="array_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixadd_Pipeline_loop_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixadd_Pipeline_loop_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixadd_Pipeline_loop_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixadd_Pipeline_loop_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixadd_Pipeline_loop_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixadd_Pipeline_loop_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="s_7_loc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_7_loc/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="s_6_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_6_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="s_4_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_4_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="s_2_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_2_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="s_1_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_1_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="s_0_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_0_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_matrixadd_Pipeline_loop_0_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_matrixadd_Pipeline_loop_1_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_matrixadd_Pipeline_loop_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_matrixadd_Pipeline_loop_3_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="32" slack="0"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_matrixadd_Pipeline_loop_5_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_matrixadd_Pipeline_loop_7_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/3 add1/8 add2/13 add3/18 add4/23 add5/28 add6/33 "/>
</bind>
</comp>

<comp id="119" class="1005" name="reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add add1 add2 add3 add4 add5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="s_0_loc_load_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_0_loc_load/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="s_1_loc_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="2"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_1_loc_load/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="s_2_loc_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="7"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_2_loc_load/8 "/>
</bind>
</comp>

<comp id="136" class="1004" name="s_4_loc_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="17"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_4_loc_load/18 "/>
</bind>
</comp>

<comp id="140" class="1004" name="s_6_loc_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="27"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_6_loc_load/28 "/>
</bind>
</comp>

<comp id="144" class="1004" name="s_7_loc_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="32"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_7_loc_load/33 "/>
</bind>
</comp>

<comp id="148" class="1005" name="s_7_loc_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_7_loc "/>
</bind>
</comp>

<comp id="154" class="1005" name="s_6_loc_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_6_loc "/>
</bind>
</comp>

<comp id="160" class="1005" name="s_4_loc_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_4_loc "/>
</bind>
</comp>

<comp id="166" class="1005" name="s_2_loc_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_2_loc "/>
</bind>
</comp>

<comp id="172" class="1005" name="s_1_loc_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_1_loc "/>
</bind>
</comp>

<comp id="178" class="1005" name="s_0_loc_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_0_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="114" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="127"><net_src comp="124" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="131"><net_src comp="128" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="139"><net_src comp="136" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="143"><net_src comp="140" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="151"><net_src comp="48" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="157"><net_src comp="52" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="163"><net_src comp="56" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="169"><net_src comp="60" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="175"><net_src comp="64" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="181"><net_src comp="68" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="124" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: matrixadd : array_0 | {1 2 }
	Port: matrixadd : array_1 | {1 2 }
	Port: matrixadd : array_2 | {1 2 }
	Port: matrixadd : array_4 | {1 2 }
	Port: matrixadd : array_6 | {1 2 }
	Port: matrixadd : array_7 | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
		add : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		add1 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		add3 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		add5 : 1
	State 29
	State 30
	State 31
	State 32
	State 33
		add6 : 1
	State 34
	State 35
	State 36
	State 37
		ret_ln69 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |  grp_matrixadd_Pipeline_loop_0_fu_72 |    2    |   1.84  |   396   |   378   |
|          |  grp_matrixadd_Pipeline_loop_1_fu_79 |    2    |   1.84  |   396   |   378   |
|   call   |  grp_matrixadd_Pipeline_loop_2_fu_86 |    2    |   1.84  |   396   |   378   |
|          |  grp_matrixadd_Pipeline_loop_3_fu_93 |    2    |   1.84  |   396   |   378   |
|          | grp_matrixadd_Pipeline_loop_5_fu_100 |    2    |   1.84  |   396   |   378   |
|          | grp_matrixadd_Pipeline_loop_7_fu_107 |    2    |   1.84  |   396   |   378   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   fadd   |              grp_fu_114              |    2    |    0    |   205   |   219   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    14   |  11.04  |   2581  |   2487  |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|    reg_119    |   32   |
|s_0_loc_reg_178|   32   |
|s_1_loc_reg_172|   32   |
|s_2_loc_reg_166|   32   |
|s_4_loc_reg_160|   32   |
|s_6_loc_reg_154|   32   |
|s_7_loc_reg_148|   32   |
+---------------+--------+
|     Total     |   224  |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_114 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_114 |  p1  |   6  |  32  |   192  ||    31   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   256  || 1.08857 ||    40   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |   11   |  2581  |  2487  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   40   |
|  Register |    -   |    -   |   224  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |   12   |  2805  |  2527  |
+-----------+--------+--------+--------+--------+
