m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f MIXED_VERSIONS
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/jules/intelFPGA_lite/21.1/questa_fse/bin
T_opt
!s110 1679756758
VJmPSl]EY<`EQTC9mc>J=Y3
Z2 04 6 4 work cpu_tb fast 0
=26-000ae431a4f1-641f0dd6-ccdf0-5714
Z3 !s124 OEM10U13 
Z4 o-quiet -auto_acc_if_foreign -work work +acc
Z5 tCvgOpt 0
n@_opt
Z6 OL;O;2021.2;73
R1
T_opt1
!s110 1680978096
VCS[0U53F7MVJ62G1TVLKj0
R2
=14-000ae431a4f1-6431b0b0-bab19-8f09
!s124 OEM10U22 
R4
R5
n@_opt1
R6
R1
T_opt2
!s110 1679784572
V2kl@Y[5hA9jRBW3g@hN1E3
R2
=4-d85ed3e4ae0b-641f7a7b-3df-777c
R3
R4
R5
n@_opt2
Z7 OL;O;2021.3;73
R1
T_opt3
!s110 1681484213
VMbkAb2[V^V>Uni`iV[9Lj3
R2
=7-d85ed3e4ae0b-643969b5-5e-67e4
!s124 OEM10U23 
R4
R5
n@_opt3
R7
R1
valu
Z8 !s110 1681484439
!i10b 1
!s100 XaX;A]PGV0YBXmV9:3hgl3
I5[d`2oS]]Y][knh^6o?iD1
Z9 dC:/Users/jules/Documents/RISC-V-A-didactic-plateform
Z10 w1680975678
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/alu.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/alu.v
Z11 FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/../parameters.vh
!i122 2623
L0 1 162
Z12 VDg1SIo80bB@j0V0VzS_@n1
Z13 OL;L;2021.3;73
r1
!s85 0
31
Z14 !s108 1681484438.000000
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/../parameters.vh|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/alu.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/alu.v|
!i113 0
Z15 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
vbr
R8
!i10b 1
!s100 RV6O6l;?IAGg[D18FRed71
ICiXnBQVZ<^6ODTkm1`PTc3
R9
w1680980000
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v
R11
!i122 2624
L0 1 185
R12
R13
r1
!s85 0
31
Z16 !s108 1681484439.000000
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/../parameters.vh|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v|
!i113 0
R15
R5
vcontroler
!s110 1680879489
!i10b 1
!s100 mg]_8o5n4@SWA]WLGR9jn3
IQPim:4Def<]hQbEgD`QC=3
d/home/jules/Documents/RISC-V-A-didactic-plateform
w1680879486
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/controller.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/controller.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/parameters.vh
!i122 1235
L0 1 439
R12
OL;L;2021.2;73
r1
!s85 0
31
!s108 1680879489.000000
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/parameters.vh|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/controller.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/controller.v|
!i113 0
R15
R5
vcontroller
Z17 !s110 1681484438
!i10b 1
!s100 ZH]a2dVfnWN=NnDD@>F0o0
IklJWcJDRD9@iE=?Q_hi`E3
R9
w1681484203
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/controller.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/controller.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/../parameters.vh
!i122 2621
L0 1 463
R12
R13
r1
!s85 0
31
R14
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/../parameters.vh|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/controller.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/controller.v|
!i113 0
R15
R5
vcpu
R17
!i10b 1
!s100 92VH>Pk0X:G87a99h<A`<3
IMS:ACoEY1T3AAB5O`95DL1
R9
w1681483656
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v
!i122 2617
L0 1 260
R12
R13
r1
!s85 0
31
R14
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v|
!i113 0
R15
R5
vcpu_tb
R8
!i10b 1
!s100 fDeJzTO^HWLD<YU<KlMYL1
IM81N6Ran@0HjcJTiAhPUQ3
R9
R10
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/../verilog/parameters.vh
!i122 2637
L0 1 175
R12
R13
r1
!s85 0
31
R16
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/../verilog/parameters.vh|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v|
!i113 0
R15
R5
vex_mem_register
R8
!i10b 1
!s100 JXB=4J@b9aR]z^0^92Y`]1
IhAbQdD6YVhgCPkfjJn<:e1
R9
w1681482885
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v
!i122 2631
L0 1 79
R12
R13
r1
!s85 0
31
R16
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v|
!i113 0
R15
R5
vex_stage
R8
!i10b 1
!s100 ke;3D4R>7VhUGVh?Pk`7H0
IU=_j`E9<?hA@hX6z=]5>n3
R9
R10
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v
!i122 2625
L0 1 52
R12
R13
r1
!s85 0
31
R16
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v|
!i113 0
R15
R5
vhazard_detection_unit
R8
!i10b 1
!s100 >Ul?1]BYTZa;[QCCcb<@N2
I[URXXL8RA2LJEN;mIiCz>0
R9
w1681482092
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/hazard_detection_unit.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/hazard_detection_unit.v
!i122 2638
Z18 L0 1 28
R12
R13
r1
!s85 0
31
R16
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/hazard_detection_unit.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/hazard_detection_unit.v|
!i113 0
R15
R5
vid_ex_register
R8
!i10b 1
!s100 CXAjGS_`zkKMR=mPoM=:?0
ITUV6WBCdR=^B]JME_N52R1
R9
w1681482855
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/id_ex_register.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/id_ex_register.v
!i122 2632
L0 1 94
R12
R13
r1
!s85 0
31
R16
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/id_ex_register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/id_ex_register.v|
!i113 0
R15
R5
vid_stage
R17
!i10b 1
!s100 K0WKD4okd90E>Kz8d=@^O0
IEb_`R7>5YlXXKYhR4;jXJ0
R9
w1681482388
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v
!i122 2622
L0 1 55
R12
R13
r1
!s85 0
31
R14
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v|
!i113 0
R15
R5
vif_id_register
R8
!i10b 1
!s100 gcMj=Q3U^_d1DCW6eLQ=N3
I9G3Yeb2><J3d1Z7=]3T4N0
R9
R10
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/if_id_register.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/if_id_register.v
!i122 2633
R18
R12
R13
r1
!s85 0
31
R16
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/if_id_register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/if_id_register.v|
!i113 0
R15
R5
vif_stage
R8
!i10b 1
!s100 mk:hNU^nA?IR4[Fe3KbJ^2
IZf7Ej22Q9CSd6@=dR5O@o2
R9
R10
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v
!i122 2627
Z19 L0 1 17
R12
R13
r1
!s85 0
31
R16
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v|
!i113 0
R15
R5
vlsu
R8
!i10b 1
!s100 o<O_O3ndbZQl;0C1nV[3U1
I>`T=V^SaJ9`zi7m8QO4D33
R9
R10
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/lsu.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/lsu.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/../parameters.vh
!i122 2629
L0 1 146
R12
R13
r1
!s85 0
31
R16
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/../parameters.vh|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/lsu.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/lsu.v|
!i113 0
R15
R5
vmem_stage
R8
!i10b 1
!s100 7YYBNeW`D8PDHlOUz@8J<2
IMiGWMDMg<697A=0zQC3O=2
R9
R10
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/mem_stage.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/mem_stage.v
!i122 2630
L0 1 21
R12
R13
r1
!s85 0
31
R16
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/mem_stage.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/mem_stage.v|
!i113 0
R15
R5
vmem_wb_register
R8
!i10b 1
!s100 cIae2iBUYZV<Ym12m>;<`1
IU?8NZbn5hD_5BhQAeddL13
R9
w1681482871
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/mem_wb_register.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/mem_wb_register.v
!i122 2634
L0 1 51
R12
R13
r1
!s85 0
31
R16
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/mem_wb_register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/mem_wb_register.v|
!i113 0
R15
R5
vmux2x32
R8
!i10b 1
!s100 a2d3LQKno8S4bQY4^[fc53
I:M^@]Mg4EmYZM2aLg0AgI1
R9
R10
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/mux2x32.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/mux2x32.v
!i122 2626
L0 1 14
R12
R13
r1
!s85 0
31
R16
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/mux2x32.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/mux2x32.v|
!i113 0
R15
R5
vmux3x32
R8
!i10b 1
!s100 jA0@?CzXcJ8TolV?0L[:`1
IL<PRRN`B;jESm2C:=coMZ0
R9
R10
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/mux3x32.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/mux3x32.v
!i122 2635
R19
R12
R13
r1
!s85 0
31
R16
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/mux3x32.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/mux3x32.v|
!i113 0
R15
R5
vpc
R8
!i10b 1
!s100 K51`927lja[nC3ihOjb5Q0
I@Y_HmSHX;g4ej;hRGFY[n2
R9
R10
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/pc.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/pc.v
!i122 2628
L0 1 25
R12
R13
r1
!s85 0
31
R16
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/pc.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/pc.v|
!i113 0
R15
R5
vram
R17
!i10b 1
!s100 JnGhL9@WknQ@<SNdzoK6Q2
IN;9QfO5g1iigT?l>>:Uk[3
R9
R10
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/ram.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/ram.v
!i122 2618
L0 1 31
R12
R13
r1
!s85 0
31
R14
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/ram.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/ram.v|
!i113 0
R15
R5
vregister_file
R17
!i10b 1
!s100 GUhzA>`j:T36<bE2dM1EM0
If_jIMZ`7o6P;M78cn0lmW2
R9
R10
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v
!i122 2619
L0 1 33
R12
R13
r1
!s85 0
31
R14
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v|
!i113 0
R15
R5
vrom
R17
!i10b 1
!s100 n_h@zRJYE?BgGWniPa9P53
I03C01>zAnSNA3S?e7l1V?2
R9
w1681481418
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/rom.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/rom.v
!i122 2620
L0 1 20
R12
R13
r1
!s85 0
31
R14
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/rom.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/rom.v|
!i113 0
R15
R5
vwb_stage
R8
!i10b 1
!s100 1FUGMMU7C0HgTDZSEUln03
Ioa3JVQWH3BX@dE^8G702o3
R9
R10
8C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/wb_stage.v
FC:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/wb_stage.v
!i122 2636
R19
R12
R13
r1
!s85 0
31
R16
!s107 C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/wb_stage.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/wb_stage.v|
!i113 0
R15
R5
