 1 
出席國際學術會議心得報告 
                                                             
計畫編號 96-2221-E-390-035- 
計畫名稱 雙材質對稱雙閘極金氧半場效電晶體次臨界行為具體解析模型(I) 
出國人員姓名 
服務機關及職
稱 
江德光 國立高雄大學電機工程學系 
會議時間地點 上海 
會議名稱 The 7th International Conference on Semiconductor Technologye 
發表論文題目 
A NEW ANALYTICAL SUBTHRESHOLD BEHAVIOR MODEL 
FOR ASYMMETRICAL DUAL MATERIAL 
DOUBLE-GATE(ADMDG) MOSFET’S 
 
一、 參加會議經過 
此次會議共分成七大領域一. Device and reliability二.Design for 
manufacturing三.Photolithography四.FEOL and BEOL advanced 
processing五. CMP and post-CMP cleaning六.Packing, assembly and test
七.Emerging technology 投稿接受論文約三百餘篇，參加人數約三百餘
人，含台灣、香港、大陸、法國、德國、美國、新加坡、日本、印度
等國家。共分成三天討論議題有海報張貼與口頭報告，並且有上海著
名之半導體廠商加入設備與介紹，增加整體會議之熱鬧，第二天晚上
有晚宴與許多業界與學界人士交談 交換並獲得許多理論與實務之經
驗。 
 
二、 與會心得 
此次會議組以讓參加之人世增加最新之半導體電路設計與製程技術之
開發，與許多業界與學界人士交談，交換並獲得許多理論與實務之經
驗，於元件設計方面，更提供最新之設計理念與可靠度分析之方法，對
於往後之先進之半導體元件設計與模擬有非常大之幫助。 
 
 
 
 
 
 
 3 
resultant solution of two-dimensional Poisson’s equation, the device physics based 
models for subthreshold current, subthreshold swing, and threshold voltage for 
asymmetrical dual material double-gate (ADMDG) MOSFET’s are developed. The 
models are verified by its simulation results that agree well with those of the 
two-dimensional numerical simulator [7]. Besides offering the physical insight into 
device physics, the model provides the basic designing guidance of ADMG 
MOSFET’s. 
 
SUBTHRESHOLD BEHAVIOR MODEL DERIVATION 
 
(I) TWO-DIMENSIONAL POTENTIAL  
Refer to Fig.1 and assume the channel doping to be uniform. Since the device 
operates in the subthreshold region, the free carriers can be ignored when compared to 
the substrate doping impurities. Therefore; the Poisson's equation for potential φ(x,y) in 
fully-depleted ADMDG MOSFET's is 
( ) ( )2 2
2 2
, ,i i a
si
x y x y qN
x y
φ φ
ε
∂ ∂
+ =
∂ ∂  0≦x≦Li (i=1,2),-tsi/2≦y≦tsi/2                                                      (1) 
By using superposition method, the channel potential in different gate material regions 
can be expressed as  
( ), ( ) ( , )i i ix y V y U x yφ = +    i=1,2                                                                                                            (2) 
where Vi(y) is the solution satisfying one-dimensional Poisson’s equation and Ui(x,y) is 
the solution of two-dimensional Laplace equation, respectively. i=1 and i=2 refers to 
high gate work-function and low gate work-function region, respectively. In our model, 
unless otherwise stated, the high gate work-function is ΦM1=5.25eV  for p+ polysilicon 
and low gate work-function is ΦM2=4.17eV for n+ polysilicon. By appling the 
appropriate boundary conditions related to continuity of electrical field and potential 
between the gate mater 1 and mater 2 [8] and using the superposition method, the 
resultant solution of the two-dimensional potential in gate material 1 region can be 
obtained as 
( )
( )
( )
2
1 1 1 1 1 2
1 1 2
1 2 1
sin( , ) {[ cosh ] sinh( ( )
2 sinh( ( ))
sinh( ( )) cosh ( ) sinh( )}
n na
n n n n
nsi n
n n n n n
k yqN
x y y a y b D C k L k L L x
k L L
C k L L k L x E k x
θ
φ
ε
∞
=
+
= + + + × − × × + −
+
+ + × − +
∑
 (3) 
with 
( ) ( )1
1 2
GS FB ox GS FBb ox
ox si si ox
V V V V
a
t t
ε ε
ε ε
− − −
= −
× +                                                                      (4) 
( ) ( )2 1
1
4 4 4
8
A si ox a si ox si GS FB ox si GS FBb ox si
ox si
qN t qN t t V V V V
b
ε ε ε ε ε ε
ε ε
+ − − − −
= −                                        (5) 
Similarly, the resultant solution of the two-dimensional potential in gate material 2 
region can be obtained as 
( ) ( )22 2 1 1 2
1 1 2
sin( , ) {[ cosh ] sinh( ( )
2 sinh( ( ))
sinh( )}
n na
n n n n
nsi n
n n
k yqN
x y y b D C k L k L L x
k L L
E k x
θ
φ
ε
∞
=
+
= + + × − × × + −
+
+
∑
                   (6) 
with 
 5 
min
1
1 ln
2
P
x
k Q=                                                                                                               (13) 
Where P and Q are defined as  
( )( )1 1 21 1 ( ) 1 1 1 11
1 1 2
cosh
2 2sinh( ( ))
k L Lk L
n
e D C k L EC e
p
k L L
+ − × −
= +
+
                                                        (14) 
( )( )1 21 1 ( ) 1 1 1 1 11
1 1 2
cosh
2 2sinh( ( ))
nk L Lk L e D C k L EC eQ
k L L
− +− − − × +
= +
+
                                                            (15) 
, respectively. The threshold voltage is defined by the gate voltage where the minimum 
surface potential equals to two times of bulk potential. Solving for (12), the threshold 
voltage can be obtained. However, it is too complicated to obtain the analytical form 
directly. When k1(L1+L2)>>1, the threshold voltage can be obtained as 
( )1 1 1 12 21 1 1sin 2 4 4
2
k L k L
si
t
C e k t C e
V
β η β η ηβα ηγ
α σ
− −+ − − +
= + −
                                                   (16) 
with 
2
12
8 2
a si si
B
si
qN t a t
α φ
ε
= − −                                                                                                                              (17) 
( ) 214 4
8
a si ox si si ox FB FBb a si ox
si ox
qN t t V V qN tε ε ε ε
σ
ε ε
+ + +
=                                                                                            (18) 
( )
1
1 1
4sin
2
sin
si
si si
k t
k t k t
β
 
 
 =
+
                                                                                                               (19) 
( )
2 21 1 1 1
1 12
1
1 1
8sin 4 cos sin 4 sin
2 2 2 22
sin
a si si si si
si si bi
si
si si
qN k t k t k t k tk t k t V
k
k t k t
ε
γ
        − − +        
        =
+
                                                                    (20) 
( )( )1 11 1cos 1k L siC e k tη −= +                                                                                                       (21) 
 
(III) SUBTHRESHOLD CURRENT 
Supposed that the current density primarily from drain to source,  the 
subthreshold current  can be expressed[9] 
1 1 2
1
1 1
1 20
1(1 )
( ) ( )
dsVq
kT
d L L L
L
I WkT e
Q y dy Q y dy
µ
−
+− −
= − −
+∫ ∫
                                                                     (22) 
where the charge density Qi(y) can be approximately expressed as 
 
,min ( )22
2
( ) , 1, 2
si
i
si
t
y
qi kT
i
t a
nQ y e dy i
N
φ
−
= =∫                                                                                                        (23) 
Normallly the minimum potential of  φ1,min is much larger then the minimum potential of  
φ2,minfor the dual gate material devices. Therefore, the subthreshold current can be 
approximetd as 
1,min
1 1
110
(1 )1(1 )
( )
ds
ds
V
q qV kTq
sikT kT
ds L
WkT e t
I WkT e e
LQ y dy
φµ
µ
−
−
−
− −
≈ − − ≈
∫
                                                        (24) 
 
 
 7 
make it useful to predict the device subthreshold characteristics and offer the basic 
designing guidance for ADMDG MOSFET’s. 
 
REFERENCES 
 [1] Y. Taur, L. H. Wann, and D.J.Frank, “25nm CMOS design considerations,” in 
IEDM Tech. Dig.,789(1998) 
[2] C. H. Wann, K. Noda, T. Tanaka, M. Yoshida, and C. Hu, “A comparative study of 
advanced MOSFET concepts,” IEEE Trans. Electron Devices, 1742(1996). 
[3] Wei Long and Ken K. ,“Chin,Dual Material Gate Field Effect Transistor 
(DMGFET) ,” in IEDM Tech. Dig.,549(1997) 
[4] Xing Zhou, “Exploring the Novel Characteristics of Hetero-Material Gate 
Field-Effect Transistors (HMGFET’s) with Gate-Material Engineering,” IEEE 
Trans. Electron Devices, 113(2001). 
[5] T.K.Chiang and M. L. Chen, “A New two-dimensional Analytical Model for 
short-channel Symmetrical Dual Material Double-gate MOSFET’s,” Japanese 
Journal of Applies Physics, 3283 (2007). 
[6] G. Venkateshwar Reddy and M. Jagadesh Kumar, “A New Dual-Material 
Double-Gate (DMDG) Nano scale SOI MOSFET—Two-Dimensional Analytical 
Modeling and Simulation,” IEEE Trans. Electron Devices, 260 (2005). 
[7] MEDICI, Two-dimensional device simulation program, published by TMA 
company in July 1998. 
[8] T. K. Chiang and T. H. Chiang “A New Two-dimensional Model for Asymmetrical 
Dual Gate Material Double-Gate (ADMDG) MOSFET’s” 2007 IEEE International 
Conference on Eldectron Devices and Solid-State Circuits, 95(2007) 
[9] X. Liang and Yuan Taur “A 2-D Analytical Solution for SCEs in 
Double-gateMOSFETs  ”IEEE Trans. On Electron Devices,1385(2004) 
n+
Vgs
Vgs
Vdsn+
m2
m1(or m2)
m1
tf
tb
tsi
NA
φ1(x,y) φ2(x,y)
(0,0)
y
x
 
Fig.1 Typical of schematic for asymmetrical dual gate material  double-gate 
MOSFET 
