vcs -full64 -sverilog -timescale=1ns/1ps \
    -Mupdate -debug_all +nospecify \
    +incdir+/opt/synopsys/dc/dw/sim_ver \
    -file ./outputFSM/outputFSM.tb.f
