Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Mar  1 19:49:32 2024
| Host         : yihongliu-SER running 64-bit Linux Mint 21.2
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_placed.rpt -pb top_timing_summary_placed_1.pb -rpx top_timing_summary_placed_1.rpx
| Design       : top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (203)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (488)
5. checking no_input_delay (0)
6. checking no_output_delay (20)
7. checking multiple_clock (10)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (203)
--------------------------
 There are 203 register/latch pins with no clock driven by root clock pin: clk_div_1/internal_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (488)
--------------------------------------------------
 There are 488 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (10)
-------------------------------
 There are 10 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.827        0.000                      0                 2176       -0.057       -0.072                      2                 2176        2.000        0.000                       0                  1090  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
clk_fpga_0              {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         46.563        0.000                      0                   19        0.160        0.000                      0                   19       24.500        0.000                       0                    12  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  
clk_fpga_0                   12.827        0.000                      0                 2157       -0.057       -0.072                      2                 2157        9.020        0.000                       0                  1074  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       46.565        0.000                      0                   19        0.160        0.000                      0                   19       24.500        0.000                       0                    12  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         46.563        0.000                      0                   19        0.067        0.000                      0                   19  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       46.563        0.000                      0                   19        0.067        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_fpga_0                                  
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       46.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.567ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.394%)  route 2.182ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.549     2.094    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                 46.567    

Slack (MET) :             46.567ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.394%)  route 2.182ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.549     2.094    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                 46.567    

Slack (MET) :             46.567ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.394%)  route 2.182ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.549     2.094    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                 46.567    

Slack (MET) :             46.694ns  (required time - arrival time)
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.681ns (21.169%)  route 2.536ns (78.831%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 48.591 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.656    -0.809    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, estimated)        0.875     0.522    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.623 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, estimated)      1.661     2.284    clk_div_1/out_clk_BUFG
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.124     2.408 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     2.408    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.482    48.591    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.576    49.166    
                         clock uncertainty           -0.093    49.073    
    SLICE_X23Y50         FDRE (Setup_fdre_C_D)        0.029    49.102    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                         49.102    
                         arrival time                          -2.408    
  -------------------------------------------------------------------
                         slack                                 46.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.191%)  route 0.328ns (63.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[0]/Q
                         net (fo=9, estimated)        0.328    -0.005    clk_div_1/counter_reg[0]
    SLICE_X23Y50         LUT5 (Prop_lut5_I3_O)        0.045     0.040 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     0.040    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.825    -0.727    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.516    -0.211    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.091    -0.120    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.892%)  route 0.166ns (47.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 f  clk_div_1/counter_reg[0]/Q
                         net (fo=9, estimated)        0.166    -0.167    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.122 r  clk_div_1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    clk_div_1/p_0_in[0]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.366    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.733%)  route 0.188ns (50.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, estimated)        0.188    -0.145    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.100 r  clk_div_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    clk_div_1/p_0_in[5]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.366    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.190ns (47.360%)  route 0.211ns (52.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, estimated)        0.211    -0.122    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT5 (Prop_lut5_I0_O)        0.049    -0.073 r  clk_div_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    clk_div_1/p_0_in[4]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.351    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.846%)  route 0.203ns (52.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        0.203    -0.130    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.085 r  clk_div_1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    clk_div_1/p_0_in[6]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.092    -0.366    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.830%)  route 0.211ns (53.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, estimated)        0.211    -0.122    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.077 r  clk_div_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    clk_div_1/p_0_in[3]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.366    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.187ns (40.826%)  route 0.271ns (59.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, estimated)        0.271    -0.062    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.046    -0.016 r  clk_div_1/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.016    clk_div_1/p_0_in[8]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.107    -0.351    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.189ns (40.822%)  route 0.274ns (59.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, estimated)        0.274    -0.059    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT3 (Prop_lut3_I0_O)        0.048    -0.011 r  clk_div_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    clk_div_1/p_0_in[2]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.351    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.697%)  route 0.271ns (59.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, estimated)        0.271    -0.062    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.017 r  clk_div_1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    clk_div_1/p_0_in[7]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.091    -0.367    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.436%)  route 0.274ns (59.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, estimated)        0.274    -0.059    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.014 r  clk_div_1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    clk_div_1/p_0_in[1]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.091    -0.367    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_wiz_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X23Y49     clk_div_1/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X23Y49     clk_div_1/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   clk_wiz_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.827ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.057ns,  Total Violation       -0.072ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.827ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 2.398ns (37.207%)  route 4.047ns (62.793%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 25.258 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.768     5.719    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[15])
                                                      1.447     7.166 r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[15]
                         net (fo=1, estimated)        0.942     8.108    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[15]
    SLICE_X1Y45          LUT4 (Prop_lut4_I1_O)        0.124     8.232 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_7/O
                         net (fo=3, estimated)        0.827     9.059    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[14]
    SLICE_X1Y45          LUT5 (Prop_lut5_I4_O)        0.154     9.213 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4/O
                         net (fo=2, estimated)        0.779     9.992    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I1_O)        0.353    10.345 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0/O
                         net (fo=8, estimated)        1.012    11.357    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0_n_0
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.320    11.677 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[2]_i_1/O
                         net (fo=2, estimated)        0.487    12.164    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/p_awuser[sc_route][2]
    SLICE_X11Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658    23.657    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.748 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.510    25.258    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X11Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[2]/C
                         clock pessimism              0.317    25.576    
                         clock uncertainty           -0.302    25.274    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.283    24.991    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[2]
  -------------------------------------------------------------------
                         required time                         24.991    
                         arrival time                         -12.164    
  -------------------------------------------------------------------
                         slack                                 12.827    

Slack (MET) :             12.918ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 2.398ns (37.740%)  route 3.956ns (62.260%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 25.258 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.768     5.719    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[15])
                                                      1.447     7.166 r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[15]
                         net (fo=1, estimated)        0.942     8.108    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[15]
    SLICE_X1Y45          LUT4 (Prop_lut4_I1_O)        0.124     8.232 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_7/O
                         net (fo=3, estimated)        0.827     9.059    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[14]
    SLICE_X1Y45          LUT5 (Prop_lut5_I4_O)        0.154     9.213 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4/O
                         net (fo=2, estimated)        0.779     9.992    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I1_O)        0.353    10.345 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0/O
                         net (fo=8, estimated)        1.012    11.357    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0_n_0
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.320    11.677 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[2]_i_1/O
                         net (fo=2, estimated)        0.396    12.073    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]_0[1]
    SLICE_X11Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658    23.657    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.748 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.510    25.258    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X11Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[2]/C
                         clock pessimism              0.317    25.576    
                         clock uncertainty           -0.302    25.274    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)       -0.283    24.991    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         24.991    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                 12.918    

Slack (MET) :             13.077ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 2.399ns (38.619%)  route 3.813ns (61.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 25.258 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.768     5.719    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[15])
                                                      1.447     7.166 f  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[15]
                         net (fo=1, estimated)        0.942     8.108    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[15]
    SLICE_X1Y45          LUT4 (Prop_lut4_I1_O)        0.124     8.232 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_7/O
                         net (fo=3, estimated)        0.827     9.059    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[14]
    SLICE_X1Y45          LUT5 (Prop_lut5_I4_O)        0.154     9.213 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4/O
                         net (fo=2, estimated)        0.779     9.992    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I1_O)        0.353    10.345 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0/O
                         net (fo=8, estimated)        0.869    11.214    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0_n_0
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.321    11.535 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[4]_i_2/O
                         net (fo=2, estimated)        0.396    11.931    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]_0[3]
    SLICE_X11Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658    23.657    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.748 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.510    25.258    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X11Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[4]/C
                         clock pessimism              0.317    25.576    
                         clock uncertainty           -0.302    25.274    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)       -0.266    25.008    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         25.008    
                         arrival time                         -11.931    
  -------------------------------------------------------------------
                         slack                                 13.077    

Slack (MET) :             13.126ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 2.399ns (38.926%)  route 3.764ns (61.074%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 25.258 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.768     5.719    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[15])
                                                      1.447     7.166 f  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[15]
                         net (fo=1, estimated)        0.942     8.108    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[15]
    SLICE_X1Y45          LUT4 (Prop_lut4_I1_O)        0.124     8.232 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_7/O
                         net (fo=3, estimated)        0.827     9.059    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[14]
    SLICE_X1Y45          LUT5 (Prop_lut5_I4_O)        0.154     9.213 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4/O
                         net (fo=2, estimated)        0.779     9.992    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I1_O)        0.353    10.345 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0/O
                         net (fo=8, estimated)        0.869    11.214    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0_n_0
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.321    11.535 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[4]_i_2/O
                         net (fo=2, estimated)        0.347    11.882    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/p_awuser[sc_route][4]
    SLICE_X11Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658    23.657    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.748 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.510    25.258    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X11Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[4]/C
                         clock pessimism              0.317    25.576    
                         clock uncertainty           -0.302    25.274    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.266    25.008    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[4]
  -------------------------------------------------------------------
                         required time                         25.008    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                 13.126    

Slack (MET) :             13.143ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 2.404ns (37.852%)  route 3.947ns (62.148%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 25.258 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.768     5.719    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[15])
                                                      1.447     7.166 f  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[15]
                         net (fo=1, estimated)        0.942     8.108    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[15]
    SLICE_X1Y45          LUT4 (Prop_lut4_I1_O)        0.124     8.232 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_7/O
                         net (fo=3, estimated)        0.827     9.059    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[14]
    SLICE_X1Y45          LUT5 (Prop_lut5_I4_O)        0.154     9.213 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4/O
                         net (fo=2, estimated)        0.779     9.992    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I1_O)        0.353    10.345 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0/O
                         net (fo=8, estimated)        0.869    11.214    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0_n_0
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.326    11.540 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[3]_i_1/O
                         net (fo=2, estimated)        0.530    12.070    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]_0[2]
    SLICE_X11Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658    23.657    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.748 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.510    25.258    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X11Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[3]/C
                         clock pessimism              0.317    25.576    
                         clock uncertainty           -0.302    25.274    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)       -0.061    25.213    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         25.213    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                 13.143    

Slack (MET) :             13.148ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[146]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 1.458ns (23.972%)  route 4.624ns (76.028%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns = ( 25.293 - 20.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.684     5.635    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X10Y43         FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518     6.153 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[146]/Q
                         net (fo=2, estimated)        0.877     7.030    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[146]
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.154 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[2]_INST_0/O
                         net (fo=1, estimated)        0.416     7.570    d1/design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.694 r  d1/design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, estimated)        0.596     8.290    d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.124     8.414 r  d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, estimated)        0.578     8.992    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_awvalid
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124     9.116 f  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, estimated)       0.740     9.856    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I3_O)        0.118     9.974 r  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, estimated)        0.494    10.468    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.326    10.794 r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=2, estimated)        0.923    11.717    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658    23.657    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.748 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.544    25.293    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.317    25.610    
                         clock uncertainty           -0.302    25.308    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    24.865    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.865    
                         arrival time                         -11.717    
  -------------------------------------------------------------------
                         slack                                 13.148    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 2.404ns (37.918%)  route 3.936ns (62.082%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 25.258 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.768     5.719    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[15])
                                                      1.447     7.166 f  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[15]
                         net (fo=1, estimated)        0.942     8.108    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[15]
    SLICE_X1Y45          LUT4 (Prop_lut4_I1_O)        0.124     8.232 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_7/O
                         net (fo=3, estimated)        0.827     9.059    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[14]
    SLICE_X1Y45          LUT5 (Prop_lut5_I4_O)        0.154     9.213 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4/O
                         net (fo=2, estimated)        0.779     9.992    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I1_O)        0.353    10.345 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0/O
                         net (fo=8, estimated)        0.869    11.214    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0_n_0
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.326    11.540 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[3]_i_1/O
                         net (fo=2, estimated)        0.519    12.059    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/p_awuser[sc_route][3]
    SLICE_X11Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658    23.657    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.748 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.510    25.258    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X11Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[3]/C
                         clock pessimism              0.317    25.576    
                         clock uncertainty           -0.302    25.274    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.061    25.213    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[3]
  -------------------------------------------------------------------
                         required time                         25.213    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.182ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 2.404ns (38.122%)  route 3.902ns (61.878%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 25.258 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.768     5.719    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[15])
                                                      1.447     7.166 r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[15]
                         net (fo=1, estimated)        0.942     8.108    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[15]
    SLICE_X1Y45          LUT4 (Prop_lut4_I1_O)        0.124     8.232 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_7/O
                         net (fo=3, estimated)        0.827     9.059    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[14]
    SLICE_X1Y45          LUT5 (Prop_lut5_I4_O)        0.154     9.213 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4/O
                         net (fo=2, estimated)        0.779     9.992    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I1_O)        0.353    10.345 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0/O
                         net (fo=8, estimated)        1.012    11.357    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0_n_0
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.326    11.683 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[1]_i_1/O
                         net (fo=2, estimated)        0.342    12.025    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/p_awuser[sc_route][1]
    SLICE_X11Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658    23.657    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.748 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.510    25.258    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X11Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[1]/C
                         clock pessimism              0.317    25.576    
                         clock uncertainty           -0.302    25.274    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.067    25.207    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[1]
  -------------------------------------------------------------------
                         required time                         25.207    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                 13.182    

Slack (MET) :             13.569ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[146]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 1.458ns (25.737%)  route 4.207ns (74.263%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 25.297 - 20.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.684     5.635    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X10Y43         FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518     6.153 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[146]/Q
                         net (fo=2, estimated)        0.877     7.030    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[146]
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.154 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[2]_INST_0/O
                         net (fo=1, estimated)        0.416     7.570    d1/design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.694 r  d1/design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, estimated)        0.596     8.290    d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.124     8.414 r  d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, estimated)        0.578     8.992    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_awvalid
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124     9.116 f  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, estimated)       0.740     9.856    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I3_O)        0.118     9.974 r  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, estimated)        0.494    10.468    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.326    10.794 r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=2, estimated)        0.506    11.300    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658    23.657    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.748 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.548    25.297    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.317    25.614    
                         clock uncertainty           -0.302    25.312    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    24.869    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.869    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                 13.569    

Slack (MET) :             13.620ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 2.404ns (40.309%)  route 3.560ns (59.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 25.258 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.768     5.719    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[15])
                                                      1.447     7.166 r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[15]
                         net (fo=1, estimated)        0.942     8.108    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[15]
    SLICE_X1Y45          LUT4 (Prop_lut4_I1_O)        0.124     8.232 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_7/O
                         net (fo=3, estimated)        0.827     9.059    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[14]
    SLICE_X1Y45          LUT5 (Prop_lut5_I4_O)        0.154     9.213 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4/O
                         net (fo=2, estimated)        0.779     9.992    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I1_O)        0.353    10.345 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0/O
                         net (fo=8, estimated)        1.012    11.357    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0_n_0
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.326    11.683 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[1]_i_1/O
                         net (fo=2, routed)           0.000    11.683    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]_0[0]
    SLICE_X11Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658    23.657    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.748 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.510    25.258    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X11Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1]/C
                         clock pessimism              0.317    25.576    
                         clock uncertainty           -0.302    25.274    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.029    25.303    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         25.303    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                 13.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1036]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.083%)  route 0.146ns (50.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.581     2.230    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X3Y50          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1036]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     2.371 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1036]/Q
                         net (fo=2, estimated)        0.146     2.517    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_awid[7]
    SLICE_X1Y49          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.853     2.590    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X1Y49          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[7]/C
                         clock pessimism             -0.088     2.502    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.072     2.574    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.015ns  (arrival time - required time)
  Source:                 d1/design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.530%)  route 0.131ns (38.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.557     2.206    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X20Y35         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     2.370 r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, estimated)        0.131     2.501    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.546 r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     2.546    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X22Y35         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.825     2.562    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X22Y35         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.093     2.469    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.092     2.561    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.448%)  route 0.197ns (54.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.567     2.216    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y46          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     2.380 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[54]/Q
                         net (fo=3, estimated)        0.197     2.577    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[13]
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.877     2.615    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.340     2.274    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     2.570    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.166%)  route 0.183ns (58.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.586     2.235    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y45          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.128     2.363 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/Q
                         net (fo=3, estimated)        0.183     2.546    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[15]
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.877     2.615    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.322     2.292    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.243     2.535    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1036]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.893%)  route 0.212ns (60.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.581     2.230    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X3Y50          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1036]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     2.371 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1036]/Q
                         net (fo=2, estimated)        0.212     2.583    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awid[7]
    SLICE_X3Y49          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.855     2.592    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/aclk
    SLICE_X3Y49          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[7]/C
                         clock pessimism             -0.088     2.504    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.066     2.570    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.648%)  route 0.234ns (62.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.585     2.234    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y42          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     2.375 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[44]/Q
                         net (fo=3, estimated)        0.234     2.608    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.877     2.615    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.322     2.292    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.588    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.690%)  route 0.233ns (62.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.586     2.235    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y45          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     2.376 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[47]/Q
                         net (fo=3, estimated)        0.233     2.609    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.877     2.615    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.322     2.292    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.588    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.690%)  route 0.233ns (62.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.586     2.235    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y45          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     2.376 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[50]/Q
                         net (fo=3, estimated)        0.233     2.609    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.877     2.615    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.322     2.292    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     2.588    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.606%)  route 0.234ns (62.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.586     2.235    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y45          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     2.376 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[52]/Q
                         net (fo=3, estimated)        0.234     2.610    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[11]
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.877     2.615    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.322     2.292    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     2.588    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.479%)  route 0.235ns (62.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.585     2.234    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y42          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     2.375 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]/Q
                         net (fo=3, estimated)        0.235     2.610    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.877     2.615    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.322     2.292    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.588    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X11Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y37    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y43     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y43     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X24Y35    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X24Y35    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X11Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X11Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y43     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y43     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X24Y35    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X24Y35    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X11Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X11Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       46.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.565ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.091    49.092    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.663    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.663    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.565    

Slack (MET) :             46.565ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.091    49.092    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.663    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.663    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.565    

Slack (MET) :             46.565ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.091    49.092    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.663    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         48.663    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.565    

Slack (MET) :             46.565ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.091    49.092    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.663    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         48.663    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.565    

Slack (MET) :             46.565ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.091    49.092    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.663    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         48.663    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.565    

Slack (MET) :             46.565ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.091    49.092    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.663    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         48.663    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.565    

Slack (MET) :             46.569ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.394%)  route 2.182ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.549     2.094    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.091    49.092    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.663    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         48.663    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                 46.569    

Slack (MET) :             46.569ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.394%)  route 2.182ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.549     2.094    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.091    49.092    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.663    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         48.663    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                 46.569    

Slack (MET) :             46.569ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.394%)  route 2.182ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.549     2.094    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.091    49.092    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.663    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         48.663    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                 46.569    

Slack (MET) :             46.696ns  (required time - arrival time)
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.681ns (21.169%)  route 2.536ns (78.831%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 48.591 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.656    -0.809    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, estimated)        0.875     0.522    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.623 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, estimated)      1.661     2.284    clk_div_1/out_clk_BUFG
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.124     2.408 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     2.408    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.482    48.591    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.576    49.166    
                         clock uncertainty           -0.091    49.075    
    SLICE_X23Y50         FDRE (Setup_fdre_C_D)        0.029    49.104    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                         49.104    
                         arrival time                          -2.408    
  -------------------------------------------------------------------
                         slack                                 46.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.191%)  route 0.328ns (63.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[0]/Q
                         net (fo=9, estimated)        0.328    -0.005    clk_div_1/counter_reg[0]
    SLICE_X23Y50         LUT5 (Prop_lut5_I3_O)        0.045     0.040 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     0.040    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.825    -0.727    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.516    -0.211    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.091    -0.120    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.892%)  route 0.166ns (47.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 f  clk_div_1/counter_reg[0]/Q
                         net (fo=9, estimated)        0.166    -0.167    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.122 r  clk_div_1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    clk_div_1/p_0_in[0]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.366    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.733%)  route 0.188ns (50.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, estimated)        0.188    -0.145    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.100 r  clk_div_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    clk_div_1/p_0_in[5]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.366    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.190ns (47.360%)  route 0.211ns (52.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, estimated)        0.211    -0.122    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT5 (Prop_lut5_I0_O)        0.049    -0.073 r  clk_div_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    clk_div_1/p_0_in[4]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.351    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.846%)  route 0.203ns (52.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        0.203    -0.130    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.085 r  clk_div_1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    clk_div_1/p_0_in[6]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.092    -0.366    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.830%)  route 0.211ns (53.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, estimated)        0.211    -0.122    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.077 r  clk_div_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    clk_div_1/p_0_in[3]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.366    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.187ns (40.826%)  route 0.271ns (59.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, estimated)        0.271    -0.062    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.046    -0.016 r  clk_div_1/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.016    clk_div_1/p_0_in[8]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.107    -0.351    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.189ns (40.822%)  route 0.274ns (59.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, estimated)        0.274    -0.059    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT3 (Prop_lut3_I0_O)        0.048    -0.011 r  clk_div_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    clk_div_1/p_0_in[2]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.351    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.697%)  route 0.271ns (59.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, estimated)        0.271    -0.062    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.017 r  clk_div_1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    clk_div_1/p_0_in[7]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.091    -0.367    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.436%)  route 0.274ns (59.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, estimated)        0.274    -0.059    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.014 r  clk_div_1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    clk_div_1/p_0_in[1]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.264    -0.458    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.091    -0.367    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_wiz_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X23Y49     clk_div_1/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X23Y49     clk_div_1/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   clk_wiz_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       46.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.567ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.394%)  route 2.182ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.549     2.094    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                 46.567    

Slack (MET) :             46.567ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.394%)  route 2.182ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.549     2.094    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                 46.567    

Slack (MET) :             46.567ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.394%)  route 2.182ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.549     2.094    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                 46.567    

Slack (MET) :             46.694ns  (required time - arrival time)
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.681ns (21.169%)  route 2.536ns (78.831%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 48.591 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.656    -0.809    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, estimated)        0.875     0.522    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.623 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, estimated)      1.661     2.284    clk_div_1/out_clk_BUFG
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.124     2.408 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     2.408    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.482    48.591    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.576    49.166    
                         clock uncertainty           -0.093    49.073    
    SLICE_X23Y50         FDRE (Setup_fdre_C_D)        0.029    49.102    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                         49.102    
                         arrival time                          -2.408    
  -------------------------------------------------------------------
                         slack                                 46.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.191%)  route 0.328ns (63.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[0]/Q
                         net (fo=9, estimated)        0.328    -0.005    clk_div_1/counter_reg[0]
    SLICE_X23Y50         LUT5 (Prop_lut5_I3_O)        0.045     0.040 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     0.040    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.825    -0.727    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.516    -0.211    
                         clock uncertainty            0.093    -0.118    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.091    -0.027    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.892%)  route 0.166ns (47.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 f  clk_div_1/counter_reg[0]/Q
                         net (fo=9, estimated)        0.166    -0.167    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.122 r  clk_div_1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    clk_div_1/p_0_in[0]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.273    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.733%)  route 0.188ns (50.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, estimated)        0.188    -0.145    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.100 r  clk_div_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    clk_div_1/p_0_in[5]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.273    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.190ns (47.360%)  route 0.211ns (52.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, estimated)        0.211    -0.122    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT5 (Prop_lut5_I0_O)        0.049    -0.073 r  clk_div_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    clk_div_1/p_0_in[4]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.258    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.846%)  route 0.203ns (52.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        0.203    -0.130    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.085 r  clk_div_1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    clk_div_1/p_0_in[6]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.092    -0.273    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.830%)  route 0.211ns (53.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, estimated)        0.211    -0.122    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.077 r  clk_div_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    clk_div_1/p_0_in[3]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.273    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.187ns (40.826%)  route 0.271ns (59.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, estimated)        0.271    -0.062    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.046    -0.016 r  clk_div_1/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.016    clk_div_1/p_0_in[8]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.107    -0.258    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.189ns (40.822%)  route 0.274ns (59.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, estimated)        0.274    -0.059    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT3 (Prop_lut3_I0_O)        0.048    -0.011 r  clk_div_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    clk_div_1/p_0_in[2]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.258    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.697%)  route 0.271ns (59.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, estimated)        0.271    -0.062    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.017 r  clk_div_1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    clk_div_1/p_0_in[7]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.091    -0.274    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.436%)  route 0.274ns (59.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, estimated)        0.274    -0.059    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.014 r  clk_div_1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    clk_div_1/p_0_in[1]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.091    -0.274    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       46.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.563ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.360%)  route 2.186ns (75.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.553     2.098    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.563    

Slack (MET) :             46.567ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.394%)  route 2.182ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.549     2.094    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                 46.567    

Slack (MET) :             46.567ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.394%)  route 2.182ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.549     2.094    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                 46.567    

Slack (MET) :             46.567ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.394%)  route 2.182ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 48.608 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.673    -0.792    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        1.013     0.677    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.801 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, estimated)        0.620     1.421    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, estimated)        0.549     2.094    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.499    48.608    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.576    49.183    
                         clock uncertainty           -0.093    49.090    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.661    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                 46.567    

Slack (MET) :             46.694ns  (required time - arrival time)
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.681ns (21.169%)  route 2.536ns (78.831%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 48.591 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.656    -0.809    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, estimated)        0.875     0.522    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.623 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, estimated)      1.661     2.284    clk_div_1/out_clk_BUFG
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.124     2.408 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     2.408    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221    52.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.262    45.346 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.672    47.018    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.109 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.482    48.591    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.576    49.166    
                         clock uncertainty           -0.093    49.073    
    SLICE_X23Y50         FDRE (Setup_fdre_C_D)        0.029    49.102    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                         49.102    
                         arrival time                          -2.408    
  -------------------------------------------------------------------
                         slack                                 46.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.191%)  route 0.328ns (63.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[0]/Q
                         net (fo=9, estimated)        0.328    -0.005    clk_div_1/counter_reg[0]
    SLICE_X23Y50         LUT5 (Prop_lut5_I3_O)        0.045     0.040 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     0.040    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.825    -0.727    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.516    -0.211    
                         clock uncertainty            0.093    -0.118    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.091    -0.027    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.892%)  route 0.166ns (47.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 f  clk_div_1/counter_reg[0]/Q
                         net (fo=9, estimated)        0.166    -0.167    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.122 r  clk_div_1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    clk_div_1/p_0_in[0]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.273    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.733%)  route 0.188ns (50.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, estimated)        0.188    -0.145    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.100 r  clk_div_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    clk_div_1/p_0_in[5]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.273    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.190ns (47.360%)  route 0.211ns (52.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, estimated)        0.211    -0.122    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT5 (Prop_lut5_I0_O)        0.049    -0.073 r  clk_div_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    clk_div_1/p_0_in[4]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.258    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.846%)  route 0.203ns (52.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[6]/Q
                         net (fo=4, estimated)        0.203    -0.130    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.085 r  clk_div_1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    clk_div_1/p_0_in[6]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.092    -0.273    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.830%)  route 0.211ns (53.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, estimated)        0.211    -0.122    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.077 r  clk_div_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    clk_div_1/p_0_in[3]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.273    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.187ns (40.826%)  route 0.271ns (59.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, estimated)        0.271    -0.062    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.046    -0.016 r  clk_div_1/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.016    clk_div_1/p_0_in[8]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.107    -0.258    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.189ns (40.822%)  route 0.274ns (59.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, estimated)        0.274    -0.059    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT3 (Prop_lut3_I0_O)        0.048    -0.011 r  clk_div_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    clk_div_1/p_0_in[2]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.258    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.697%)  route 0.271ns (59.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, estimated)        0.271    -0.062    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.017 r  clk_div_1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    clk_div_1/p_0_in[7]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.091    -0.274    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.436%)  route 0.274ns (59.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.562    -0.474    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, estimated)        0.274    -0.059    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.014 r  clk_div_1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    clk_div_1/p_0_in[1]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     0.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.345    -2.362 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.781    -1.581    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.552 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.830    -0.722    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.264    -0.458    
                         clock uncertainty            0.093    -0.365    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.091    -0.274    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.260    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.517ns  (logic 0.124ns (8.174%)  route 1.393ns (91.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, estimated)        1.393     1.393    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     1.517 r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.517    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y37         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658     3.658    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.494     5.243    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y37         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.737%)  route 0.541ns (54.263%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/C
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/Q
                         net (fo=3, estimated)        0.541     0.997    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X12Y34         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658     3.658    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.504     5.253    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X12Y34         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.207%)  route 0.228ns (61.793%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/C
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/Q
                         net (fo=3, estimated)        0.228     0.369    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X12Y34         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.829     2.566    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X12Y34         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.045ns (7.118%)  route 0.587ns (92.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, estimated)        0.587     0.587    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.632 r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.632    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y37         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.825     2.562    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y37         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.730ns  (logic 0.667ns (24.432%)  route 2.063ns (75.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.251ns
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.671     5.622    d1/design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y35         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     6.140 f  d1/design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, estimated)       1.220     7.360    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.149     7.509 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, estimated)        0.843     8.352    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658     3.658    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.502     5.251    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.572ns  (logic 0.642ns (24.961%)  route 1.930ns (75.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.676     5.627    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     6.145 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       1.172     7.317    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.441 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.758     8.199    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X6Y48          FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658     3.658    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.510     5.259    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y48          FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.572ns  (logic 0.642ns (24.961%)  route 1.930ns (75.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.676     5.627    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     6.145 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       1.172     7.317    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.441 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.758     8.199    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X6Y48          FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658     3.658    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.510     5.259    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y48          FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.572ns  (logic 0.642ns (24.961%)  route 1.930ns (75.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.676     5.627    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     6.145 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       1.172     7.317    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.441 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.758     8.199    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X6Y48          FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658     3.658    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.510     5.259    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y48          FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.360ns  (logic 0.638ns (27.034%)  route 1.722ns (72.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.676     5.627    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     6.145 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       1.172     7.317    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.120     7.437 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.550     7.987    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X9Y37          FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658     3.658    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.506     5.255    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y37          FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.360ns  (logic 0.638ns (27.034%)  route 1.722ns (72.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.676     5.627    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     6.145 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       1.172     7.317    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.120     7.437 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.550     7.987    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X9Y37          FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658     3.658    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.506     5.255    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y37          FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.360ns  (logic 0.638ns (27.034%)  route 1.722ns (72.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.676     5.627    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     6.145 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       1.172     7.317    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.120     7.437 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.550     7.987    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X9Y37          FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658     3.658    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.506     5.255    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y37          FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.270ns  (logic 0.642ns (28.282%)  route 1.628ns (71.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.676     5.627    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     6.145 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       0.926     7.071    d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.195 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.702     7.897    d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y38         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658     3.658    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.501     5.250    d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y38         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.270ns  (logic 0.642ns (28.282%)  route 1.628ns (71.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.676     5.627    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     6.145 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       0.926     7.071    d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.195 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.702     7.897    d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y38         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658     3.658    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.501     5.250    d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y38         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.270ns  (logic 0.642ns (28.282%)  route 1.628ns (71.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.676     5.627    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     6.145 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       0.926     7.071    d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.195 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.702     7.897    d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y38         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.658     3.658    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.501     5.250    d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y38         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.213ns (32.365%)  route 0.445ns (67.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.561     2.210    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     2.374 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       0.211     2.585    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.049     2.634 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.234     2.868    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X19Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.833     2.570    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.213ns (32.365%)  route 0.445ns (67.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.561     2.210    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     2.374 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       0.211     2.585    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.049     2.634 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.234     2.868    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X19Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.833     2.570    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.213ns (32.365%)  route 0.445ns (67.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.561     2.210    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     2.374 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       0.211     2.585    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.049     2.634 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.234     2.868    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X19Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.833     2.570    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.168%)  route 0.462ns (68.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.561     2.210    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     2.374 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       0.211     2.585    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.630 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.251     2.880    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.832     2.569    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.168%)  route 0.462ns (68.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.561     2.210    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     2.374 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       0.211     2.585    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.630 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.251     2.880    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.832     2.569    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.168%)  route 0.462ns (68.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.561     2.210    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     2.374 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       0.211     2.585    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.630 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.251     2.880    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.832     2.569    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.209ns (30.329%)  route 0.480ns (69.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.561     2.210    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     2.374 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       0.270     2.644    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.689 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.210     2.899    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y41         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.831     2.568    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y41         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.209ns (30.329%)  route 0.480ns (69.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.561     2.210    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     2.374 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       0.270     2.644    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.689 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.210     2.899    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y41         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.831     2.568    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y41         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.209ns (30.329%)  route 0.480ns (69.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.561     2.210    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     2.374 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       0.270     2.644    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.689 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.210     2.899    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y41         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.831     2.568    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y41         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.163%)  route 0.484ns (69.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.561     2.210    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     2.374 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, estimated)       0.272     2.646    d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.691 f  d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, estimated)        0.212     2.903    d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y45         FDCE                                         f  d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.708     1.708    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.737 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.833     2.570    d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y45         FDCE                                         r  d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           506 Endpoints
Min Delay           506 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCK_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.066ns  (logic 4.546ns (41.082%)  route 6.520ns (58.918%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[16]/C
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[16]/Q
                         net (fo=2, estimated)        1.004     1.528    d1/design_1_i/output_manager_0/inst/spi/p_1_in_0[17]
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.124     1.652 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_2/O
                         net (fo=1, estimated)        0.802     2.454    d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_2_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.578 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_1/O
                         net (fo=3, estimated)        0.747     3.325    d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_1_n_0
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124     3.449 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, estimated)        1.017     4.466    tl/tl_impl/SCK
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.124     4.590 r  tl/tl_impl/SCK_b_INST_0/O
                         net (fo=1, estimated)        2.950     7.540    SCK_b_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.526    11.066 r  SCK_b_OBUF_inst/O
                         net (fo=0)                   0.000    11.066    SCK_b
    W19                                                               r  SCK_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCK_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.728ns  (logic 4.635ns (43.204%)  route 6.093ns (56.796%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[16]/C
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[16]/Q
                         net (fo=2, estimated)        1.004     1.528    d1/design_1_i/output_manager_0/inst/spi/p_1_in_0[17]
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.124     1.652 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_2/O
                         net (fo=1, estimated)        0.802     2.454    d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_2_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.578 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_1/O
                         net (fo=3, estimated)        0.747     3.325    d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_1_n_0
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124     3.449 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, estimated)        0.989     4.438    tl/tl_impl/SCK
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.562 r  tl/tl_impl/SCK_a_INST_0/O
                         net (fo=1, estimated)        2.551     7.113    SCK_a_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.615    10.728 r  SCK_a_OBUF_inst/O
                         net (fo=0)                   0.000    10.728    SCK_a
    Y17                                                               r  SCK_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDI_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.787ns  (logic 4.779ns (48.831%)  route 5.008ns (51.169%))
  Logic Levels:           4  (FDRE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[24]/C
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[24]/Q
                         net (fo=2, estimated)        1.089     1.613    d1/design_1_i/output_manager_0/inst/spi/p_0_in
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.146     1.759 r  d1/design_1_i/output_manager_0/inst/spi/sdi_INST_0/O
                         net (fo=2, estimated)        1.240     2.999    tl/tl_impl/SDI
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.354     3.353 r  tl/tl_impl/SDI_a_INST_0/O
                         net (fo=1, estimated)        2.679     6.032    SDI_a_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.755     9.787 r  SDI_a_OBUF_inst/O
                         net (fo=0)                   0.000     9.787    SDI_a
    Y18                                                               r  SDI_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDI_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.577ns  (logic 4.819ns (50.318%)  route 4.758ns (49.682%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[24]/C
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[24]/Q
                         net (fo=2, estimated)        1.089     1.613    d1/design_1_i/output_manager_0/inst/spi/p_0_in
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.146     1.759 r  d1/design_1_i/output_manager_0/inst/spi/sdi_INST_0/O
                         net (fo=2, estimated)        1.245     3.004    tl/tl_impl/SDI
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.356     3.360 r  tl/tl_impl/SDI_b_INST_0/O
                         net (fo=1, estimated)        2.424     5.784    SDI_b_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.793     9.577 r  SDI_b_OBUF_inst/O
                         net (fo=0)                   0.000     9.577    SDI_b
    U18                                                               r  SDI_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/tx_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.509ns  (logic 4.274ns (50.227%)  route 4.235ns (49.773%))
  Logic Levels:           4  (FDRE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/tx_reg/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.524     0.524 f  d1/design_1_i/output_manager_0/inst/spi/tx_reg/Q
                         net (fo=10, estimated)       0.752     1.276    d1/design_1_i/output_manager_0/inst/spi/tx_reg_n_0
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.124     1.400 r  d1/design_1_i/output_manager_0/inst/spi/LD_INST_0/O
                         net (fo=1, estimated)        0.572     1.972    tl/LD
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.124     2.096 r  tl/en_a_INST_0/O
                         net (fo=2, estimated)        2.911     5.007    ck_io7_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.502     8.509 r  ck_io6_OBUF_inst/O
                         net (fo=0)                   0.000     8.509    ck_io6
    R17                                                               r  ck_io6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/tx_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.339ns  (logic 4.339ns (52.034%)  route 4.000ns (47.966%))
  Logic Levels:           4  (FDRE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/tx_reg/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.524     0.524 f  d1/design_1_i/output_manager_0/inst/spi/tx_reg/Q
                         net (fo=10, estimated)       0.752     1.276    d1/design_1_i/output_manager_0/inst/spi/tx_reg_n_0
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.124     1.400 r  d1/design_1_i/output_manager_0/inst/spi/LD_INST_0/O
                         net (fo=1, estimated)        0.572     1.972    tl/LD
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.124     2.096 r  tl/en_a_INST_0/O
                         net (fo=2, estimated)        2.676     4.772    ck_io7_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567     8.339 r  ck_io7_OBUF_inst/O
                         net (fo=0)                   0.000     8.339    ck_io7
    R14                                                               r  ck_io7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 4.337ns (52.564%)  route 3.914ns (47.436%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/addr_reg[1]/C
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/design_1_i/output_manager_0/inst/addr_reg[1]/Q
                         net (fo=20, estimated)       1.182     1.638    tl/tl_impl/in_addr[1]
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.152     1.790 r  tl/tl_impl/dac_b[1]_INST_0/O
                         net (fo=1, estimated)        2.732     4.522    ck_io_OBUF[5]
    V18                  OBUF (Prop_obuf_I_O)         3.729     8.251 r  ck_io_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.251    ck_io[5]
    V18                                                               r  ck_io[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.112ns  (logic 4.249ns (52.376%)  route 3.863ns (47.624%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/addr_reg[0]/C
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  d1/design_1_i/output_manager_0/inst/addr_reg[0]/Q
                         net (fo=18, estimated)       0.970     1.389    tl/tl_impl/in_addr[0]
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.299     1.688 r  tl/tl_impl/dac_b[0]_INST_0/O
                         net (fo=1, estimated)        2.893     4.581    ck_io_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         3.531     8.112 r  ck_io_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.112    ck_io[4]
    V17                                                               r  ck_io[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/polarity_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.099ns  (logic 4.396ns (54.278%)  route 3.703ns (45.722%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/polarity_reg[4]/C
    SLICE_X16Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  d1/design_1_i/output_manager_0/inst/polarity_reg[4]/Q
                         net (fo=2, estimated)        0.873     1.391    d1/design_1_i/output_manager_0/inst/nsw/negative_4_sn_1
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.148     1.539 r  d1/design_1_i/output_manager_0/inst/nsw/negative[4]_INST_0/O
                         net (fo=1, estimated)        2.830     4.369    jb_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.730     8.099 r  jb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.099    jb[4]
    V16                                                               r  jb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.954ns  (logic 4.378ns (55.042%)  route 3.576ns (44.958%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/addr_reg[1]/C
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/design_1_i/output_manager_0/inst/addr_reg[1]/Q
                         net (fo=20, estimated)       1.240     1.696    tl/tl_impl/in_addr[1]
    SLICE_X22Y39         LUT2 (Prop_lut2_I0_O)        0.153     1.849 r  tl/tl_impl/dac_a[3]_INST_0/O
                         net (fo=1, estimated)        2.336     4.185    ck_io_OBUF[3]
    T15                  OBUF (Prop_obuf_I_O)         3.769     7.954 r  ck_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.954    ck_io[3]
    T15                                                               r  ck_io[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            d1/design_1_i/output_manager_0/inst/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.551%)  route 0.108ns (43.449%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDSE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/FSM_onehot_state_reg[0]/C
    SLICE_X14Y32         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  d1/design_1_i/output_manager_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=24, estimated)       0.108     0.249    d1/design_1_i/output_manager_0/inst/ram_delay
    SLICE_X14Y32         FDRE                                         r  d1/design_1_i/output_manager_0/inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.144%)  route 0.129ns (47.856%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[26]/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[26]/Q
                         net (fo=1, estimated)        0.129     0.270    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[10]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.740%)  route 0.132ns (48.260%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[28]/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[28]/Q
                         net (fo=1, estimated)        0.132     0.273    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.740%)  route 0.132ns (48.260%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[24]/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[24]/Q
                         net (fo=1, estimated)        0.132     0.273    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.033%)  route 0.150ns (53.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE                         0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, estimated)        0.150     0.278    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X8Y33          SRL16E                                       r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.627%)  route 0.126ns (43.373%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[10]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[10]/Q
                         net (fo=1, estimated)        0.126     0.290    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[10]
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.627%)  route 0.126ns (43.373%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[12]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[12]/Q
                         net (fo=1, estimated)        0.126     0.290    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.164ns (55.496%)  route 0.132ns (44.504%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[6]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[6]/Q
                         net (fo=1, estimated)        0.132     0.296    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/FSM_onehot_tx_delay_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/FSM_onehot_tx_delay_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.128ns (41.962%)  route 0.177ns (58.038%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/FSM_onehot_tx_delay_reg[5]/C
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/FSM_onehot_tx_delay_reg[5]/Q
                         net (fo=49, estimated)       0.177     0.305    d1/design_1_i/adc_spi_wrapper_0/inst/adc/FSM_onehot_tx_delay_reg_n_0_[5]
    SLICE_X9Y32          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/FSM_onehot_tx_delay_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.146ns (46.910%)  route 0.165ns (53.090%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[0]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[0]/Q
                         net (fo=2, estimated)        0.165     0.311    d1/design_1_i/output_manager_0/inst/spi/p_1_in_0[1]
    SLICE_X10Y30         FDRE                                         r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.995ns  (logic 4.908ns (49.105%)  route 5.087ns (50.895%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.723     5.674    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     6.130 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=14, estimated)       1.065     7.195    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[14]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.319 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_4/O
                         net (fo=2, estimated)        0.603     7.922    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_4_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.046    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.593 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[2]
                         net (fo=2, estimated)        0.577     9.170    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_5
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.296     9.466 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13/O
                         net (fo=3, estimated)        0.811    10.277    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.352    10.629 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3/O
                         net (fo=2, estimated)        0.447    11.076    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.326    11.402 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.402    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.982 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0/O[2]
                         net (fo=1, estimated)        0.549    12.531    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[8]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    13.234 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    13.234    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.456 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_3/O[0]
                         net (fo=2, estimated)        0.587    14.043    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[9]
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    14.920 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[2]
                         net (fo=1, estimated)        0.448    15.368    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_5
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.301    15.669 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[10]_i_1/O
                         net (fo=1, routed)           0.000    15.669    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[10]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.968ns  (logic 4.979ns (49.950%)  route 4.989ns (50.050%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.723     5.674    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     6.130 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=14, estimated)       1.065     7.195    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[14]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.319 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_4/O
                         net (fo=2, estimated)        0.603     7.922    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_4_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.046    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.593 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[2]
                         net (fo=2, estimated)        0.577     9.170    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_5
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.296     9.466 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13/O
                         net (fo=3, estimated)        0.811    10.277    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.352    10.629 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3/O
                         net (fo=2, estimated)        0.447    11.076    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.326    11.402 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.402    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.982 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0/O[2]
                         net (fo=1, estimated)        0.549    12.531    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[8]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    13.234 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    13.234    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.456 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_3/O[0]
                         net (fo=2, estimated)        0.587    14.043    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[9]
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    14.985 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[3]
                         net (fo=1, estimated)        0.350    15.335    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_4
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.307    15.642 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[11]_i_2/O
                         net (fo=1, routed)           0.000    15.642    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[11]_i_2_n_0
    SLICE_X5Y35          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.506ns  (logic 4.565ns (48.022%)  route 4.941ns (51.978%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.723     5.674    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     6.130 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=14, estimated)       1.065     7.195    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[14]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.319 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_4/O
                         net (fo=2, estimated)        0.603     7.922    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_4_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.046    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.593 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[2]
                         net (fo=2, estimated)        0.577     9.170    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_5
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.296     9.466 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13/O
                         net (fo=3, estimated)        0.811    10.277    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.352    10.629 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3/O
                         net (fo=2, estimated)        0.447    11.076    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.326    11.402 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.402    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.982 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0/O[2]
                         net (fo=1, estimated)        0.549    12.531    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[8]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    13.234 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    13.234    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.456 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_3/O[0]
                         net (fo=2, estimated)        0.587    14.043    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[9]
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    14.572 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[1]
                         net (fo=1, estimated)        0.302    14.874    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_6
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.306    15.180 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    15.180    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[9]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.171ns  (logic 4.208ns (45.884%)  route 4.963ns (54.116%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.723     5.674    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     6.130 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=14, estimated)       1.065     7.195    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[14]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.319 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_4/O
                         net (fo=2, estimated)        0.603     7.922    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_4_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.046    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.593 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[2]
                         net (fo=2, estimated)        0.577     9.170    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_5
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.296     9.466 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13/O
                         net (fo=3, estimated)        0.811    10.277    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.352    10.629 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3/O
                         net (fo=2, estimated)        0.447    11.076    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.326    11.402 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.402    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.982 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0/O[2]
                         net (fo=1, estimated)        0.549    12.531    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[8]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550    13.081 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[3]
                         net (fo=2, estimated)        0.567    13.648    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[8]
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    14.206 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[0]
                         net (fo=1, estimated)        0.344    14.550    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_7
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.295    14.845 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    14.845    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.615ns  (logic 3.867ns (44.887%)  route 4.748ns (55.113%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.723     5.674    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     6.130 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=14, estimated)       1.065     7.195    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[14]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.319 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_4/O
                         net (fo=2, estimated)        0.603     7.922    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_4_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.046    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.593 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[2]
                         net (fo=2, estimated)        0.577     9.170    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_5
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.296     9.466 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13/O
                         net (fo=3, estimated)        0.811    10.277    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.352    10.629 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3/O
                         net (fo=2, estimated)        0.447    11.076    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.326    11.402 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.402    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.629 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0/O[1]
                         net (fo=2, estimated)        0.425    12.054    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[7]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.303    12.357 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_3/O
                         net (fo=1, routed)           0.000    12.357    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_3_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.605 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[2]
                         net (fo=2, estimated)        0.321    12.926    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[7]
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.557    13.483 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[3]
                         net (fo=1, estimated)        0.499    13.982    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_4
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.307    14.289 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    14.289    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.260ns  (logic 4.184ns (50.654%)  route 4.076ns (49.346%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.724     5.675    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y34          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     6.131 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=13, estimated)       1.074     7.205    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[7]
    SLICE_X0Y32          LUT4 (Prop_lut4_I1_O)        0.150     7.355 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_2/O
                         net (fo=1, estimated)        0.195     7.550    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_2_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602     8.152 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry/CO[3]
                         net (fo=1, estimated)        0.000     8.152    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.486 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[1]
                         net (fo=2, estimated)        0.984     9.470    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_6
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.331     9.801 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_1/O
                         net (fo=2, estimated)        0.323    10.124    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_1_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.456 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_3/O
                         net (fo=1, routed)           0.000    10.456    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_3_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.704 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry/O[3]
                         net (fo=2, estimated)        0.562    11.266    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[5]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.306    11.572 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5/O
                         net (fo=1, routed)           0.000    11.572    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.819 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[0]
                         net (fo=3, estimated)        0.594    12.413    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[5]
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.299    12.712 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_3/O
                         net (fo=1, routed)           0.000    12.712    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_3_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.290 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[2]
                         net (fo=1, estimated)        0.344    13.634    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_5
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.301    13.935 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    13.935    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[6]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.026ns  (logic 3.841ns (47.857%)  route 4.185ns (52.143%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.724     5.675    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y34          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     6.131 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=13, estimated)       1.074     7.205    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[7]
    SLICE_X0Y32          LUT4 (Prop_lut4_I1_O)        0.150     7.355 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_2/O
                         net (fo=1, estimated)        0.195     7.550    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_2_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602     8.152 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry/CO[3]
                         net (fo=1, estimated)        0.000     8.152    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.486 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[1]
                         net (fo=2, estimated)        0.984     9.470    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_6
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.331     9.801 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_1/O
                         net (fo=2, estimated)        0.323    10.124    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_1_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.456 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_3/O
                         net (fo=1, routed)           0.000    10.456    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_3_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.704 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry/O[3]
                         net (fo=2, estimated)        0.562    11.266    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[5]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.306    11.572 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5/O
                         net (fo=1, routed)           0.000    11.572    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.819 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[0]
                         net (fo=3, estimated)        0.594    12.413    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[5]
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.299    12.712 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_3/O
                         net (fo=1, routed)           0.000    12.712    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_3_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    12.942 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[1]
                         net (fo=1, estimated)        0.453    13.395    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_6
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.306    13.701 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    13.701    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[5]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.593ns  (logic 3.197ns (48.491%)  route 3.396ns (51.509%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.724     5.675    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y34          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     6.131 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=13, estimated)       1.001     7.132    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[7]
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.124     7.256 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.256    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_6_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.836 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry/O[2]
                         net (fo=1, estimated)        0.577     8.413    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_n_5
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.549     8.962 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry/O[0]
                         net (fo=2, estimated)        0.422     9.384    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[2]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.299     9.683 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_5/O
                         net (fo=1, routed)           0.000     9.683    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_5_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.910 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]_i_2/O[1]
                         net (fo=3, estimated)        0.766    10.676    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[2]
    SLICE_X4Y33          LUT2 (Prop_lut2_I0_O)        0.303    10.979 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_4/O
                         net (fo=1, routed)           0.000    10.979    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_4_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.331 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/O[3]
                         net (fo=1, estimated)        0.630    11.961    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_4
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.307    12.268 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    12.268    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 3.537ns (53.868%)  route 3.029ns (46.132%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.724     5.675    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y34          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     6.131 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=13, estimated)       1.074     7.205    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[7]
    SLICE_X0Y32          LUT4 (Prop_lut4_I1_O)        0.150     7.355 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_2/O
                         net (fo=1, estimated)        0.195     7.550    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_2_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.642     8.192 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry/O[3]
                         net (fo=2, estimated)        0.441     8.633    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_n_4
    SLICE_X2Y32          LUT3 (Prop_lut3_I0_O)        0.306     8.939 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_5/O
                         net (fo=1, routed)           0.000     8.939    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_5_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.519 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry/O[2]
                         net (fo=2, estimated)        0.448     9.967    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[4]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.302    10.269 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_3/O
                         net (fo=1, routed)           0.000    10.269    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_3_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.517 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]_i_2/O[3]
                         net (fo=3, estimated)        0.574    11.091    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[4]
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.306    11.397 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_4/O
                         net (fo=1, routed)           0.000    11.397    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_4_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.649 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[0]
                         net (fo=1, estimated)        0.297    11.946    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_7
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.295    12.241 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    12.241    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.297ns  (logic 3.089ns (49.055%)  route 3.208ns (50.945%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        3.850     3.850    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.951 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     1.724     5.675    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y34          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     6.131 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=13, estimated)       1.001     7.132    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[7]
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.124     7.256 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.256    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_6_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.836 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry/O[2]
                         net (fo=1, estimated)        0.577     8.413    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_n_5
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.549     8.962 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry/O[0]
                         net (fo=2, estimated)        0.422     9.384    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[2]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.299     9.683 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_5/O
                         net (fo=1, routed)           0.000     9.683    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_5_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.910 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]_i_2/O[1]
                         net (fo=3, estimated)        0.766    10.676    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[2]
    SLICE_X4Y33          LUT2 (Prop_lut2_I0_O)        0.303    10.979 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_4/O
                         net (fo=1, routed)           0.000    10.979    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_4_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.229 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/O[2]
                         net (fo=1, estimated)        0.442    11.671    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_5
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.301    11.972 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    11.972    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[2]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/output_manager_0/inst/dr_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.128ns (31.709%)  route 0.276ns (68.291%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.563     2.212    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y34         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.128     2.340 r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, estimated)        0.276     2.616    d1/design_1_i/output_manager_0/inst/data_ready
    SLICE_X12Y31         FDRE                                         r  d1/design_1_i/output_manager_0/inst/dr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/prev_data_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.128ns (31.124%)  route 0.283ns (68.876%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.563     2.212    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y34         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.128     2.340 r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, estimated)        0.283     2.623    d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_ready
    SLICE_X9Y31          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/prev_data_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.271ns (40.565%)  route 0.397ns (59.436%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.563     2.212    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y34         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.128     2.340 r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, estimated)        0.274     2.614    d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_ready
    SLICE_X9Y31          LUT6 (Prop_lut6_I5_O)        0.098     2.712 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_i_4/O
                         net (fo=1, estimated)        0.123     2.835    d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_i_4_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.045     2.880 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_i_1/O
                         net (fo=1, routed)           0.000     2.880    d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.818ns  (logic 0.361ns (44.159%)  route 0.457ns (55.841%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.582     2.231    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y35          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     2.372 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=18, estimated)       0.331     2.703    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[16]
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.045     2.748 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_4/O
                         net (fo=1, routed)           0.000     2.748    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_4_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.818 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[0]
                         net (fo=1, estimated)        0.125     2.943    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_7
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.105     3.048 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     3.048    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.837ns  (logic 0.359ns (42.891%)  route 0.478ns (57.109%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.581     2.230    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     2.371 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=14, estimated)       0.292     2.663    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[14]
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.045     2.708 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_4/O
                         net (fo=1, routed)           0.000     2.708    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_4_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.773 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/O[2]
                         net (fo=1, estimated)        0.186     2.959    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_5
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.108     3.067 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     3.067    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[2]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.358ns (41.383%)  route 0.507ns (58.617%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.582     2.231    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y34          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     2.372 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, estimated)        0.267     2.639    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[4]
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.045     2.684 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_4/O
                         net (fo=1, routed)           0.000     2.684    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_4_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.749 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[1]
                         net (fo=2, estimated)        0.240     2.989    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[6]
    SLICE_X5Y34          LUT5 (Prop_lut5_I0_O)        0.107     3.096 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     3.096    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[6]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.363ns (41.280%)  route 0.516ns (58.720%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.582     2.231    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y34          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     2.372 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, estimated)        0.248     2.620    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[3]
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.045     2.665 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5/O
                         net (fo=1, routed)           0.000     2.665    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.735 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[0]
                         net (fo=3, estimated)        0.269     3.003    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[5]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.107     3.110 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     3.110    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[5]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.891ns  (logic 0.361ns (40.523%)  route 0.530ns (59.477%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.580     2.229    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X2Y32          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.141     2.370 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=13, estimated)       0.264     2.634    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[15]
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.045     2.679 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     2.679    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.743 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/O[3]
                         net (fo=1, estimated)        0.266     3.009    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_4
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.111     3.120 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     3.120    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.893ns  (logic 0.536ns (60.021%)  route 0.357ns (39.979%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.581     2.230    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     2.371 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=14, estimated)       0.212     2.583    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[13]
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.045     2.628 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     2.628    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_5_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     2.780 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.780    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.820 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.820    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.873 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[0]
                         net (fo=1, estimated)        0.145     3.018    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_7
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.105     3.123 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     3.123    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.910ns  (logic 0.501ns (55.063%)  route 0.409ns (44.937%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, estimated)        1.623     1.623    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.649 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, estimated)     0.580     2.229    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X2Y32          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.141     2.370 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, estimated)        0.236     2.605    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[2]
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.045     2.650 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_3/O
                         net (fo=1, routed)           0.000     2.650    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_3_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.765 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.765    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]_i_2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.804 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.804    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.858 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_3/O[0]
                         net (fo=2, estimated)        0.173     3.032    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[9]
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.107     3.139 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     3.139    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[9]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.969ns  (logic 4.331ns (39.485%)  route 6.638ns (60.515%))
  Logic Levels:           4  (BUFG=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.656    -0.809    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, estimated)        0.875     0.522    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.623 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, estimated)      1.796     2.419    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.124     2.543 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, estimated)        1.017     3.560    tl/tl_impl/SCK
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.124     3.684 r  tl/tl_impl/SCK_b_INST_0/O
                         net (fo=1, estimated)        2.950     6.634    SCK_b_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.526    10.160 r  SCK_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.160    SCK_b
    W19                                                               r  SCK_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.631ns  (logic 4.420ns (41.576%)  route 6.211ns (58.424%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.656    -0.809    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, estimated)        0.875     0.522    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.623 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, estimated)      1.796     2.419    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.124     2.543 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, estimated)        0.989     3.532    tl/tl_impl/SCK
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.656 r  tl/tl_impl/SCK_a_INST_0/O
                         net (fo=1, estimated)        2.551     6.207    SCK_a_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.615     9.822 r  SCK_a_OBUF_inst/O
                         net (fo=0)                   0.000     9.822    SCK_a
    Y17                                                               r  SCK_a (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.028ns  (logic 1.572ns (39.026%)  route 2.456ns (60.974%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.556    -0.480    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, estimated)        0.369     0.030    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.056 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, estimated)      0.595     0.651    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.696 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, estimated)        0.417     1.113    tl/tl_impl/SCK
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.158 r  tl/tl_impl/SCK_a_INST_0/O
                         net (fo=1, estimated)        1.075     2.233    SCK_a_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.315     3.548 r  SCK_a_OBUF_inst/O
                         net (fo=0)                   0.000     3.548    SCK_a
    Y17                                                               r  SCK_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.120ns  (logic 1.484ns (36.021%)  route 2.636ns (63.979%))
  Logic Levels:           4  (BUFG=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.556    -0.480    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, estimated)        0.369     0.030    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.056 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, estimated)      0.595     0.651    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.696 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, estimated)        0.429     1.124    tl/tl_impl/SCK
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.169 r  tl/tl_impl/SCK_b_INST_0/O
                         net (fo=1, estimated)        1.243     2.413    SCK_b_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.227     3.640 r  SCK_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.640    SCK_b
    W19                                                               r  SCK_b (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.969ns  (logic 4.331ns (39.485%)  route 6.638ns (60.515%))
  Logic Levels:           4  (BUFG=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.656    -0.809    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, estimated)        0.875     0.522    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.623 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, estimated)      1.796     2.419    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.124     2.543 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, estimated)        1.017     3.560    tl/tl_impl/SCK
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.124     3.684 r  tl/tl_impl/SCK_b_INST_0/O
                         net (fo=1, estimated)        2.950     6.634    SCK_b_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.526    10.160 r  SCK_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.160    SCK_b
    W19                                                               r  SCK_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.631ns  (logic 4.420ns (41.576%)  route 6.211ns (58.424%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.068    -4.326 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.760    -2.566    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.465 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       1.656    -0.809    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, estimated)        0.875     0.522    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.623 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, estimated)      1.796     2.419    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.124     2.543 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, estimated)        0.989     3.532    tl/tl_impl/SCK
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.656 r  tl/tl_impl/SCK_a_INST_0/O
                         net (fo=1, estimated)        2.551     6.207    SCK_a_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.615     9.822 r  SCK_a_OBUF_inst/O
                         net (fo=0)                   0.000     9.822    SCK_a
    Y17                                                               r  SCK_a (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.028ns  (logic 1.572ns (39.026%)  route 2.456ns (60.974%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.556    -0.480    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, estimated)        0.369     0.030    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.056 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, estimated)      0.595     0.651    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.696 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, estimated)        0.417     1.113    tl/tl_impl/SCK
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.158 r  tl/tl_impl/SCK_a_INST_0/O
                         net (fo=1, estimated)        1.075     2.233    SCK_a_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.315     3.548 r  SCK_a_OBUF_inst/O
                         net (fo=0)                   0.000     3.548    SCK_a
    Y17                                                               r  SCK_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.120ns  (logic 1.484ns (36.021%)  route 2.636ns (63.979%))
  Logic Levels:           4  (BUFG=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.542     0.767    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.571    -1.804 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.742    -1.062    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, estimated)       0.556    -0.480    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, estimated)        0.369     0.030    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.056 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, estimated)      0.595     0.651    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.696 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, estimated)        0.429     1.124    tl/tl_impl/SCK
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.169 r  tl/tl_impl/SCK_b_INST_0/O
                         net (fo=1, estimated)        1.243     2.413    SCK_b_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.227     3.640 r  SCK_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.640    SCK_b
    W19                                                               r  SCK_b (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 0.029ns (1.743%)  route 1.635ns (98.257%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     4.413 f  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     4.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.345     1.638 f  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, estimated)        0.781     2.419    clk_wiz_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.448 f  clk_wiz_div/inst/clkf_buf/O
                         net (fo=1, estimated)        0.854     3.302    clk_wiz_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.321ns  (logic 0.091ns (2.740%)  route 3.230ns (97.260%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221     2.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.262    -4.654 r  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, estimated)        1.672    -2.982    clk_wiz_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.891 r  clk_wiz_div/inst/clkf_buf/O
                         net (fo=1, estimated)        1.558    -1.333    clk_wiz_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 0.029ns (1.743%)  route 1.635ns (98.257%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     4.413 f  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.570     4.983    clk_wiz_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.345     1.638 f  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, estimated)        0.781     2.419    clk_wiz_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.448 f  clk_wiz_div/inst/clkf_buf/O
                         net (fo=1, estimated)        0.854     3.302    clk_wiz_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.321ns  (logic 0.091ns (2.740%)  route 3.230ns (97.260%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.221     2.608    clk_wiz_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.262    -4.654 r  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, estimated)        1.672    -2.982    clk_wiz_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.891 r  clk_wiz_div/inst/clkf_buf/O
                         net (fo=1, estimated)        1.558    -1.333    clk_wiz_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





