<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/macroAssembler_aarch64.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="macroAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="sharedRuntime_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/macroAssembler_aarch64.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.</span>
   3  * Copyright (c) 2014, 2019, Red Hat Inc. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
</pre>
<hr />
<pre>
1249   // Prolog generator routines to support switch between x86 code and
1250   // generated ARM code
1251 
1252   // routine to generate an x86 prolog for a stub function which
1253   // bootstraps into the generated ARM code which directly follows the
1254   // stub
1255   //
1256 
1257   public:
1258 
1259   void ldr_constant(Register dest, const Address &amp;const_addr) {
1260     if (NearCpool) {
1261       ldr(dest, const_addr);
1262     } else {
1263       unsigned long offset;
1264       adrp(dest, InternalAddress(const_addr.target()), offset);
1265       ldr(dest, Address(dest, offset));
1266     }
1267   }
1268 
<span class="line-modified">1269   address read_polling_page(Register r, address page, relocInfo::relocType rtype);</span>
<span class="line-modified">1270   address read_polling_page(Register r, relocInfo::relocType rtype);</span>
1271   void get_polling_page(Register dest, address page, relocInfo::relocType rtype);
1272 
1273   // CRC32 code for java.util.zip.CRC32::updateBytes() instrinsic.
1274   void update_byte_crc32(Register crc, Register val, Register table);
1275   void update_word_crc32(Register crc, Register v, Register tmp,
1276         Register table0, Register table1, Register table2, Register table3,
1277         bool upper = false);
1278 
1279   void has_negatives(Register ary1, Register len, Register result);
1280 
1281   void arrays_equals(Register a1, Register a2, Register result, Register cnt1,
1282                      Register tmp1, Register tmp2, Register tmp3, int elem_size);
1283 
1284   void string_equals(Register a1, Register a2, Register result, Register cnt1,
1285                      int elem_size);
1286 
1287   void fill_words(Register base, Register cnt, Register value);
1288   void fill_words(Register base, u_int64_t cnt, Register value);
1289 
1290   void zero_words(Register base, u_int64_t cnt);
</pre>
</td>
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 1997, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   3  * Copyright (c) 2014, 2019, Red Hat Inc. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
</pre>
<hr />
<pre>
1249   // Prolog generator routines to support switch between x86 code and
1250   // generated ARM code
1251 
1252   // routine to generate an x86 prolog for a stub function which
1253   // bootstraps into the generated ARM code which directly follows the
1254   // stub
1255   //
1256 
1257   public:
1258 
1259   void ldr_constant(Register dest, const Address &amp;const_addr) {
1260     if (NearCpool) {
1261       ldr(dest, const_addr);
1262     } else {
1263       unsigned long offset;
1264       adrp(dest, InternalAddress(const_addr.target()), offset);
1265       ldr(dest, Address(dest, offset));
1266     }
1267   }
1268 
<span class="line-modified">1269   address read_polling_page(Register r, relocInfo::relocType rtype);</span>
<span class="line-modified">1270   void get_polling_page(Register dest, relocInfo::relocType rtype);</span>
1271   address fetch_and_read_polling_page(Register r, relocInfo::relocType rtype);
1272 
1273   // CRC32 code for java.util.zip.CRC32::updateBytes() instrinsic.
1274   void update_byte_crc32(Register crc, Register val, Register table);
1275   void update_word_crc32(Register crc, Register v, Register tmp,
1276         Register table0, Register table1, Register table2, Register table3,
1277         bool upper = false);
1278 
1279   void has_negatives(Register ary1, Register len, Register result);
1280 
1281   void arrays_equals(Register a1, Register a2, Register result, Register cnt1,
1282                      Register tmp1, Register tmp2, Register tmp3, int elem_size);
1283 
1284   void string_equals(Register a1, Register a2, Register result, Register cnt1,
1285                      int elem_size);
1286 
1287   void fill_words(Register base, Register cnt, Register value);
1288   void fill_words(Register base, u_int64_t cnt, Register value);
1289 
1290   void zero_words(Register base, u_int64_t cnt);
</pre>
</td>
</tr>
</table>
<center><a href="macroAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="sharedRuntime_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>