<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p364" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_364{left:96px;bottom:1124px;letter-spacing:0.18px;word-spacing:-0.02px;}
#t2_364{left:571px;bottom:1130px;}
#t3_364{left:571px;bottom:1124px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t4_364{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_364{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t6_364{left:138px;bottom:1069px;letter-spacing:0.12px;word-spacing:0.77px;}
#t7_364{left:138px;bottom:1051px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t8_364{left:138px;bottom:1025px;letter-spacing:0.11px;word-spacing:0.08px;}
#t9_364{left:138px;bottom:1007px;letter-spacing:-0.21px;}
#ta_364{left:138px;bottom:981px;letter-spacing:0.11px;word-spacing:-0.23px;}
#tb_364{left:138px;bottom:962px;letter-spacing:-0.21px;}
#tc_364{left:138px;bottom:936px;letter-spacing:0.11px;word-spacing:0.35px;}
#td_364{left:138px;bottom:918px;letter-spacing:-0.01px;}
#te_364{left:138px;bottom:892px;letter-spacing:0.11px;word-spacing:0.01px;}
#tf_364{left:138px;bottom:874px;letter-spacing:-0.01px;}
#tg_364{left:138px;bottom:848px;letter-spacing:0.11px;word-spacing:0.03px;}
#th_364{left:138px;bottom:829px;letter-spacing:-0.08px;}
#ti_364{left:138px;bottom:803px;letter-spacing:0.11px;word-spacing:-0.28px;}
#tj_364{left:138px;bottom:785px;letter-spacing:-0.08px;}
#tk_364{left:138px;bottom:759px;letter-spacing:0.11px;word-spacing:-0.28px;}
#tl_364{left:138px;bottom:741px;letter-spacing:-0.01px;}
#tm_364{left:138px;bottom:715px;letter-spacing:0.11px;word-spacing:0.45px;}
#tn_364{left:138px;bottom:696px;letter-spacing:0.02px;word-spacing:0.1px;}
#to_364{left:138px;bottom:663px;letter-spacing:0.11px;}
#tp_364{left:138px;bottom:637px;letter-spacing:0.1px;word-spacing:0.03px;}
#tq_364{left:138px;bottom:611px;letter-spacing:0.11px;word-spacing:0.49px;}
#tr_364{left:138px;bottom:593px;letter-spacing:0.09px;word-spacing:0.03px;}
#ts_364{left:138px;bottom:567px;letter-spacing:0.1px;}
#tt_364{left:138px;bottom:541px;letter-spacing:0.11px;word-spacing:0.68px;}
#tu_364{left:138px;bottom:522px;letter-spacing:0.08px;word-spacing:-0.02px;}
#tv_364{left:138px;bottom:496px;letter-spacing:0.1px;word-spacing:-0.08px;}
#tw_364{left:138px;bottom:478px;letter-spacing:-0.02px;}
#tx_364{left:138px;bottom:452px;letter-spacing:0.13px;word-spacing:-0.03px;}
#ty_364{left:138px;bottom:418px;letter-spacing:0.08px;word-spacing:-0.03px;}
#tz_364{left:138px;bottom:392px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t10_364{left:138px;bottom:359px;letter-spacing:0.12px;word-spacing:0.03px;}
#t11_364{left:138px;bottom:333px;letter-spacing:0.11px;word-spacing:0.47px;}
#t12_364{left:138px;bottom:314px;letter-spacing:0.13px;word-spacing:1.03px;}
#t13_364{left:138px;bottom:296px;letter-spacing:0.12px;word-spacing:0.28px;}
#t14_364{left:138px;bottom:278px;letter-spacing:0.11px;word-spacing:0.03px;}
#t15_364{left:138px;bottom:252px;letter-spacing:0.12px;word-spacing:-0.32px;}
#t16_364{left:138px;bottom:233px;letter-spacing:0.11px;word-spacing:0.21px;}
#t17_364{left:629px;bottom:234px;}
#t18_364{left:636px;bottom:234px;letter-spacing:0.11px;word-spacing:0.21px;}
#t19_364{left:138px;bottom:215px;letter-spacing:0.11px;word-spacing:0.28px;}
#t1a_364{left:138px;bottom:197px;letter-spacing:0.11px;word-spacing:0.81px;}
#t1b_364{left:138px;bottom:178px;letter-spacing:0.11px;word-spacing:-0.02px;}

.s1_364{font-size:15px;font-family:Helvetica-Bold_ykj;color:#000;}
.s2_364{font-size:3px;font-family:Arial-Bold_vl;color:#7F7F7F;}
.s3_364{font-size:15px;font-family:Arial-Bold_vl;color:#000;}
.s4_364{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_364{font-size:15px;font-family:TimesNewRomanPSMT_vi;color:#000;}
.s6_364{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_364{font-size:14px;font-family:SymbolMT_vr;color:#000;}
.t.v0_364{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts364" type="text/css" >

@font-face {
	font-family: Arial-Bold_vl;
	src: url("fonts/Arial-Bold_vl.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_ykj;
	src: url("fonts/Helvetica-Bold_ykj.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_vr;
	src: url("fonts/SymbolMT_vr.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_vi;
	src: url("fonts/TimesNewRomanPSMT_vi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg364Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg364" style="-webkit-user-select: none;"><object width="935" height="1210" data="364/364.svg" type="image/svg+xml" id="pdf364" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_364" class="t s1_364">MUL MUH MULU MUHU DMUL DMUH DMULU DMUHU </span><span id="t2_364" class="t v0_364 s2_364">I</span><span id="t3_364" class="t s3_364">Multiply Integers (with result to GPR) </span>
<span id="t4_364" class="t s4_364">The MIPS64® Instruction Set Reference Manual, Revision 6.06 </span><span id="t5_364" class="t s4_364">398 </span>
<span id="t6_364" class="t s5_364">The Release 6 multiply instructions multiply the operands in GPR[rs] and GPR[rd], and place the specified high or </span>
<span id="t7_364" class="t s5_364">low part of the result, of the same width, in GPR[rd]. </span>
<span id="t8_364" class="t s5_364">MUL performs a signed 32-bit integer multiplication, and places the low 32 bits of the result in the destination regis- </span>
<span id="t9_364" class="t s5_364">ter. </span>
<span id="ta_364" class="t s5_364">MUH performs a signed 32-bit integer multiplication, and places the high 32 bits of the result in the destination regis- </span>
<span id="tb_364" class="t s5_364">ter. </span>
<span id="tc_364" class="t s5_364">MULU performs an unsigned 32-bit integer multiplication, and places the low 32 bits of the result in the destination </span>
<span id="td_364" class="t s5_364">register. </span>
<span id="te_364" class="t s5_364">MUHU performs an unsigned 32-bit integer multiplication, and places the high 32 bits of the result in the destination </span>
<span id="tf_364" class="t s5_364">register. </span>
<span id="tg_364" class="t s5_364">DMUL performs a signed 64-bit integer multiplication, and places the low 64 bits of the result in the destination reg- </span>
<span id="th_364" class="t s5_364">ister. </span>
<span id="ti_364" class="t s5_364">DMUH performs a signed 64-bit integer multiplication, and places the high 64 bits of the result in the destination reg- </span>
<span id="tj_364" class="t s5_364">ister. </span>
<span id="tk_364" class="t s5_364">DMULU performs an unsigned 64-bit integer multiplication, and places the low 64 bits of the result in the destination </span>
<span id="tl_364" class="t s5_364">register. </span>
<span id="tm_364" class="t s5_364">DMUHU performs an unsigned 64-bit integer multiplication, and places the high 64 bits of the result in the destina- </span>
<span id="tn_364" class="t s5_364">tion register. </span>
<span id="to_364" class="t s6_364">Restrictions: </span>
<span id="tp_364" class="t s5_364">On a 64-bit CPU, MUH is UNPREDICTABLE if its inputs are not signed extended 32-bit integers. </span>
<span id="tq_364" class="t s5_364">MUL behaves correctly even if its inputs are not sign extended 32-bit integers. Bits 32-63 of its inputs do not affect </span>
<span id="tr_364" class="t s5_364">the result. </span>
<span id="ts_364" class="t s5_364">On a 64-bit CPU, MUHU is UNPREDICTABLE if its inputs are not zero or sign extended 32-bit integers. </span>
<span id="tt_364" class="t s5_364">MULU behaves correctly even if its inputs are not zero or sign extended 32-bit integers. Bits 32-63 of its inputs do </span>
<span id="tu_364" class="t s5_364">not affect the result. </span>
<span id="tv_364" class="t s5_364">On a 64-bit CPU, the 32-bit multiplications, both signed and unsigned, sign extend the result as if it is a 32-bit signed </span>
<span id="tw_364" class="t s5_364">integer. </span>
<span id="tx_364" class="t s5_364">DMUL DMUH DMULU DMUHU: Reserved Instruction exception if 64-bit instructions are not enabled. </span>
<span id="ty_364" class="t s6_364">Availability and Compatibility: </span>
<span id="tz_364" class="t s5_364">These instructions are introduced by and required as of Release 6. </span>
<span id="t10_364" class="t s6_364">Programming Notes: </span>
<span id="t11_364" class="t s5_364">The low half of the integer multiplication result is identical for signed and unsigned. Nevertheless, there are distinct </span>
<span id="t12_364" class="t s5_364">instructions MUL MULU DMUL DMULU. Implementations may choose to optimize a multiply that produces the </span>
<span id="t13_364" class="t s5_364">low half followed by a multiply that produces the upper half. Programmers are recommended to use matching lower </span>
<span id="t14_364" class="t s5_364">and upper half multiplications. </span>
<span id="t15_364" class="t s5_364">The Release 6 MUL instruction has the same opcode mnemonic as the pre-Release 6 MUL instruction. The semantics </span>
<span id="t16_364" class="t s5_364">of these instructions are almost identical: both produce the low 32-bits of the 32</span><span id="t17_364" class="t s7_364"></span><span id="t18_364" class="t s5_364">32=64 product; but the pre-Release </span>
<span id="t19_364" class="t s5_364">6 MUL is unpredictable if its inputs are not properly sign extended 32-bit values on a 64 bit machine, and is defined </span>
<span id="t1a_364" class="t s5_364">to render the HI and LO registers unpredictable, whereas the Release 6 version ignores bits 32-63 of the input, and </span>
<span id="t1b_364" class="t s5_364">there are no HI/LO registers in Release 6 to be affected. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
