-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
-- Date        : Thu Aug 24 01:49:10 2023
-- Host        : DESKTOP-GD656IR running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/research/Jupyter/github/fly-olfactory-network-fpga-main/vivado_projects/FlyOlfactoryNetwork/FlyOlfactoryNetwork.srcs/sources_1/ip/blk_mem_weight_PNKC_0/blk_mem_weight_PNKC_0_sim_netlist.vhdl
-- Design      : blk_mem_weight_PNKC_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_0_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_0_bindec : entity is "bindec";
end blk_mem_weight_PNKC_0_bindec;

architecture STRUCTURE of blk_mem_weight_PNKC_0_bindec is
begin
ENOUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_0_blk_mem_gen_mux is
  port (
    \^douta\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_weight_PNKC_0_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_weight_PNKC_0_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => DOUTA(0),
      O => \^douta\(0)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_0_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_weight_PNKC_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_weight_PNKC_0_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000100000000000004000000000000000000400000000002000400",
      INIT_01 => X"0000000004000000000000000000020000000000000000000200000008000220",
      INIT_02 => X"8100000040000020081000000001000000000000080000000000000008000000",
      INIT_03 => X"0110000000000000000000000004000008000400020000000010080000000000",
      INIT_04 => X"0000000800010010000000000041000000008000000000000000000080000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0020000000000000000000010000000000000000000000000000000000000000",
      INIT_07 => X"000000800000000000000040050440000000C000000000000001000800000000",
      INIT_08 => X"0000000100000000000008000000101000000009000000020020000000000800",
      INIT_09 => X"0000000000000000000000000000000000000000000200000000000000000000",
      INIT_0A => X"0000000200000C00000000000000000000000010800000000100000000000000",
      INIT_0B => X"0001001000000000000000000800000000008000008040000000000000000000",
      INIT_0C => X"0000000010000028000001100000000004000000001004004000000040000000",
      INIT_0D => X"0000000000004040008000004000040100000000000000400000010001000040",
      INIT_0E => X"0000000002000001000200800010000020000000040800000000000000000000",
      INIT_0F => X"0000000000000000000000080200080000000000000010008000108400000000",
      INIT_10 => X"0000000400000000000008000000080000000000000000004000040080040000",
      INIT_11 => X"0140000008000000002002000000400000000000100100000000000000200000",
      INIT_12 => X"4000800020020000000000000110410800000000000000000000000081000000",
      INIT_13 => X"0200000015010000000000000000802000000008602000000080000000000002",
      INIT_14 => X"00000000C1084000000001000000000000000008400800000000000000000000",
      INIT_15 => X"8000000000000020008400000001004000000000000000000002000000000000",
      INIT_16 => X"0000000000800000001200000000000000000001000010800000080000000004",
      INIT_17 => X"020020000000040000005004000040010000000000000004000200000C000000",
      INIT_18 => X"0000080000800000200000000040801000000040000004000000010000000000",
      INIT_19 => X"0000000000001000000000002001400000010010000010000000004000800000",
      INIT_1A => X"1802400000002000000000000000000000800000000040000000000000000200",
      INIT_1B => X"0000000000000000002008000000800000100400000000000000000000000080",
      INIT_1C => X"0000000100000000000000000000C00000000000008080000100001000400000",
      INIT_1D => X"0400000000000000000000000000000000010000000000000000000000001000",
      INIT_1E => X"0000000000000000004000000004801000000000000000000000000000000000",
      INIT_1F => X"0000040000000000004008000000000000000000000000000000000000020000",
      INIT_20 => X"0800000000000000100000002000080000000080000000000000004804000000",
      INIT_21 => X"0020200000000000000080000000200000000000000002000040000200000000",
      INIT_22 => X"0200000001000400000000200000000000000000000000002000000000000200",
      INIT_23 => X"0000080000000100000000000002120000000000010000000000000802000040",
      INIT_24 => X"0000800880000000000000000000000040002000000000000000000000000000",
      INIT_25 => X"0000000000040000002000080000000100000000008000000001000000000000",
      INIT_26 => X"0000001000001010000000080000000000040000080008000000040000400000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000002000000",
      INIT_28 => X"0000020000400000000000400014000000000000000000000080800000000000",
      INIT_29 => X"80000000020002C000000000A440000000000001000000410000000000000000",
      INIT_2A => X"0010000000000000000004080000001080000000000000820400005020004000",
      INIT_2B => X"0000000000000000000000001000009040000000005010040000000000002007",
      INIT_2C => X"0102000000000020100000000000000000100008000004010000000200000000",
      INIT_2D => X"0000800200000020008000000000000000002400000080000000000000010001",
      INIT_2E => X"0000000000000000000000000020000000000000000200000000000080000000",
      INIT_2F => X"0000000000000080201000000080000000100000002000001000800000040400",
      INIT_30 => X"0000000000000000040000000000080000008000800000010100000000100000",
      INIT_31 => X"0040000000002000001020000000000080000000000000020000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000400000001000008000",
      INIT_33 => X"0000000000000000000000000000000000000000080000000000000000400000",
      INIT_34 => X"0001000000000020000000000040000A00010000000010000000000000000000",
      INIT_35 => X"0000008200001000000000000020000400000000200000000000000000000200",
      INIT_36 => X"0001000040000000000804000000000000000000200030000080800000040000",
      INIT_37 => X"0010000080002200000000110002000008001000408000800000202880001001",
      INIT_38 => X"0000001000000000800004060010080480000800000002000000000021080280",
      INIT_39 => X"0000030018400004000240000000041000004400A00004004010410080000082",
      INIT_3A => X"4002202000440404000000000009000000100800000081088000000000000000",
      INIT_3B => X"00000000080000001C0220000010800800000002020000580400880000800000",
      INIT_3C => X"004006000000000001000000000000002000000000000000006021000C022210",
      INIT_3D => X"0020000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000408000000080000000000000000800001010000400000000000000000002",
      INIT_3F => X"0100000004820000080000220000000000080001400000000000042000001000",
      INIT_40 => X"0000000000000081041000000000000000000000042000000000000000000000",
      INIT_41 => X"0000000000000020200000000C00102000000000000000000100000100400420",
      INIT_42 => X"0001000000002000014000008000002000800000010000000000820004000000",
      INIT_43 => X"0000400404000000020000000000000000000000000000000000000000000000",
      INIT_44 => X"8000000040109000008041000020000200000000200000008004001000800006",
      INIT_45 => X"0000000000040080011200901000000000080000000000000000400228104080",
      INIT_46 => X"0005000000000000080100002000600000000000000000080000400120080100",
      INIT_47 => X"00000A0000001000000000000000000000800080020000000002000800000000",
      INIT_48 => X"0000000000402000000000401000000204000040000000080000000000000040",
      INIT_49 => X"0000001000000000000000000000000000000000000000000000080008040000",
      INIT_4A => X"2000000000000000010000000000000000000000000000000000000000000000",
      INIT_4B => X"0080000000000001800200000000000000000004000000C80400000000001000",
      INIT_4C => X"0000020000000000000000000000000000000100000000000000000800008800",
      INIT_4D => X"A000000000000000000000000000000002000000100000001008000000000100",
      INIT_4E => X"0240000000000102000000240000100508000010200000000081024000400100",
      INIT_4F => X"0020208400000000808800000010000018100000000080020400000000244080",
      INIT_50 => X"0008000004000012100000000000014000022000180C00208840000000008000",
      INIT_51 => X"1000000000000000001000088090300000000000000050410000004050000400",
      INIT_52 => X"0000004100400000008000001020000000200000000000400000000000010100",
      INIT_53 => X"0000000000000010040000000000000000000000000000000001000000000000",
      INIT_54 => X"0000000011000080001000200008000010000000000008000000140000000000",
      INIT_55 => X"4000000000000000020000020200000000008100000002000000200000020000",
      INIT_56 => X"0020000000000090010000000000000000000001000000000000000000000200",
      INIT_57 => X"0810800004000000000000018000800000000000000000080800002000020000",
      INIT_58 => X"0000000000000000012008000000000000002001108000000000000000400000",
      INIT_59 => X"0400000000000000000000000000000000000000000000010002800020001000",
      INIT_5A => X"0000020000000001000000000000000000001041000200000800000202400002",
      INIT_5B => X"8080000000000000000000004000000000080000010040000800000000800000",
      INIT_5C => X"2000002000042240000000100000000540800008020000010020000010000000",
      INIT_5D => X"0000880000080040000002042000041080000040044010000008801000400000",
      INIT_5E => X"0000000000000A02006040000004240100002041000000004000004002001000",
      INIT_5F => X"0000010000000000600000400200009000000000010000000001000100000808",
      INIT_60 => X"0100040080003000000000040100200100400000000001000000200080000080",
      INIT_61 => X"0040000200020000000800020800148000200000002000800040004000080000",
      INIT_62 => X"0100000000180200000102800002000040000030200020000800400001000008",
      INIT_63 => X"00000C8000000000001021000080000040000088080000080000000000100420",
      INIT_64 => X"00000000000000000000000000000000000000000C0220004000000200040400",
      INIT_65 => X"00000000000000004120000080000000000000000000000000000000000000A0",
      INIT_66 => X"0000000000200000200000000800000000000000000000000000000080000010",
      INIT_67 => X"0800020000000000008011000000000800000000000000000000000000000000",
      INIT_68 => X"0000000080000000000000000010000110000000004000000000000000000040",
      INIT_69 => X"0000000000000000000000000000000000004000000000000004000800000000",
      INIT_6A => X"008000000000000000004000000000A000000000104000000000020000010000",
      INIT_6B => X"0008000000000000020800000000080000000000202100600000000020000000",
      INIT_6C => X"0000004000000000000000000000000000040000000000000040000800400000",
      INIT_6D => X"0000000000000000000080040000000800080000000000000000000080000000",
      INIT_6E => X"0100800100000040000000100008000000000000000004000000004840001000",
      INIT_6F => X"2000000000000000002400021000000000000000028000000000000000200000",
      INIT_70 => X"0000000000200000040020800000010000000000000000000000000000000000",
      INIT_71 => X"0400000000000000000000000000000000000080000000000010008020000000",
      INIT_72 => X"0001002000000000008000000000010040000100000000000040020000001000",
      INIT_73 => X"0000000000808002008000000400000000000000000000000000000000000000",
      INIT_74 => X"000000104000020010040000800008800000000004000A000000001000000080",
      INIT_75 => X"0001000040000000210000000000800000000000000020040020000000000420",
      INIT_76 => X"0000000000000000120005200000000000000000000012000004050090010400",
      INIT_77 => X"008004040000000200800200802400000000000000000C004100010010000000",
      INIT_78 => X"00002000500000000200002180000010D0000000080000002000000001000000",
      INIT_79 => X"0000081000020100000000000400004040800000000880000000200A02000400",
      INIT_7A => X"0000000404000000081040000000000040200030800002900000000600000000",
      INIT_7B => X"0020200001500000080000000000020000000080000000000000000000000000",
      INIT_7C => X"0000000000040500000000400000000000000000000000000000000400000020",
      INIT_7D => X"0001000002000010000001000000000000002000040008000000000000000000",
      INIT_7E => X"0000000000000000000000000000000008000020000012100004000000000000",
      INIT_7F => X"0020000000004000000000000000010000000000000240000000008002000040",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0020000000000000100000000000000000004000000040000001100000000402",
      INIT_01 => X"0000000000000040000000000800000000000009100000000000008400000000",
      INIT_02 => X"0000000000000000000000000000000000080000020000400000000000000080",
      INIT_03 => X"4000008000000000000000000000000000000000000000100000000000000001",
      INIT_04 => X"0000800010020000800000800000000000082000000000100000000000000800",
      INIT_05 => X"0008000000000401000000000000000002000000004000000000020000000000",
      INIT_06 => X"0000000000000100800000000000000000001080000000002020000000000000",
      INIT_07 => X"0000000000000000000202800000000000000000008000100041000800000000",
      INIT_08 => X"00880000000000A0000020000000000004200000000000000200000080000400",
      INIT_09 => X"0000000001024004000004000000000000000400000000000002000000100000",
      INIT_0A => X"0060000008100000000000000000000020000000080000000000000020008000",
      INIT_0B => X"0000000000000040002000000800000000008000000000000000000000208001",
      INIT_0C => X"0001000000000000000000000000000004000100000000000000000000401000",
      INIT_0D => X"0100000800000000000000000000000010004000200800000002820020000000",
      INIT_0E => X"0000000000200101400000001000010000000000000000802401000004811000",
      INIT_0F => X"020024040000000420000002000000050C000200000000100000000000200000",
      INIT_10 => X"4000200000000010022041000000000051020000002000000040004000000020",
      INIT_11 => X"0000000001000000000001004800401000000040020000004002000010000000",
      INIT_12 => X"0002040080024400100000000400000100010000010000000040000002800026",
      INIT_13 => X"0000000002000002000008100100080000000000000009840000610000001000",
      INIT_14 => X"0000040000000400800080000140000050010000000000044210000300000000",
      INIT_15 => X"0020400200400000080000102000002220000108000200200000400000000604",
      INIT_16 => X"000810000000000100008000820000000060200000004801040000000300000A",
      INIT_17 => X"0000000000000000004201004100000000000000000800000000000040408004",
      INIT_18 => X"0002000000100000002008000000040000000000000202000400000000000000",
      INIT_19 => X"0000000000000000000000A08000000040000000000000080010400000004000",
      INIT_1A => X"0000000000200000000000000000800000002000000000008000000100000000",
      INIT_1B => X"1000000000000004000000008100000800000005000000000000000000000100",
      INIT_1C => X"0000020000042000000000000000004000000000000000000002000000080040",
      INIT_1D => X"0080000000000400000000000000400000008000400000000081000000800000",
      INIT_1E => X"0000800000010000000000000020000100408000002000000040080000000000",
      INIT_1F => X"0020010000200002000010000000000000000080000803000080008000000000",
      INIT_20 => X"8000000100000000000000000000000000000000000000000011000000802000",
      INIT_21 => X"0002828080040000000010000100008000004040000000004284100100000020",
      INIT_22 => X"0000000000A00002040201048020000000400001000000000008020210020000",
      INIT_23 => X"000000002000020401000000A050002000200140102040100000000000044000",
      INIT_24 => X"000000000008000000000000000200400240000004600C000800000000000211",
      INIT_25 => X"0000020001002080002000001080000081000000000004000000000000000000",
      INIT_26 => X"0000002800040002000010000000024010002000000480001010800000400000",
      INIT_27 => X"000100004000000204000000E000040000000000104000400000001004400000",
      INIT_28 => X"0010000020008000100000002000028000020001000000400002000000400000",
      INIT_29 => X"0000002000020000008000000010000010000000080000010100000000005000",
      INIT_2A => X"0040000400000200002000610000004000000000000000000100010000000000",
      INIT_2B => X"0000040000800000100000000028010000000000000000040000000010000200",
      INIT_2C => X"0000000010004000000000000800804000000000000000000000000000000000",
      INIT_2D => X"0004200000042000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000001000000120000010080000000200800000000000000000",
      INIT_2F => X"0000010200001100C00100000000000000000000000010000000000000004000",
      INIT_30 => X"800080104000004000000800000000000040010000A004800200000000000001",
      INIT_31 => X"0200000000000000002000000000000000000100000102008000000000000000",
      INIT_32 => X"0100000000010808009200006000000400000000200000000000800100020000",
      INIT_33 => X"00001000000000000000004000C0000004080000000440000000001200000000",
      INIT_34 => X"0800000800222100400000010000200000080010000000020001000000010000",
      INIT_35 => X"004001000008000000000000000000000000000001040500040000000008A000",
      INIT_36 => X"0000000400000000000001004000080041100000000008001000012008000008",
      INIT_37 => X"0040040240000000280011080000000002000004000000000080002000000010",
      INIT_38 => X"8000880008400000000000000000000000000000000008000000000040200000",
      INIT_39 => X"08030000840000105000000000000080004010000A0002060000000000010000",
      INIT_3A => X"404000200000800000000001000000A000000240808010100000001000080000",
      INIT_3B => X"0400011000800000018200000800000A40000000000001040000000000000100",
      INIT_3C => X"0000100000000000000000000100000900200220800000100000000000200000",
      INIT_3D => X"0000000000100000002008000000004440000000800080400000000000200000",
      INIT_3E => X"0022410000000040000000000008000200000000000000200000400000400000",
      INIT_3F => X"820010000000000200000A008000000100000000004000008000100800002000",
      INIT_40 => X"0000000000000000000000000000000000000000000800008820020001040020",
      INIT_41 => X"00000400000080040000000000000200A0080400090000000000000000000000",
      INIT_42 => X"00000400002180000080000001000010000200004200800008000600082C0000",
      INIT_43 => X"000008000080008000080000000000000002000B080000000040841000000000",
      INIT_44 => X"00000000000000000000000000040000100080000000022100000080000000A8",
      INIT_45 => X"0000020008000003000000001090001000004010000008004400004008000000",
      INIT_46 => X"0000004000018000000300003000040000082000004000004000180000004000",
      INIT_47 => X"0200100800000002008000180000020220010800001003200000020000020010",
      INIT_48 => X"0500000030200000000201000040000010000020000000004000000400042100",
      INIT_49 => X"8200010020000000000000000000000000000000000000000000000100000000",
      INIT_4A => X"0000000000000005400000000010000010000000000000008000001000000000",
      INIT_4B => X"0400000000000000020000000000000000040000020000400000000000000000",
      INIT_4C => X"0010010000000000000008000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000001000000400000000020000000000040000000400400000",
      INIT_4E => X"2000000001000000220000000000014000000000000000480000000000028000",
      INIT_4F => X"0000000000000000000008000000020000000200000000000000400000010000",
      INIT_50 => X"0012000600000000208008000000000002400000004000200000000000004005",
      INIT_51 => X"0800000010000000000000002000821004000008010000000008002114400008",
      INIT_52 => X"4001000000004800000000800000000800104000100000000000000400000000",
      INIT_53 => X"00001002C1000001008010400005000000000020040010000000000000000000",
      INIT_54 => X"0000010040000800040080400008000000000200000000080000000000840000",
      INIT_55 => X"000080A000000000100040020001000000400800040400080080000800800000",
      INIT_56 => X"0000080040800020000000050201008000040000040020480000000000400000",
      INIT_57 => X"0120000080000000800020104800002000020010008800000000000508200100",
      INIT_58 => X"0000080000000000084004080040000008000040000000000000000000080000",
      INIT_59 => X"4000002000080000000000400000080000400000080040001000000902000080",
      INIT_5A => X"0200000000001000000000000000008000800000000000000000000000020880",
      INIT_5B => X"0000440400004200000002000000000100200200102000100000500800000000",
      INIT_5C => X"00000A0000020080000000000000000000000802010004050000000000800000",
      INIT_5D => X"0000000000000000200020000000080000800000004420000000000000040040",
      INIT_5E => X"0040002000000000000000000000000008000480800000000200200100000000",
      INIT_5F => X"0000000000008100000000180000404040000000000400020002001020802000",
      INIT_60 => X"022500800014000000080000000080002020100000A000400040080000000000",
      INIT_61 => X"0000000000000000000000000000000000000000018000000000000080010100",
      INIT_62 => X"02080001240000010000200004A0000002102000000000C20C00800020080000",
      INIT_63 => X"0001004010000000000008100000022000010000000420100000010001005000",
      INIT_64 => X"0000001000800000200000010040000001001480000000200000000000400000",
      INIT_65 => X"8400000822000401000000000010000000002000004000100020040100048000",
      INIT_66 => X"0008000000800040280000121000000001080000400400000000000000100000",
      INIT_67 => X"0000000000000000000000040400000000000000000000000000000004004000",
      INIT_68 => X"0000000000000000000000000000000008000000100000000000004000040000",
      INIT_69 => X"0040000010000000000000000200014020000000200000000000400000000030",
      INIT_6A => X"0000000004000000080A00000000000000000000000000400000000000050000",
      INIT_6B => X"0010002028000000008000000000000000000020000000004000000000000104",
      INIT_6C => X"1000000000000400000000001000040100002001002001000000000000000000",
      INIT_6D => X"0000500000000800004800008008000000200000000203100800000000000000",
      INIT_6E => X"0000000000800000000040040000000800020000009800000000400000100000",
      INIT_6F => X"00000800000080001080000050A0100008080002000000002000000000000001",
      INIT_70 => X"0100000000000000000000008028000020080000008000001020000000000010",
      INIT_71 => X"0000000200000000002000000000000000000000000000000401001001004000",
      INIT_72 => X"0008000000000000000010002004000802000000000000000000000000000080",
      INIT_73 => X"0000400000000000000000000000000008200100000000080000000001000000",
      INIT_74 => X"0042000041001000004000000000020008400408000000004000000004000008",
      INIT_75 => X"0002000010140004010000000800000000200100088800004180020200000000",
      INIT_76 => X"006002000000201000B000200002140000000000020000000000000000000000",
      INIT_77 => X"1000000010000020000400000000000010000008040000400000000002000020",
      INIT_78 => X"000000000000000000000000000400004001002000000000600200000C100000",
      INIT_79 => X"000000000000000010000040040060A000000000000000000000040000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000900000000000000000010200000000500800020800040000000000100000",
      INIT_7C => X"01080E0000000000400000000020002000010000010000100000000000000000",
      INIT_7D => X"0400000000020000000000000000000200020004000100400000000400000000",
      INIT_7E => X"0000000440000000000000000001000000000002000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000800000000000041000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_weight_PNKC_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_weight_PNKC_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_weight_PNKC_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_weight_PNKC_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000080080000202800000000000000000100000000101000000000000",
      INIT_01 => X"0000000000040144000040080200100004208002000080000000000000000000",
      INIT_02 => X"8520000000000000040000080001000000000000000000000000000000000000",
      INIT_03 => X"0010000000000030000000000041012000000000000000000000000000000002",
      INIT_04 => X"0020800020004000048000000000000102020000000000000000000000000000",
      INIT_05 => X"0000400008800000000014040209000000000000010010000000000010810000",
      INIT_06 => X"0008000000020800000001004000000180000000400000000000060801000420",
      INIT_07 => X"0000000000000000000000000000000000000000000000040000000000000000",
      INIT_08 => X"0020000010810040000000000008000000080004000004000100000000000000",
      INIT_09 => X"0000000000000000002080010810200000000000000000068400000001000000",
      INIT_0A => X"1000048000000080200000000040000000000000000000100440002000000010",
      INIT_0B => X"8008080043044000004000000800020000000000004800100000114000000400",
      INIT_0C => X"0800040000000200000110020002000000000000010001040000000000090020",
      INIT_0D => X"0080040120000000800400000002000100500010000001000020100000020080",
      INIT_0E => X"0000020088040000200000000900000000004000100000000000004000000000",
      INIT_0F => X"0021000000008000000000000000000000000000010040000000000140100004",
      INIT_10 => X"0000020000000000020080200000000000000004000004040000042040000000",
      INIT_11 => X"0040000022000000000000000000009000080000000000100000000000004000",
      INIT_12 => X"0000000000003000000000800000800000400000000800000000404000000000",
      INIT_13 => X"0000000000000000000000010002800000000800000000000000000000400004",
      INIT_14 => X"0000000000000000002002000000000002000000800000000000008000006000",
      INIT_15 => X"0010580000000000000000000000030000000000000000200000200100000040",
      INIT_16 => X"0000004000010000000000000000000001008020000000000000000000200080",
      INIT_17 => X"0000000000000000000000000000000820400000400010000000000000000000",
      INIT_18 => X"0000000000000000008000000010000012400000000000002104000022000001",
      INIT_19 => X"0000200000100002001200000000000000000000000000820000020000000008",
      INIT_1A => X"0000000000000400000100014000000800000000000000000000000000000000",
      INIT_1B => X"8000000000000010000040200000000000000000000000000000020000000800",
      INIT_1C => X"0000020080002000010000000800000000000000000000000000000000000000",
      INIT_1D => X"0010000400000000000000000000000000000200080040000000020400008400",
      INIT_1E => X"0000005000100000008080080010000001006000080000000000000000000000",
      INIT_1F => X"0000000000002004000000000020004000000000000000000000000000000000",
      INIT_20 => X"0080008000000000200000000088000600000200100400000009000000000200",
      INIT_21 => X"0204000000000000000000000000102000000420000000800000000400810000",
      INIT_22 => X"2000000000000000100000000000000000000000000000000000004000000000",
      INIT_23 => X"0200102000000000000000200000000000000000000000000000000000800000",
      INIT_24 => X"0000000000000004000000002000200000000008000000042000600000400041",
      INIT_25 => X"4800000010100100000000000000000000000000000000000000000000000008",
      INIT_26 => X"0008000004020000000200000001000200000000000000000000000000800000",
      INIT_27 => X"0000000000000000000000000000000000000080000000200000010400000200",
      INIT_28 => X"2040000000100000000000000000001004100000050000000000000000044200",
      INIT_29 => X"00000000000000000000000000000000200800C0020040000000000000000000",
      INIT_2A => X"0000100080800001000040000000480040000000040000000000000000000000",
      INIT_2B => X"0000000000000200000000000000000000000000000000000000000100000000",
      INIT_2C => X"0000000000000020000000000010001000000000000400040000000800808000",
      INIT_2D => X"0800000000000000000000080000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000020080",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => DOADO(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_0_blk_mem_gen_prim_width is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_weight_PNKC_0_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_weight_PNKC_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_weight_PNKC_0_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_weight_PNKC_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_weight_PNKC_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_weight_PNKC_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_weight_PNKC_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_weight_PNKC_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(0) => DOADO(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_weight_PNKC_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_weight_PNKC_0_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC;
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.blk_mem_weight_PNKC_0_bindec
     port map (
      addra(2 downto 0) => addra(16 downto 14),
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.blk_mem_weight_PNKC_0_blk_mem_gen_mux
     port map (
      DOADO(0) => \ramloop[1].ram.r_n_0\,
      DOUTA(0) => ram_douta,
      addra(2 downto 0) => addra(16 downto 14),
      clka => clka,
      \^douta\(0) => douta(0)
    );
ram_ena: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(16),
      O => ram_ena_n_0
    );
\ramloop[0].ram.r\: entity work.blk_mem_weight_PNKC_0_blk_mem_gen_prim_width
     port map (
      DOUTA(0) => ram_douta,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\blk_mem_weight_PNKC_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(0) => \ramloop[1].ram.r_n_0\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena_array(0) => ena_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_weight_PNKC_0_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_weight_PNKC_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_weight_PNKC_0_blk_mem_gen_generic_cstr
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5_synth : entity is "blk_mem_gen_v8_3_5_synth";
end blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_weight_PNKC_0_blk_mem_gen_top
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "Estimated Power for IP     :     1.997083 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "blk_mem_weight_PNKC_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "blk_mem_weight_PNKC_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 77440;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 77440;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 77440;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 77440;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "blk_mem_gen_v8_3_5";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 : entity is "yes";
end blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5;

architecture STRUCTURE of blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5_synth
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_0 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_weight_PNKC_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_weight_PNKC_0 : entity is "blk_mem_weight_PNKC_0,blk_mem_gen_v8_3_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_weight_PNKC_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_weight_PNKC_0 : entity is "blk_mem_gen_v8_3_5,Vivado 2016.4";
end blk_mem_weight_PNKC_0;

architecture STRUCTURE of blk_mem_weight_PNKC_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.997083 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_weight_PNKC_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_weight_PNKC_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 77440;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 77440;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 1;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 1;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 77440;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 77440;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 1;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.blk_mem_weight_PNKC_0_blk_mem_gen_v8_3_5
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => B"00000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(0) => '0',
      dinb(0) => '0',
      douta(0) => douta(0),
      doutb(0) => NLW_U0_doutb_UNCONNECTED(0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(16 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(16 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(16 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(16 downto 0),
      s_axi_rdata(0) => NLW_U0_s_axi_rdata_UNCONNECTED(0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
