Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Sat Nov 27 09:28:29 2021
| Host         : LYNZIE-BEEFYPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file change_light_speed_control_sets_placed.rpt
| Design       : change_light_speed
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     3 |
|    Minimum number of control sets                        |     3 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     3 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------+------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | XLXI_7/drdy_out |                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | XLXI_7/drdy_out | led[15]_i_1_n_0  |                1 |              7 |         7.00 |
|  CLK100MHZ_IBUF_BUFG | XLXI_7/drdy_out | led[7]_i_1_n_0   |                2 |              7 |         3.50 |
+----------------------+-----------------+------------------+------------------+----------------+--------------+


