Source Block: hdl/library/axi_dmac/src_axi_mm.v@101:111@HdlIdDef

wire address_enabled;
wire req_ready_ag;
wire req_valid_ag;
wire bl_ready_ag;
wire bl_valid_ag;

assign data_id = id;
assign response_id = id;

assign measured_last_burst_length = req_last_burst_length;

Diff Content:
- 106 wire bl_valid_ag;
+ 106   wire address_enabled;
+ 106   wire req_ready_ag;
+ 106   wire req_valid_ag;
+ 106   wire bl_ready_ag;
+ 106   wire bl_valid_ag;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/src_axi_mm.v@99:109

reg [ID_WIDTH-1:0] id = 'h00;

wire address_enabled;
wire req_ready_ag;
wire req_valid_ag;
wire bl_ready_ag;
wire bl_valid_ag;

assign data_id = id;
assign response_id = id;

Clone Blocks 2:
hdl/library/axi_dmac/src_axi_mm.v@103:113
wire req_ready_ag;
wire req_valid_ag;
wire bl_ready_ag;
wire bl_valid_ag;

assign data_id = id;
assign response_id = id;

assign measured_last_burst_length = req_last_burst_length;

reg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;

Clone Blocks 3:
hdl/library/axi_dmac/src_axi_mm.v@100:110
reg [ID_WIDTH-1:0] id = 'h00;

wire address_enabled;
wire req_ready_ag;
wire req_valid_ag;
wire bl_ready_ag;
wire bl_valid_ag;

assign data_id = id;
assign response_id = id;


