# Enable internal termination resistor on LVDS 125MHz ref_clk
set_property DIFF_TERM TRUE [get_ports ref_clk_p]
set_property DIFF_TERM TRUE [get_ports ref_clk_n]

# Define I/O standards
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_fsel[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_0]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_oe[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[3]}]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_n]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_1]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_2]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_3]

set_property PACKAGE_PIN V15 [get_ports {rgmii_port_1_rd[0]}]
set_property PACKAGE_PIN W15 [get_ports mdio_io_port_0_mdio_io]
set_property PACKAGE_PIN Y19 [get_ports {rgmii_port_1_rd[2]}]
set_property PACKAGE_PIN V17 [get_ports {ref_clk_fsel[0]}]
set_property PACKAGE_PIN V18 [get_ports mdio_io_port_1_mdio_io]
set_property PACKAGE_PIN J18 [get_ports rgmii_port_3_rxc]
set_property PACKAGE_PIN H18 [get_ports rgmii_port_3_rx_ctl]
set_property PACKAGE_PIN G17 [get_ports {rgmii_port_3_rd[1]}]
set_property PACKAGE_PIN G18 [get_ports {rgmii_port_3_rd[3]}]
set_property PACKAGE_PIN N20 [get_ports rgmii_port_1_rxc]
set_property PACKAGE_PIN P20 [get_ports rgmii_port_1_rx_ctl]
set_property PACKAGE_PIN T16 [get_ports mdio_io_port_0_mdc]
set_property PACKAGE_PIN U17 [get_ports reset_port_0]
set_property PACKAGE_PIN V20 [get_ports {rgmii_port_1_rd[1]}]
set_property PACKAGE_PIN W20 [get_ports {rgmii_port_1_rd[3]}]
set_property PACKAGE_PIN T17 [get_ports {ref_clk_oe[0]}]
set_property PACKAGE_PIN R18 [get_ports mdio_io_port_1_mdc]
set_property PACKAGE_PIN H16 [get_ports rgmii_port_2_rxc]
set_property PACKAGE_PIN L19 [get_ports {rgmii_port_2_rd[2]}]
set_property PACKAGE_PIN L20 [get_ports {rgmii_port_2_rd[3]}]
set_property PACKAGE_PIN K19 [get_ports {rgmii_port_3_rd[0]}]
set_property PACKAGE_PIN J19 [get_ports {rgmii_port_3_rd[2]}]
set_property PACKAGE_PIN N18 [get_ports rgmii_port_0_rxc]
set_property PACKAGE_PIN P19 [get_ports rgmii_port_0_rx_ctl]
set_property PACKAGE_PIN Y16 [get_ports {rgmii_port_0_rd[2]}]
set_property PACKAGE_PIN Y17 [get_ports {rgmii_port_0_rd[3]}]
set_property PACKAGE_PIN T20 [get_ports {rgmii_port_0_td[1]}]
set_property PACKAGE_PIN U20 [get_ports {rgmii_port_0_td[2]}]
set_property PACKAGE_PIN R17 [get_ports {rgmii_port_1_td[0]}]
set_property PACKAGE_PIN N17 [get_ports {rgmii_port_1_td[2]}]
set_property PACKAGE_PIN P18 [get_ports {rgmii_port_1_td[3]}]
set_property PACKAGE_PIN D19 [get_ports rgmii_port_2_rx_ctl]
set_property PACKAGE_PIN D20 [get_ports {rgmii_port_2_rd[0]}]
set_property PACKAGE_PIN F16 [get_ports {rgmii_port_2_td[1]}]
set_property PACKAGE_PIN F17 [get_ports {rgmii_port_2_td[2]}]
set_property PACKAGE_PIN M17 [get_ports rgmii_port_2_tx_ctl]
set_property PACKAGE_PIN M18 [get_ports mdio_io_port_2_mdio_io]
set_property PACKAGE_PIN H20 [get_ports {rgmii_port_3_td[0]}]
set_property PACKAGE_PIN H15 [get_ports {rgmii_port_3_td[2]}]
set_property PACKAGE_PIN G15 [get_ports {rgmii_port_3_td[3]}]
set_property PACKAGE_PIN U18 [get_ports ref_clk_p]
set_property PACKAGE_PIN U19 [get_ports ref_clk_n]
set_property PACKAGE_PIN P14 [get_ports {rgmii_port_0_rd[0]}]
set_property PACKAGE_PIN R14 [get_ports {rgmii_port_0_rd[1]}]
set_property PACKAGE_PIN W14 [get_ports {rgmii_port_0_td[0]}]
set_property PACKAGE_PIN Y14 [get_ports rgmii_port_0_txc]
set_property PACKAGE_PIN U14 [get_ports {rgmii_port_0_td[3]}]
set_property PACKAGE_PIN U15 [get_ports rgmii_port_0_tx_ctl]
set_property PACKAGE_PIN V16 [get_ports {rgmii_port_1_td[1]}]
set_property PACKAGE_PIN W16 [get_ports rgmii_port_1_txc]
set_property PACKAGE_PIN W18 [get_ports rgmii_port_1_tx_ctl]
set_property PACKAGE_PIN W19 [get_ports reset_port_1]
set_property PACKAGE_PIN E17 [get_ports {rgmii_port_2_rd[1]}]
set_property PACKAGE_PIN D18 [get_ports {rgmii_port_2_td[0]}]
set_property PACKAGE_PIN E18 [get_ports rgmii_port_2_txc]
set_property PACKAGE_PIN E19 [get_ports {rgmii_port_2_td[3]}]
set_property PACKAGE_PIN M19 [get_ports mdio_io_port_2_mdc]
set_property PACKAGE_PIN M20 [get_ports reset_port_2]
set_property PACKAGE_PIN F19 [get_ports {rgmii_port_3_td[1]}]
set_property PACKAGE_PIN F20 [get_ports rgmii_port_3_txc]
set_property PACKAGE_PIN K14 [get_ports rgmii_port_3_tx_ctl]
set_property PACKAGE_PIN J14 [get_ports mdio_io_port_3_mdc]
set_property PACKAGE_PIN N15 [get_ports mdio_io_port_3_mdio_io]
set_property PACKAGE_PIN N16 [get_ports reset_port_3]

current_instance design_1_i/gmii_to_rgmii_0/U0
set_property IODELAY_GROUP tri_mode_ethernet_mac_iodelay_grp1 [get_cells -hier -filter {name =~ *design_1_gmii_to_rgmii_0_0_core/*delay_rgmii_rxd*            }]
set_property IDELAY_VALUE 16 [get_cells -hier -filter {name =~ *design_1_gmii_to_rgmii_0_0_core/*delay_rgmii_rxd*}]
current_instance -quiet
create_clock -period 8.000 -name design_1_eth_mac_3_rgmii_rx_clk -waveform {0.000 4.000} [get_ports rgmii_port_3_rxc]

current_instance design_1_i/axi_ethernet_0/U0/eth_mac/U0
set_property IODELAY_GROUP tri_mode_ethernet_mac_iodelay_grp0 [get_cells {tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx* tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[*].delay_rgmii_rx*}]
current_instance -quiet
current_instance design_1_i/axi_ethernet_1/U0/eth_mac/U0
set_property IODELAY_GROUP tri_mode_ethernet_mac_iodelay_grp0 [get_cells {rgmii_interface/delay_rgmii_rx* rgmii_interface/rxdata_bus[*].delay_rgmii_rx*}]
current_instance -quiet
current_instance design_1_i/axi_ethernet_2/U0/eth_mac/U0
set_property IODELAY_GROUP tri_mode_ethernet_mac_iodelay_grp1 [get_cells {rgmii_interface/delay_rgmii_rx* rgmii_interface/rxdata_bus[*].delay_rgmii_rx*}]
current_instance -quiet
set_property IODELAY_GROUP tri_mode_ethernet_mac_iodelay_grp1 [get_cells design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl]
set_property IDELAY_VALUE 16 [get_cells design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl]

set_property IODELAY_GROUP tri_mode_ethernet_mac_iodelay_grp0 [get_cells design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_idelayctrl_common_i]
# IODELAY group for GMII-to-RGMII block
set_property IODELAY_GROUP tri_mode_ethernet_mac_iodelay_grp1 [get_cells design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_idelayctrl]


#create_generated_clock -name rgmii_port_3_txc -source [get_pins design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_txc_out/C] -divide_by 1 -add -master_clock gmii_clk_125m_out [get_ports rgmii_port_3_txc]
#create_generated_clock -name rgmii_port_3_txc_1 -source [get_pins design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_txc_out/C] -divide_by 1 -add -master_clock gmii_clk_25m_out [get_ports rgmii_port_3_txc]
#set_clock_groups -physically_exclusive -group [get_clocks -include_generated_clocks rgmii_port_3_txc] -group [get_clocks -include_generated_clocks rgmii_port_3_txc_1]
#set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks gmii_clk_25m_out] -group [get_clocks -include_generated_clocks gmii_clk_125m_out]
#set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks gmii_clk_2_5m_out] -group [get_clocks -include_generated_clocks gmii_clk_25m_out]

create_clock -period 8.000 -name ref_clk_p -waveform {0.000 4.000} [get_ports ref_clk_p]

#False path constraints to async inputs coming directly to synchronizer
set_false_path -to [get_pins -hier -filter {name =~ *idelayctrl_reset_gen/*reset_sync*/PRE }]
set_false_path -to [get_pins -of [get_cells -hier -filter { name =~ *i_MANAGEMENT/SYNC_*/data_sync* }] -filter { name =~ *D }]
set_false_path -to [get_pins -hier -filter {name =~ *reset_sync*/PRE }]
#False path constraints from Control Register outputs
set_false_path -from [get_pins -hier -filter {name =~ *i_MANAGEMENT/DUPLEX_MODE_REG*/C }]
set_false_path -from [get_pins -hier -filter {name =~ *i_MANAGEMENT/SPEED_SELECTION_REG*/C }]
set_case_analysis 0 [get_pins -hier -filter {name =~ *i_bufgmux_gmii_clk_25m_2_5m/CE0}]
set_case_analysis 0 [get_pins -hier -filter {name =~ *i_bufgmux_gmii_clk_25m_2_5m/S0}]
set_case_analysis 1 [get_pins -hier -filter {name =~ *i_bufgmux_gmii_clk_25m_2_5m/CE1}]
set_case_analysis 1 [get_pins -hier -filter {name =~ *i_bufgmux_gmii_clk_25m_2_5m/S1}]
