byte[9] in_RT = {0, 0, 0, 0, 0, 0, 0, 0, 0};
byte RT_count = 0;
state {idle(0), rel(1), res(2), error_st(3)} Bandwidth.state = 0;
byte Bandwidth.i = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7)} Node_0.state = 0;
byte Node_0.rt = 0;
byte Node_0.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7)} Node_1.state = 0;
byte Node_1.rt = 0;
byte Node_1.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7)} Node_2.state = 0;
byte Node_2.rt = 0;
byte Node_2.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7)} Node_3.state = 0;
byte Node_3.rt = 0;
byte Node_3.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7)} Node_4.state = 0;
byte Node_4.rt = 0;
byte Node_4.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7)} Node_5.state = 0;
byte Node_5.rt = 0;
byte Node_5.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7)} Node_6.state = 0;
byte Node_6.rt = 0;
byte Node_6.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7)} Node_7.state = 0;
byte Node_7.rt = 0;
byte Node_7.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7)} Node_8.state = 0;
byte Node_8.rt = 0;
byte Node_8.granted = 0;
state {start(0), RT_phase(1), RT_wait(2), NRT_phase(3), NRT_wait(4), cycle_end(5)} Token.state = 0;
byte Token.i = 0;
byte Token.NRT_count = 5;
byte Token.next = 0;
state {q1(0), q2(1)} LTL_property.state = 0;
transient bool t_0 = false;
transient byte t_1 = 0;
transient bool t_2 = false;
transient bool t_3 = false;
transient int t_4 = 0;
transient bool t_5 = false;
transient byte t_6 = 0;
transient bool t_7 = false;
transient bool t_8 = false;
transient bool t_9 = false;
transient bool t_10 = false;
transient bool t_11 = false;
transient bool t_12 = false;
transient bool t_13 = false;
transient bool t_14 = false;
transient bool t_15 = false;
transient bool t_16 = false;
transient bool t_17 = false;
transient bool t_18 = false;
transient bool t_19 = false;
transient bool t_20 = false;
transient bool t_21 = false;
transient bool t_22 = false;
transient bool t_23 = false;
transient bool t_24 = false;
transient bool t_25 = false;
transient bool t_26 = false;
transient bool t_27 = false;
transient bool t_28 = false;
transient bool t_29 = false;
transient bool t_30 = false;
transient bool t_31 = false;
transient bool t_32 = false;
transient bool t_33 = false;
transient bool t_34 = false;
transient bool t_35 = false;
transient bool t_36 = false;
transient bool t_37 = false;
transient bool t_38 = false;
transient bool t_39 = false;
transient bool t_40 = false;
transient bool t_41 = false;
transient bool t_42 = false;
transient bool t_43 = false;
transient bool t_44 = false;
transient bool t_45 = false;
transient bool t_46 = false;
transient bool t_47 = false;
transient bool t_48 = false;
transient bool t_49 = false;
transient bool t_50 = false;
transient bool t_51 = false;
transient bool t_52 = false;
transient bool t_53 = false;
transient bool t_54 = false;
transient bool t_55 = false;
transient bool t_56 = false;
transient bool t_57 = false;
transient bool t_58 = false;
transient bool t_59 = false;
transient bool t_60 = false;
transient bool t_61 = false;
transient bool t_62 = false;
transient bool t_63 = false;
transient bool t_64 = false;
transient bool t_65 = false;
transient bool t_66 = false;
transient bool t_67 = false;
transient bool t_68 = false;
transient bool t_69 = false;
transient bool t_70 = false;
transient bool t_71 = false;
transient bool t_72 = false;
transient bool t_73 = false;
transient bool t_74 = false;
transient bool t_75 = false;
transient bool t_76 = false;
transient bool t_77 = false;
transient bool t_78 = false;
transient bool t_79 = false;
transient bool t_80 = false;
transient bool t_81 = false;
transient bool t_82 = false;
transient bool t_83 = false;
transient bool t_84 = false;
transient bool t_85 = false;
transient bool t_86 = false;
transient bool t_87 = false;
transient bool t_88 = false;
transient bool t_89 = false;
transient bool t_90 = false;
transient bool t_91 = false;
transient bool t_92 = false;
transient bool t_93 = false;
transient bool t_94 = false;
transient bool t_95 = false;
transient bool t_96 = false;
transient bool t_97 = false;
transient bool t_98 = false;
transient bool t_99 = false;
transient bool t_100 = false;
transient bool t_101 = false;
transient bool t_102 = false;
transient bool t_103 = false;
transient bool t_104 = false;
transient bool t_105 = false;
transient bool t_106 = false;
transient bool t_107 = false;
transient bool t_108 = false;
transient bool t_109 = false;
transient bool t_110 = false;
transient bool t_111 = false;
transient bool t_112 = false;
transient bool t_113 = false;
transient bool t_114 = false;
transient bool t_115 = false;
transient bool t_116 = false;
transient bool t_117 = false;
transient bool t_118 = false;
transient bool t_119 = false;
transient byte t_120 = 0;
transient bool t_121 = false;
transient bool t_122 = false;
transient bool t_123 = false;
transient int t_124 = 0;
transient bool t_125 = false;
transient bool t_126 = false;
transient bool t_127 = false;
transient bool t_128 = false;
transient bool t_129 = false;
transient bool t_130 = false;
transient bool t_131 = false;
transient int t_132 = 0;
transient bool t_133 = false;
transient bool t_134 = false;
transient bool t_135 = false;
transient bool t_136 = false;
transient bool t_137 = false;
transient bool t_138 = false;
transient bool t_139 = false;
transient bool t_140 = false;
transient bool t_141 = false;
transient bool t_142 = false;
transient bool t_143 = false;
transient byte t_144 = 0;
transient bool t_145 = false;
transient bool t_146 = false;
transient bool t_147 = false;
transient bool t_148 = false;
transient bool t_149 = false;
transient bool t_150 = false;
transient bool t_151 = false;
transient bool t_152 = false;
transient bool t_153 = false;
transient bool t_154 = false;
transient bool t_155 = false;
transient bool t_156 = false;
transient bool t_157 = false;
transient bool t_158 = false;
transient bool t_159 = false;
transient bool t_160 = false;
transient bool t_161 = false;
transient bool t_162 = false;
transient bool t_163 = false;
transient bool t_164 = false;
transient bool t_165 = false;
transient bool t_166 = false;
transient bool t_167 = false;
transient bool t_168 = false;
transient bool t_169 = false;
transient bool t_170 = false;
transient bool t_171 = false;
transient bool t_172 = false;
transient bool t_173 = false;
transient bool t_174 = false;
transient bool t_175 = false;
transient bool t_176 = false;
transient bool t_177 = false;
transient bool t_178 = false;
transient bool t_179 = false;
transient bool t_180 = false;
transient bool t_181 = false;
transient bool t_182 = false;
transient bool t_183 = false;
transient bool t_184 = false;
transient bool t_185 = false;
transient bool t_186 = false;
transient bool t_187 = false;
transient bool t_188 = false;
transient bool t_189 = false;
transient bool t_190 = false;
transient bool t_191 = false;
transient bool t_192 = false;
transient bool t_193 = false;
transient bool t_194 = false;
transient bool t_195 = false;
transient bool t_196 = false;
transient bool t_197 = false;
transient bool t_198 = false;
transient bool t_199 = false;
transient bool t_200 = false;
transient bool t_201 = false;
transient bool t_202 = false;
transient bool t_203 = false;
transient bool t_204 = false;
transient int t_205 = 0;
transient bool t_206 = false;
transient bool t_207 = false;
transient bool t_208 = false;
transient int t_209 = 0;
transient int t_210 = 0;
transient int t_211 = 0;
transient bool t_212 = false;
transient bool t_213 = false;
transient bool t_214 = false;
transient int t_215 = 0;
transient bool t_216 = false;
transient bool t_217 = false;
transient bool t_218 = false;
transient int t_219 = 0;
transient int t_220 = 0;
transient int t_221 = 0;
transient bool t_222 = false;
transient bool t_223 = false;
transient bool t_224 = false;
transient int t_225 = 0;
transient bool t_226 = false;
transient bool t_227 = false;
transient bool t_228 = false;
transient int t_229 = 0;
transient int t_230 = 0;
transient int t_231 = 0;
transient bool t_232 = false;
transient bool t_233 = false;
transient bool t_234 = false;
transient int t_235 = 0;
transient bool t_236 = false;
transient bool t_237 = false;
transient bool t_238 = false;
transient int t_239 = 0;
transient int t_240 = 0;
transient int t_241 = 0;
transient bool t_242 = false;
transient bool t_243 = false;
transient bool t_244 = false;
transient int t_245 = 0;
transient bool t_246 = false;
transient bool t_247 = false;
transient bool t_248 = false;
transient int t_249 = 0;
transient int t_250 = 0;
transient int t_251 = 0;
transient bool t_252 = false;
transient bool t_253 = false;
transient bool t_254 = false;
transient int t_255 = 0;
transient bool t_256 = false;
transient bool t_257 = false;
transient bool t_258 = false;
transient int t_259 = 0;
transient int t_260 = 0;
transient int t_261 = 0;
transient bool t_262 = false;
transient bool t_263 = false;
transient bool t_264 = false;
transient int t_265 = 0;
transient bool t_266 = false;
transient bool t_267 = false;
transient bool t_268 = false;
transient int t_269 = 0;
transient int t_270 = 0;
transient int t_271 = 0;
transient bool t_272 = false;
transient bool t_273 = false;
transient bool t_274 = false;
transient int t_275 = 0;
transient bool t_276 = false;
transient bool t_277 = false;
transient bool t_278 = false;
transient int t_279 = 0;
transient int t_280 = 0;
transient int t_281 = 0;
transient bool t_282 = false;
transient bool t_283 = false;
transient bool t_284 = false;
transient int t_285 = 0;
transient bool t_286 = false;
transient bool t_287 = false;
transient bool t_288 = false;
transient int t_289 = 0;
transient int t_290 = 0;
transient int t_291 = 0;
transient bool t_292 = false;
transient bool t_293 = false;
transient bool t_294 = false;
transient bool t_295 = false;
transient bool t_296 = false;
transient int t_297 = 0;
transient bool t_298 = false;
transient bool t_299 = false;
transient bool t_300 = false;
transient bool t_301 = false;
transient bool t_302 = false;
transient int t_303 = 0;
transient bool t_304 = false;
transient bool t_305 = false;
transient bool t_306 = false;
transient bool t_307 = false;
transient bool t_308 = false;
transient int t_309 = 0;
transient bool t_310 = false;
transient bool t_311 = false;
transient bool t_312 = false;
transient bool t_313 = false;
transient bool t_314 = false;
transient int t_315 = 0;
transient bool t_316 = false;
transient bool t_317 = false;
transient bool t_318 = false;
transient bool t_319 = false;
transient bool t_320 = false;
transient int t_321 = 0;
transient bool t_322 = false;
transient bool t_323 = false;
transient bool t_324 = false;
transient bool t_325 = false;
transient bool t_326 = false;
transient int t_327 = 0;
transient bool t_328 = false;
transient bool t_329 = false;
transient bool t_330 = false;
transient bool t_331 = false;
transient bool t_332 = false;
transient int t_333 = 0;
transient bool t_334 = false;
transient bool t_335 = false;
transient bool t_336 = false;
transient bool t_337 = false;
transient bool t_338 = false;
transient int t_339 = 0;
transient bool t_340 = false;
transient bool t_341 = false;
transient bool t_342 = false;
transient bool t_343 = false;
transient bool t_344 = false;
transient int t_345 = 0;
transient bool t_346 = false;
transient bool t_347 = false;
transient bool t_348 = false;
transient bool t_349 = false;
transient bool t_350 = false;
transient bool t_351 = false;
transient bool t_352 = false;
transient bool t_353 = false;
transient bool t_354 = false;
transient bool t_355 = false;
transient bool t_356 = false;
transient bool t_357 = false;
transient bool t_358 = false;
transient bool t_359 = false;
transient bool t_360 = false;
transient bool t_361 = false;
transient bool t_362 = false;
transient bool t_363 = false;
transient bool t_364 = false;
transient bool t_365 = false;
transient bool t_366 = false;
transient bool t_367 = false;
transient bool t_368 = false;
transient bool t_369 = false;
transient bool t_370 = false;
transient bool t_371 = false;
transient bool t_372 = false;
transient bool t_373 = false;
transient bool t_374 = false;
transient bool t_375 = false;
transient bool t_376 = false;
transient bool t_377 = false;
transient bool t_378 = false;
transient bool t_379 = false;
transient bool t_380 = false;
transient bool t_381 = false;
transient bool t_382 = false;
transient bool t_383 = false;
transient bool t_384 = false;
transient bool t_385 = false;
transient bool t_386 = false;
transient bool t_387 = false;
transient bool t_388 = false;
transient bool t_389 = false;
transient bool t_390 = false;
transient bool t_391 = false;
transient bool t_392 = false;
transient byte t_393 = 0;
transient bool t_394 = false;
transient bool t_395 = false;
transient bool t_396 = false;
transient bool t_397 = false;
transient bool t_398 = false;
transient bool t_399 = false;
transient bool t_400 = false;
transient bool t_401 = false;
transient bool t_402 = false;
transient bool t_403 = false;
transient bool t_404 = false;
transient bool t_405 = false;
transient bool t_406 = false;
transient bool t_407 = false;
transient byte t_408 = 0;
transient bool t_409 = false;
transient bool t_410 = false;
transient bool t_411 = false;
transient bool t_412 = false;
transient bool t_413 = false;
transient bool t_414 = false;
transient bool t_415 = false;
transient bool t_416 = false;
transient bool t_417 = false;
transient bool t_418 = false;
transient bool t_419 = false;
transient bool t_420 = false;
transient bool t_421 = false;
transient bool t_422 = false;
transient byte t_423 = 0;
transient bool t_424 = false;
transient bool t_425 = false;
transient bool t_426 = false;
transient bool t_427 = false;
transient bool t_428 = false;
transient bool t_429 = false;
transient bool t_430 = false;
transient bool t_431 = false;
transient bool t_432 = false;
transient bool t_433 = false;
transient bool t_434 = false;
transient bool t_435 = false;
transient bool t_436 = false;
transient bool t_437 = false;
transient byte t_438 = 0;
transient bool t_439 = false;
transient bool t_440 = false;
transient bool t_441 = false;
transient bool t_442 = false;
transient bool t_443 = false;
transient bool t_444 = false;
transient bool t_445 = false;
transient bool t_446 = false;
transient bool t_447 = false;
transient bool t_448 = false;
transient bool t_449 = false;
transient bool t_450 = false;
transient bool t_451 = false;
transient bool t_452 = false;
transient byte t_453 = 0;
transient bool t_454 = false;
transient bool t_455 = false;
transient bool t_456 = false;
transient bool t_457 = false;
transient bool t_458 = false;
transient bool t_459 = false;
transient bool t_460 = false;
transient bool t_461 = false;
transient bool t_462 = false;
transient bool t_463 = false;
transient bool t_464 = false;
transient bool t_465 = false;
transient bool t_466 = false;
transient bool t_467 = false;
transient bool t_468 = false;
transient bool t_469 = false;
transient bool t_470 = false;
transient bool t_471 = false;
transient bool t_472 = false;
transient bool t_473 = false;
transient bool t_474 = false;
transient bool t_475 = false;
transient bool t_476 = false;
transient bool t_477 = false;
transient bool t_478 = false;
transient bool t_479 = false;
transient bool t_480 = false;
transient bool t_481 = false;
transient bool t_482 = false;
transient bool t_483 = false;
transient bool t_484 = false;
transient bool t_485 = false;
transient bool t_486 = false;
transient bool t_487 = false;
transient bool t_488 = false;
transient bool t_489 = false;
transient bool t_490 = false;
transient bool t_491 = false;
transient bool t_492 = false;
transient bool t_493 = false;
transient bool t_494 = false;
transient byte t_495 = 0;
transient bool t_496 = false;
transient bool t_497 = false;
transient bool t_498 = false;
transient bool t_499 = false;
transient bool t_500 = false;
transient bool t_501 = false;
transient bool t_502 = false;
transient bool t_503 = false;
transient bool t_504 = false;
transient bool t_505 = false;
transient bool t_506 = false;
transient bool t_507 = false;
transient bool t_508 = false;
transient bool t_509 = false;
transient byte t_510 = 0;
transient bool t_511 = false;
transient bool t_512 = false;
transient bool t_513 = false;
transient bool t_514 = false;
transient bool t_515 = false;
transient bool t_516 = false;
transient bool t_517 = false;
transient bool t_518 = false;
transient bool t_519 = false;
transient bool t_520 = false;
transient bool t_521 = false;
transient bool t_522 = false;
transient bool t_523 = false;
transient bool t_524 = false;
transient byte t_525 = 0;
transient bool t_526 = false;
transient bool t_527 = false;
transient bool t_528 = false;
transient bool t_529 = false;
transient bool t_530 = false;
transient bool t_531 = false;
transient bool t_532 = false;
transient bool t_533 = false;
transient bool t_534 = false;
transient bool t_535 = false;
transient bool t_536 = false;
transient bool t_537 = false;
	process Bandwidth 
		guardBlock
			t_0 = Bandwidth.state == 1,
			t_1 = in_RT[Bandwidth.i],
			t_2 = t_1 == 1,
			t_3 = t_0 and t_2;

		guardCondition t_3;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_4 = RT_count - 1,
			RT_count = t_4;

	process Bandwidth 
		guardBlock
			t_5 = Bandwidth.state == 1,
			t_6 = in_RT[Bandwidth.i],
			t_7 = t_6 == 0,
			t_8 = t_5 and t_7;

		guardCondition t_8;
		effect
			Bandwidth.state = 3;

	process Node_0 
		guardBlock
			t_9 = Node_0.state == 1,
			t_10 = Node_0.rt == 1,
			t_11 = t_9 and t_10;

		guardCondition t_11;
		effect
			Node_0.state = 2;

	process Node_0 
		guardBlock
			t_12 = Node_0.state == 1,
			t_13 = Node_0.rt == 0,
			t_14 = t_12 and t_13;

		guardCondition t_14;
		effect
			Node_0.state = 3;

	process Node_0 
		guardBlock
			t_15 = Node_0.state == 2,
			t_16 = Node_0.granted == 0,
			t_17 = t_15 and t_16;

		guardCondition t_17;
		effect
			Node_0.state = 7;

	process Node_0 
		guardBlock
			t_18 = Node_0.state == 2;

		guardCondition t_18;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_19 = Node_0.state == 3;

		guardCondition t_19;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_20 = Node_0.state == 5;

		guardCondition t_20;
		effect
			Node_0.state = 6,
			Node_0.granted = 1;

	process Node_1 
		guardBlock
			t_21 = Node_1.state == 1,
			t_22 = Node_1.rt == 1,
			t_23 = t_21 and t_22;

		guardCondition t_23;
		effect
			Node_1.state = 2;

	process Node_1 
		guardBlock
			t_24 = Node_1.state == 1,
			t_25 = Node_1.rt == 0,
			t_26 = t_24 and t_25;

		guardCondition t_26;
		effect
			Node_1.state = 3;

	process Node_1 
		guardBlock
			t_27 = Node_1.state == 2,
			t_28 = Node_1.granted == 0,
			t_29 = t_27 and t_28;

		guardCondition t_29;
		effect
			Node_1.state = 7;

	process Node_1 
		guardBlock
			t_30 = Node_1.state == 2;

		guardCondition t_30;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_31 = Node_1.state == 3;

		guardCondition t_31;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_32 = Node_1.state == 5;

		guardCondition t_32;
		effect
			Node_1.state = 6,
			Node_1.granted = 1;

	process Node_2 
		guardBlock
			t_33 = Node_2.state == 1,
			t_34 = Node_2.rt == 1,
			t_35 = t_33 and t_34;

		guardCondition t_35;
		effect
			Node_2.state = 2;

	process Node_2 
		guardBlock
			t_36 = Node_2.state == 1,
			t_37 = Node_2.rt == 0,
			t_38 = t_36 and t_37;

		guardCondition t_38;
		effect
			Node_2.state = 3;

	process Node_2 
		guardBlock
			t_39 = Node_2.state == 2,
			t_40 = Node_2.granted == 0,
			t_41 = t_39 and t_40;

		guardCondition t_41;
		effect
			Node_2.state = 7;

	process Node_2 
		guardBlock
			t_42 = Node_2.state == 2;

		guardCondition t_42;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_43 = Node_2.state == 3;

		guardCondition t_43;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_44 = Node_2.state == 5;

		guardCondition t_44;
		effect
			Node_2.state = 6,
			Node_2.granted = 1;

	process Node_3 
		guardBlock
			t_45 = Node_3.state == 1,
			t_46 = Node_3.rt == 1,
			t_47 = t_45 and t_46;

		guardCondition t_47;
		effect
			Node_3.state = 2;

	process Node_3 
		guardBlock
			t_48 = Node_3.state == 1,
			t_49 = Node_3.rt == 0,
			t_50 = t_48 and t_49;

		guardCondition t_50;
		effect
			Node_3.state = 3;

	process Node_3 
		guardBlock
			t_51 = Node_3.state == 2,
			t_52 = Node_3.granted == 0,
			t_53 = t_51 and t_52;

		guardCondition t_53;
		effect
			Node_3.state = 7;

	process Node_3 
		guardBlock
			t_54 = Node_3.state == 2;

		guardCondition t_54;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_55 = Node_3.state == 3;

		guardCondition t_55;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_56 = Node_3.state == 5;

		guardCondition t_56;
		effect
			Node_3.state = 6,
			Node_3.granted = 1;

	process Node_4 
		guardBlock
			t_57 = Node_4.state == 1,
			t_58 = Node_4.rt == 1,
			t_59 = t_57 and t_58;

		guardCondition t_59;
		effect
			Node_4.state = 2;

	process Node_4 
		guardBlock
			t_60 = Node_4.state == 1,
			t_61 = Node_4.rt == 0,
			t_62 = t_60 and t_61;

		guardCondition t_62;
		effect
			Node_4.state = 3;

	process Node_4 
		guardBlock
			t_63 = Node_4.state == 2,
			t_64 = Node_4.granted == 0,
			t_65 = t_63 and t_64;

		guardCondition t_65;
		effect
			Node_4.state = 7;

	process Node_4 
		guardBlock
			t_66 = Node_4.state == 2;

		guardCondition t_66;
		effect
			Node_4.state = 6;

	process Node_4 
		guardBlock
			t_67 = Node_4.state == 3;

		guardCondition t_67;
		effect
			Node_4.state = 6;

	process Node_4 
		guardBlock
			t_68 = Node_4.state == 5;

		guardCondition t_68;
		effect
			Node_4.state = 6,
			Node_4.granted = 1;

	process Node_5 
		guardBlock
			t_69 = Node_5.state == 1,
			t_70 = Node_5.rt == 1,
			t_71 = t_69 and t_70;

		guardCondition t_71;
		effect
			Node_5.state = 2;

	process Node_5 
		guardBlock
			t_72 = Node_5.state == 1,
			t_73 = Node_5.rt == 0,
			t_74 = t_72 and t_73;

		guardCondition t_74;
		effect
			Node_5.state = 3;

	process Node_5 
		guardBlock
			t_75 = Node_5.state == 2,
			t_76 = Node_5.granted == 0,
			t_77 = t_75 and t_76;

		guardCondition t_77;
		effect
			Node_5.state = 7;

	process Node_5 
		guardBlock
			t_78 = Node_5.state == 2;

		guardCondition t_78;
		effect
			Node_5.state = 6;

	process Node_5 
		guardBlock
			t_79 = Node_5.state == 3;

		guardCondition t_79;
		effect
			Node_5.state = 6;

	process Node_5 
		guardBlock
			t_80 = Node_5.state == 5;

		guardCondition t_80;
		effect
			Node_5.state = 6,
			Node_5.granted = 1;

	process Node_6 
		guardBlock
			t_81 = Node_6.state == 1,
			t_82 = Node_6.rt == 1,
			t_83 = t_81 and t_82;

		guardCondition t_83;
		effect
			Node_6.state = 2;

	process Node_6 
		guardBlock
			t_84 = Node_6.state == 1,
			t_85 = Node_6.rt == 0,
			t_86 = t_84 and t_85;

		guardCondition t_86;
		effect
			Node_6.state = 3;

	process Node_6 
		guardBlock
			t_87 = Node_6.state == 2,
			t_88 = Node_6.granted == 0,
			t_89 = t_87 and t_88;

		guardCondition t_89;
		effect
			Node_6.state = 7;

	process Node_6 
		guardBlock
			t_90 = Node_6.state == 2;

		guardCondition t_90;
		effect
			Node_6.state = 6;

	process Node_6 
		guardBlock
			t_91 = Node_6.state == 3;

		guardCondition t_91;
		effect
			Node_6.state = 6;

	process Node_6 
		guardBlock
			t_92 = Node_6.state == 5;

		guardCondition t_92;
		effect
			Node_6.state = 6,
			Node_6.granted = 1;

	process Node_7 
		guardBlock
			t_93 = Node_7.state == 1,
			t_94 = Node_7.rt == 1,
			t_95 = t_93 and t_94;

		guardCondition t_95;
		effect
			Node_7.state = 2;

	process Node_7 
		guardBlock
			t_96 = Node_7.state == 1,
			t_97 = Node_7.rt == 0,
			t_98 = t_96 and t_97;

		guardCondition t_98;
		effect
			Node_7.state = 3;

	process Node_7 
		guardBlock
			t_99 = Node_7.state == 2,
			t_100 = Node_7.granted == 0,
			t_101 = t_99 and t_100;

		guardCondition t_101;
		effect
			Node_7.state = 7;

	process Node_7 
		guardBlock
			t_102 = Node_7.state == 2;

		guardCondition t_102;
		effect
			Node_7.state = 6;

	process Node_7 
		guardBlock
			t_103 = Node_7.state == 3;

		guardCondition t_103;
		effect
			Node_7.state = 6;

	process Node_7 
		guardBlock
			t_104 = Node_7.state == 5;

		guardCondition t_104;
		effect
			Node_7.state = 6,
			Node_7.granted = 1;

	process Node_8 
		guardBlock
			t_105 = Node_8.state == 1,
			t_106 = Node_8.rt == 1,
			t_107 = t_105 and t_106;

		guardCondition t_107;
		effect
			Node_8.state = 2;

	process Node_8 
		guardBlock
			t_108 = Node_8.state == 1,
			t_109 = Node_8.rt == 0,
			t_110 = t_108 and t_109;

		guardCondition t_110;
		effect
			Node_8.state = 3;

	process Node_8 
		guardBlock
			t_111 = Node_8.state == 2,
			t_112 = Node_8.granted == 0,
			t_113 = t_111 and t_112;

		guardCondition t_113;
		effect
			Node_8.state = 7;

	process Node_8 
		guardBlock
			t_114 = Node_8.state == 2;

		guardCondition t_114;
		effect
			Node_8.state = 6;

	process Node_8 
		guardBlock
			t_115 = Node_8.state == 3;

		guardCondition t_115;
		effect
			Node_8.state = 6;

	process Node_8 
		guardBlock
			t_116 = Node_8.state == 5;

		guardCondition t_116;
		effect
			Node_8.state = 6,
			Node_8.granted = 1;

	process Token 
		guardBlock
			t_117 = Token.state == 0;

		guardCondition t_117;
		effect
			Token.state = 1,
			Token.i = 0;

	process Token 
		guardBlock
			t_118 = Token.state == 1,
			t_119 = Token.i < 9,
			t_120 = in_RT[Token.i],
			t_121 = t_120 == 0,
			t_122 = t_119 and t_121,
			t_123 = t_118 and t_122;

		guardCondition t_123;
		effect
			Token.state = 1,
			t_124 = Token.i + 1,
			Token.i = t_124;

	process Token 
		guardBlock
			t_125 = Token.state == 1,
			t_126 = Token.i == 9,
			t_127 = t_125 and t_126;

		guardCondition t_127;
		effect
			Token.state = 3;

	process Token 
		guardBlock
			t_128 = Token.state == 3,
			t_129 = Token.NRT_count == 0,
			t_130 = t_128 and t_129;

		guardCondition t_130;
		effect
			Token.state = 5;

	process Token 
		guardBlock
			t_131 = Token.state == 5;

		guardCondition t_131;
		effect
			Token.state = 0,
			t_132 = 5 - RT_count,
			Token.NRT_count = t_132;

	process LTL_property 
		guardBlock
			t_133 = LTL_property.state == 0;

		guardCondition t_133;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_134 = LTL_property.state == 0,
			t_135 = Node_0.state == 3,
			t_136 = not t_135,
			t_137 = t_134 and t_136;

		guardCondition t_137;
		effect
			LTL_property.state = 1;

	process LTL_property 
		guardBlock
			t_138 = LTL_property.state == 1,
			t_139 = Node_0.state == 3,
			t_140 = not t_139,
			t_141 = t_138 and t_140;

		guardCondition t_141;
		effect
			LTL_property.state = 1;

	process Token_Node_4 
		guardBlock
			t_142 = Token.state == 1,
			t_143 = Token.i == 4,
			t_144 = in_RT[Token.i],
			t_145 = t_144 == 1,
			t_146 = t_143 and t_145,
			t_147 = t_142 and t_146,
			t_148 = Node_4.state == 0,
			t_149 = t_147 and t_148;

		guardCondition t_149;
		effect
			Token.state = 2,
			Node_4.rt = 1,
			Node_4.state = 1;

	process Token_Node_4 
		guardBlock
			t_150 = Token.state == 3,
			t_151 = Token.NRT_count > 0,
			t_152 = Token.next == 4,
			t_153 = t_151 and t_152,
			t_154 = t_150 and t_153,
			t_155 = Node_4.state == 0,
			t_156 = t_154 and t_155;

		guardCondition t_156;
		effect
			Token.state = 4,
			Node_4.rt = 0,
			Node_4.state = 1;

	process Node_0_Bandwidth 
		guardBlock
			t_157 = Node_0.state == 3,
			t_158 = Node_0.granted == 0,
			t_159 = t_157 and t_158,
			t_160 = Bandwidth.state == 0,
			t_161 = t_159 and t_160;

		guardCondition t_161;
		effect
			Node_0.state = 4,
			Bandwidth.i = 0,
			Bandwidth.state = 2;

	process Node_1_Bandwidth 
		guardBlock
			t_162 = Node_1.state == 3,
			t_163 = Node_1.granted == 0,
			t_164 = t_162 and t_163,
			t_165 = Bandwidth.state == 0,
			t_166 = t_164 and t_165;

		guardCondition t_166;
		effect
			Node_1.state = 4,
			Bandwidth.i = 1,
			Bandwidth.state = 2;

	process Node_2_Bandwidth 
		guardBlock
			t_167 = Node_2.state == 3,
			t_168 = Node_2.granted == 0,
			t_169 = t_167 and t_168,
			t_170 = Bandwidth.state == 0,
			t_171 = t_169 and t_170;

		guardCondition t_171;
		effect
			Node_2.state = 4,
			Bandwidth.i = 2,
			Bandwidth.state = 2;

	process Node_3_Bandwidth 
		guardBlock
			t_172 = Node_3.state == 3,
			t_173 = Node_3.granted == 0,
			t_174 = t_172 and t_173,
			t_175 = Bandwidth.state == 0,
			t_176 = t_174 and t_175;

		guardCondition t_176;
		effect
			Node_3.state = 4,
			Bandwidth.i = 3,
			Bandwidth.state = 2;

	process Node_4_Bandwidth 
		guardBlock
			t_177 = Node_4.state == 3,
			t_178 = Node_4.granted == 0,
			t_179 = t_177 and t_178,
			t_180 = Bandwidth.state == 0,
			t_181 = t_179 and t_180;

		guardCondition t_181;
		effect
			Node_4.state = 4,
			Bandwidth.i = 4,
			Bandwidth.state = 2;

	process Node_5_Bandwidth 
		guardBlock
			t_182 = Node_5.state == 3,
			t_183 = Node_5.granted == 0,
			t_184 = t_182 and t_183,
			t_185 = Bandwidth.state == 0,
			t_186 = t_184 and t_185;

		guardCondition t_186;
		effect
			Node_5.state = 4,
			Bandwidth.i = 5,
			Bandwidth.state = 2;

	process Node_6_Bandwidth 
		guardBlock
			t_187 = Node_6.state == 3,
			t_188 = Node_6.granted == 0,
			t_189 = t_187 and t_188,
			t_190 = Bandwidth.state == 0,
			t_191 = t_189 and t_190;

		guardCondition t_191;
		effect
			Node_6.state = 4,
			Bandwidth.i = 6,
			Bandwidth.state = 2;

	process Node_7_Bandwidth 
		guardBlock
			t_192 = Node_7.state == 3,
			t_193 = Node_7.granted == 0,
			t_194 = t_192 and t_193,
			t_195 = Bandwidth.state == 0,
			t_196 = t_194 and t_195;

		guardCondition t_196;
		effect
			Node_7.state = 4,
			Bandwidth.i = 7,
			Bandwidth.state = 2;

	process Node_8_Bandwidth 
		guardBlock
			t_197 = Node_8.state == 3,
			t_198 = Node_8.granted == 0,
			t_199 = t_197 and t_198,
			t_200 = Bandwidth.state == 0,
			t_201 = t_199 and t_200;

		guardCondition t_201;
		effect
			Node_8.state = 4,
			Bandwidth.i = 8,
			Bandwidth.state = 2;

	process Node_0_Token 
		guardBlock
			t_202 = Node_0.state == 6,
			t_203 = Token.state == 2,
			t_204 = t_202 and t_203;

		guardCondition t_204;
		effect
			Node_0.state = 0,
			Token.state = 1,
			t_205 = Token.i + 1,
			Token.i = t_205;

	process Node_0_Token 
		guardBlock
			t_206 = Node_0.state == 6,
			t_207 = Token.state == 4,
			t_208 = t_206 and t_207;

		guardCondition t_208;
		effect
			Node_0.state = 0,
			Token.state = 3,
			t_209 = Token.next + 1,
			t_210 = t_209 % 9,
			Token.next = t_210,
			t_211 = Token.NRT_count - 1,
			Token.NRT_count = t_211;

	process Node_1_Token 
		guardBlock
			t_212 = Node_1.state == 6,
			t_213 = Token.state == 2,
			t_214 = t_212 and t_213;

		guardCondition t_214;
		effect
			Node_1.state = 0,
			Token.state = 1,
			t_215 = Token.i + 1,
			Token.i = t_215;

	process Node_1_Token 
		guardBlock
			t_216 = Node_1.state == 6,
			t_217 = Token.state == 4,
			t_218 = t_216 and t_217;

		guardCondition t_218;
		effect
			Node_1.state = 0,
			Token.state = 3,
			t_219 = Token.next + 1,
			t_220 = t_219 % 9,
			Token.next = t_220,
			t_221 = Token.NRT_count - 1,
			Token.NRT_count = t_221;

	process Node_2_Token 
		guardBlock
			t_222 = Node_2.state == 6,
			t_223 = Token.state == 2,
			t_224 = t_222 and t_223;

		guardCondition t_224;
		effect
			Node_2.state = 0,
			Token.state = 1,
			t_225 = Token.i + 1,
			Token.i = t_225;

	process Node_2_Token 
		guardBlock
			t_226 = Node_2.state == 6,
			t_227 = Token.state == 4,
			t_228 = t_226 and t_227;

		guardCondition t_228;
		effect
			Node_2.state = 0,
			Token.state = 3,
			t_229 = Token.next + 1,
			t_230 = t_229 % 9,
			Token.next = t_230,
			t_231 = Token.NRT_count - 1,
			Token.NRT_count = t_231;

	process Node_3_Token 
		guardBlock
			t_232 = Node_3.state == 6,
			t_233 = Token.state == 2,
			t_234 = t_232 and t_233;

		guardCondition t_234;
		effect
			Node_3.state = 0,
			Token.state = 1,
			t_235 = Token.i + 1,
			Token.i = t_235;

	process Node_3_Token 
		guardBlock
			t_236 = Node_3.state == 6,
			t_237 = Token.state == 4,
			t_238 = t_236 and t_237;

		guardCondition t_238;
		effect
			Node_3.state = 0,
			Token.state = 3,
			t_239 = Token.next + 1,
			t_240 = t_239 % 9,
			Token.next = t_240,
			t_241 = Token.NRT_count - 1,
			Token.NRT_count = t_241;

	process Node_4_Token 
		guardBlock
			t_242 = Node_4.state == 6,
			t_243 = Token.state == 2,
			t_244 = t_242 and t_243;

		guardCondition t_244;
		effect
			Node_4.state = 0,
			Token.state = 1,
			t_245 = Token.i + 1,
			Token.i = t_245;

	process Node_4_Token 
		guardBlock
			t_246 = Node_4.state == 6,
			t_247 = Token.state == 4,
			t_248 = t_246 and t_247;

		guardCondition t_248;
		effect
			Node_4.state = 0,
			Token.state = 3,
			t_249 = Token.next + 1,
			t_250 = t_249 % 9,
			Token.next = t_250,
			t_251 = Token.NRT_count - 1,
			Token.NRT_count = t_251;

	process Node_5_Token 
		guardBlock
			t_252 = Node_5.state == 6,
			t_253 = Token.state == 2,
			t_254 = t_252 and t_253;

		guardCondition t_254;
		effect
			Node_5.state = 0,
			Token.state = 1,
			t_255 = Token.i + 1,
			Token.i = t_255;

	process Node_5_Token 
		guardBlock
			t_256 = Node_5.state == 6,
			t_257 = Token.state == 4,
			t_258 = t_256 and t_257;

		guardCondition t_258;
		effect
			Node_5.state = 0,
			Token.state = 3,
			t_259 = Token.next + 1,
			t_260 = t_259 % 9,
			Token.next = t_260,
			t_261 = Token.NRT_count - 1,
			Token.NRT_count = t_261;

	process Node_6_Token 
		guardBlock
			t_262 = Node_6.state == 6,
			t_263 = Token.state == 2,
			t_264 = t_262 and t_263;

		guardCondition t_264;
		effect
			Node_6.state = 0,
			Token.state = 1,
			t_265 = Token.i + 1,
			Token.i = t_265;

	process Node_6_Token 
		guardBlock
			t_266 = Node_6.state == 6,
			t_267 = Token.state == 4,
			t_268 = t_266 and t_267;

		guardCondition t_268;
		effect
			Node_6.state = 0,
			Token.state = 3,
			t_269 = Token.next + 1,
			t_270 = t_269 % 9,
			Token.next = t_270,
			t_271 = Token.NRT_count - 1,
			Token.NRT_count = t_271;

	process Node_7_Token 
		guardBlock
			t_272 = Node_7.state == 6,
			t_273 = Token.state == 2,
			t_274 = t_272 and t_273;

		guardCondition t_274;
		effect
			Node_7.state = 0,
			Token.state = 1,
			t_275 = Token.i + 1,
			Token.i = t_275;

	process Node_7_Token 
		guardBlock
			t_276 = Node_7.state == 6,
			t_277 = Token.state == 4,
			t_278 = t_276 and t_277;

		guardCondition t_278;
		effect
			Node_7.state = 0,
			Token.state = 3,
			t_279 = Token.next + 1,
			t_280 = t_279 % 9,
			Token.next = t_280,
			t_281 = Token.NRT_count - 1,
			Token.NRT_count = t_281;

	process Node_8_Token 
		guardBlock
			t_282 = Node_8.state == 6,
			t_283 = Token.state == 2,
			t_284 = t_282 and t_283;

		guardCondition t_284;
		effect
			Node_8.state = 0,
			Token.state = 1,
			t_285 = Token.i + 1,
			Token.i = t_285;

	process Node_8_Token 
		guardBlock
			t_286 = Node_8.state == 6,
			t_287 = Token.state == 4,
			t_288 = t_286 and t_287;

		guardCondition t_288;
		effect
			Node_8.state = 0,
			Token.state = 3,
			t_289 = Token.next + 1,
			t_290 = t_289 % 9,
			Token.next = t_290,
			t_291 = Token.NRT_count - 1,
			Token.NRT_count = t_291;

	process Bandwidth_Node_0 
		guardBlock
			t_292 = Bandwidth.state == 2,
			t_293 = RT_count < 2,
			t_294 = t_292 and t_293,
			t_295 = Node_0.state == 4,
			t_296 = t_294 and t_295;

		guardCondition t_296;
		effect
			Bandwidth.state = 0,
			t_297 = RT_count + 1,
			RT_count = t_297,
			in_RT[Bandwidth.i] = 1,
			Node_0.state = 5;

	process Bandwidth_Node_1 
		guardBlock
			t_298 = Bandwidth.state == 2,
			t_299 = RT_count < 2,
			t_300 = t_298 and t_299,
			t_301 = Node_1.state == 4,
			t_302 = t_300 and t_301;

		guardCondition t_302;
		effect
			Bandwidth.state = 0,
			t_303 = RT_count + 1,
			RT_count = t_303,
			in_RT[Bandwidth.i] = 1,
			Node_1.state = 5;

	process Bandwidth_Node_2 
		guardBlock
			t_304 = Bandwidth.state == 2,
			t_305 = RT_count < 2,
			t_306 = t_304 and t_305,
			t_307 = Node_2.state == 4,
			t_308 = t_306 and t_307;

		guardCondition t_308;
		effect
			Bandwidth.state = 0,
			t_309 = RT_count + 1,
			RT_count = t_309,
			in_RT[Bandwidth.i] = 1,
			Node_2.state = 5;

	process Bandwidth_Node_3 
		guardBlock
			t_310 = Bandwidth.state == 2,
			t_311 = RT_count < 2,
			t_312 = t_310 and t_311,
			t_313 = Node_3.state == 4,
			t_314 = t_312 and t_313;

		guardCondition t_314;
		effect
			Bandwidth.state = 0,
			t_315 = RT_count + 1,
			RT_count = t_315,
			in_RT[Bandwidth.i] = 1,
			Node_3.state = 5;

	process Bandwidth_Node_4 
		guardBlock
			t_316 = Bandwidth.state == 2,
			t_317 = RT_count < 2,
			t_318 = t_316 and t_317,
			t_319 = Node_4.state == 4,
			t_320 = t_318 and t_319;

		guardCondition t_320;
		effect
			Bandwidth.state = 0,
			t_321 = RT_count + 1,
			RT_count = t_321,
			in_RT[Bandwidth.i] = 1,
			Node_4.state = 5;

	process Bandwidth_Node_5 
		guardBlock
			t_322 = Bandwidth.state == 2,
			t_323 = RT_count < 2,
			t_324 = t_322 and t_323,
			t_325 = Node_5.state == 4,
			t_326 = t_324 and t_325;

		guardCondition t_326;
		effect
			Bandwidth.state = 0,
			t_327 = RT_count + 1,
			RT_count = t_327,
			in_RT[Bandwidth.i] = 1,
			Node_5.state = 5;

	process Bandwidth_Node_6 
		guardBlock
			t_328 = Bandwidth.state == 2,
			t_329 = RT_count < 2,
			t_330 = t_328 and t_329,
			t_331 = Node_6.state == 4,
			t_332 = t_330 and t_331;

		guardCondition t_332;
		effect
			Bandwidth.state = 0,
			t_333 = RT_count + 1,
			RT_count = t_333,
			in_RT[Bandwidth.i] = 1,
			Node_6.state = 5;

	process Bandwidth_Node_7 
		guardBlock
			t_334 = Bandwidth.state == 2,
			t_335 = RT_count < 2,
			t_336 = t_334 and t_335,
			t_337 = Node_7.state == 4,
			t_338 = t_336 and t_337;

		guardCondition t_338;
		effect
			Bandwidth.state = 0,
			t_339 = RT_count + 1,
			RT_count = t_339,
			in_RT[Bandwidth.i] = 1,
			Node_7.state = 5;

	process Bandwidth_Node_8 
		guardBlock
			t_340 = Bandwidth.state == 2,
			t_341 = RT_count < 2,
			t_342 = t_340 and t_341,
			t_343 = Node_8.state == 4,
			t_344 = t_342 and t_343;

		guardCondition t_344;
		effect
			Bandwidth.state = 0,
			t_345 = RT_count + 1,
			RT_count = t_345,
			in_RT[Bandwidth.i] = 1,
			Node_8.state = 5;

	process Bandwidth_Node_0 
		guardBlock
			t_346 = Bandwidth.state == 2,
			t_347 = RT_count >= 2,
			t_348 = t_346 and t_347,
			t_349 = Node_0.state == 4,
			t_350 = t_348 and t_349;

		guardCondition t_350;
		effect
			Bandwidth.state = 0,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_351 = Bandwidth.state == 2,
			t_352 = RT_count >= 2,
			t_353 = t_351 and t_352,
			t_354 = Node_1.state == 4,
			t_355 = t_353 and t_354;

		guardCondition t_355;
		effect
			Bandwidth.state = 0,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_356 = Bandwidth.state == 2,
			t_357 = RT_count >= 2,
			t_358 = t_356 and t_357,
			t_359 = Node_2.state == 4,
			t_360 = t_358 and t_359;

		guardCondition t_360;
		effect
			Bandwidth.state = 0,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_361 = Bandwidth.state == 2,
			t_362 = RT_count >= 2,
			t_363 = t_361 and t_362,
			t_364 = Node_3.state == 4,
			t_365 = t_363 and t_364;

		guardCondition t_365;
		effect
			Bandwidth.state = 0,
			Node_3.state = 6;

	process Bandwidth_Node_4 
		guardBlock
			t_366 = Bandwidth.state == 2,
			t_367 = RT_count >= 2,
			t_368 = t_366 and t_367,
			t_369 = Node_4.state == 4,
			t_370 = t_368 and t_369;

		guardCondition t_370;
		effect
			Bandwidth.state = 0,
			Node_4.state = 6;

	process Bandwidth_Node_5 
		guardBlock
			t_371 = Bandwidth.state == 2,
			t_372 = RT_count >= 2,
			t_373 = t_371 and t_372,
			t_374 = Node_5.state == 4,
			t_375 = t_373 and t_374;

		guardCondition t_375;
		effect
			Bandwidth.state = 0,
			Node_5.state = 6;

	process Bandwidth_Node_6 
		guardBlock
			t_376 = Bandwidth.state == 2,
			t_377 = RT_count >= 2,
			t_378 = t_376 and t_377,
			t_379 = Node_6.state == 4,
			t_380 = t_378 and t_379;

		guardCondition t_380;
		effect
			Bandwidth.state = 0,
			Node_6.state = 6;

	process Bandwidth_Node_7 
		guardBlock
			t_381 = Bandwidth.state == 2,
			t_382 = RT_count >= 2,
			t_383 = t_381 and t_382,
			t_384 = Node_7.state == 4,
			t_385 = t_383 and t_384;

		guardCondition t_385;
		effect
			Bandwidth.state = 0,
			Node_7.state = 6;

	process Bandwidth_Node_8 
		guardBlock
			t_386 = Bandwidth.state == 2,
			t_387 = RT_count >= 2,
			t_388 = t_386 and t_387,
			t_389 = Node_8.state == 4,
			t_390 = t_388 and t_389;

		guardCondition t_390;
		effect
			Bandwidth.state = 0,
			Node_8.state = 6;

	process Token_Node_0 
		guardBlock
			t_391 = Token.state == 1,
			t_392 = Token.i == 0,
			t_393 = in_RT[Token.i],
			t_394 = t_393 == 1,
			t_395 = t_392 and t_394,
			t_396 = t_391 and t_395,
			t_397 = Node_0.state == 0,
			t_398 = t_396 and t_397;

		guardCondition t_398;
		effect
			Token.state = 2,
			Node_0.rt = 1,
			Node_0.state = 1;

	process Token_Node_0 
		guardBlock
			t_399 = Token.state == 3,
			t_400 = Token.NRT_count > 0,
			t_401 = Token.next == 0,
			t_402 = t_400 and t_401,
			t_403 = t_399 and t_402,
			t_404 = Node_0.state == 0,
			t_405 = t_403 and t_404;

		guardCondition t_405;
		effect
			Token.state = 4,
			Node_0.rt = 0,
			Node_0.state = 1;

	process Token_Node_7 
		guardBlock
			t_406 = Token.state == 1,
			t_407 = Token.i == 7,
			t_408 = in_RT[Token.i],
			t_409 = t_408 == 1,
			t_410 = t_407 and t_409,
			t_411 = t_406 and t_410,
			t_412 = Node_7.state == 0,
			t_413 = t_411 and t_412;

		guardCondition t_413;
		effect
			Token.state = 2,
			Node_7.rt = 1,
			Node_7.state = 1;

	process Token_Node_7 
		guardBlock
			t_414 = Token.state == 3,
			t_415 = Token.NRT_count > 0,
			t_416 = Token.next == 7,
			t_417 = t_415 and t_416,
			t_418 = t_414 and t_417,
			t_419 = Node_7.state == 0,
			t_420 = t_418 and t_419;

		guardCondition t_420;
		effect
			Token.state = 4,
			Node_7.rt = 0,
			Node_7.state = 1;

	process Token_Node_1 
		guardBlock
			t_421 = Token.state == 1,
			t_422 = Token.i == 1,
			t_423 = in_RT[Token.i],
			t_424 = t_423 == 1,
			t_425 = t_422 and t_424,
			t_426 = t_421 and t_425,
			t_427 = Node_1.state == 0,
			t_428 = t_426 and t_427;

		guardCondition t_428;
		effect
			Token.state = 2,
			Node_1.rt = 1,
			Node_1.state = 1;

	process Token_Node_1 
		guardBlock
			t_429 = Token.state == 3,
			t_430 = Token.NRT_count > 0,
			t_431 = Token.next == 1,
			t_432 = t_430 and t_431,
			t_433 = t_429 and t_432,
			t_434 = Node_1.state == 0,
			t_435 = t_433 and t_434;

		guardCondition t_435;
		effect
			Token.state = 4,
			Node_1.rt = 0,
			Node_1.state = 1;

	process Token_Node_6 
		guardBlock
			t_436 = Token.state == 1,
			t_437 = Token.i == 6,
			t_438 = in_RT[Token.i],
			t_439 = t_438 == 1,
			t_440 = t_437 and t_439,
			t_441 = t_436 and t_440,
			t_442 = Node_6.state == 0,
			t_443 = t_441 and t_442;

		guardCondition t_443;
		effect
			Token.state = 2,
			Node_6.rt = 1,
			Node_6.state = 1;

	process Token_Node_6 
		guardBlock
			t_444 = Token.state == 3,
			t_445 = Token.NRT_count > 0,
			t_446 = Token.next == 6,
			t_447 = t_445 and t_446,
			t_448 = t_444 and t_447,
			t_449 = Node_6.state == 0,
			t_450 = t_448 and t_449;

		guardCondition t_450;
		effect
			Token.state = 4,
			Node_6.rt = 0,
			Node_6.state = 1;

	process Token_Node_8 
		guardBlock
			t_451 = Token.state == 1,
			t_452 = Token.i == 8,
			t_453 = in_RT[Token.i],
			t_454 = t_453 == 1,
			t_455 = t_452 and t_454,
			t_456 = t_451 and t_455,
			t_457 = Node_8.state == 0,
			t_458 = t_456 and t_457;

		guardCondition t_458;
		effect
			Token.state = 2,
			Node_8.rt = 1,
			Node_8.state = 1;

	process Token_Node_8 
		guardBlock
			t_459 = Token.state == 3,
			t_460 = Token.NRT_count > 0,
			t_461 = Token.next == 8,
			t_462 = t_460 and t_461,
			t_463 = t_459 and t_462,
			t_464 = Node_8.state == 0,
			t_465 = t_463 and t_464;

		guardCondition t_465;
		effect
			Token.state = 4,
			Node_8.rt = 0,
			Node_8.state = 1;

	process Node_0_Bandwidth 
		guardBlock
			t_466 = Node_0.state == 2,
			t_467 = Bandwidth.state == 0,
			t_468 = t_466 and t_467;

		guardCondition t_468;
		effect
			Node_0.state = 6,
			Node_0.granted = 0,
			Bandwidth.i = 0,
			Bandwidth.state = 1;

	process Node_1_Bandwidth 
		guardBlock
			t_469 = Node_1.state == 2,
			t_470 = Bandwidth.state == 0,
			t_471 = t_469 and t_470;

		guardCondition t_471;
		effect
			Node_1.state = 6,
			Node_1.granted = 0,
			Bandwidth.i = 1,
			Bandwidth.state = 1;

	process Node_2_Bandwidth 
		guardBlock
			t_472 = Node_2.state == 2,
			t_473 = Bandwidth.state == 0,
			t_474 = t_472 and t_473;

		guardCondition t_474;
		effect
			Node_2.state = 6,
			Node_2.granted = 0,
			Bandwidth.i = 2,
			Bandwidth.state = 1;

	process Node_3_Bandwidth 
		guardBlock
			t_475 = Node_3.state == 2,
			t_476 = Bandwidth.state == 0,
			t_477 = t_475 and t_476;

		guardCondition t_477;
		effect
			Node_3.state = 6,
			Node_3.granted = 0,
			Bandwidth.i = 3,
			Bandwidth.state = 1;

	process Node_4_Bandwidth 
		guardBlock
			t_478 = Node_4.state == 2,
			t_479 = Bandwidth.state == 0,
			t_480 = t_478 and t_479;

		guardCondition t_480;
		effect
			Node_4.state = 6,
			Node_4.granted = 0,
			Bandwidth.i = 4,
			Bandwidth.state = 1;

	process Node_5_Bandwidth 
		guardBlock
			t_481 = Node_5.state == 2,
			t_482 = Bandwidth.state == 0,
			t_483 = t_481 and t_482;

		guardCondition t_483;
		effect
			Node_5.state = 6,
			Node_5.granted = 0,
			Bandwidth.i = 5,
			Bandwidth.state = 1;

	process Node_6_Bandwidth 
		guardBlock
			t_484 = Node_6.state == 2,
			t_485 = Bandwidth.state == 0,
			t_486 = t_484 and t_485;

		guardCondition t_486;
		effect
			Node_6.state = 6,
			Node_6.granted = 0,
			Bandwidth.i = 6,
			Bandwidth.state = 1;

	process Node_7_Bandwidth 
		guardBlock
			t_487 = Node_7.state == 2,
			t_488 = Bandwidth.state == 0,
			t_489 = t_487 and t_488;

		guardCondition t_489;
		effect
			Node_7.state = 6,
			Node_7.granted = 0,
			Bandwidth.i = 7,
			Bandwidth.state = 1;

	process Node_8_Bandwidth 
		guardBlock
			t_490 = Node_8.state == 2,
			t_491 = Bandwidth.state == 0,
			t_492 = t_490 and t_491;

		guardCondition t_492;
		effect
			Node_8.state = 6,
			Node_8.granted = 0,
			Bandwidth.i = 8,
			Bandwidth.state = 1;

	process Token_Node_2 
		guardBlock
			t_493 = Token.state == 1,
			t_494 = Token.i == 2,
			t_495 = in_RT[Token.i],
			t_496 = t_495 == 1,
			t_497 = t_494 and t_496,
			t_498 = t_493 and t_497,
			t_499 = Node_2.state == 0,
			t_500 = t_498 and t_499;

		guardCondition t_500;
		effect
			Token.state = 2,
			Node_2.rt = 1,
			Node_2.state = 1;

	process Token_Node_2 
		guardBlock
			t_501 = Token.state == 3,
			t_502 = Token.NRT_count > 0,
			t_503 = Token.next == 2,
			t_504 = t_502 and t_503,
			t_505 = t_501 and t_504,
			t_506 = Node_2.state == 0,
			t_507 = t_505 and t_506;

		guardCondition t_507;
		effect
			Token.state = 4,
			Node_2.rt = 0,
			Node_2.state = 1;

	process Token_Node_5 
		guardBlock
			t_508 = Token.state == 1,
			t_509 = Token.i == 5,
			t_510 = in_RT[Token.i],
			t_511 = t_510 == 1,
			t_512 = t_509 and t_511,
			t_513 = t_508 and t_512,
			t_514 = Node_5.state == 0,
			t_515 = t_513 and t_514;

		guardCondition t_515;
		effect
			Token.state = 2,
			Node_5.rt = 1,
			Node_5.state = 1;

	process Token_Node_5 
		guardBlock
			t_516 = Token.state == 3,
			t_517 = Token.NRT_count > 0,
			t_518 = Token.next == 5,
			t_519 = t_517 and t_518,
			t_520 = t_516 and t_519,
			t_521 = Node_5.state == 0,
			t_522 = t_520 and t_521;

		guardCondition t_522;
		effect
			Token.state = 4,
			Node_5.rt = 0,
			Node_5.state = 1;

	process Token_Node_3 
		guardBlock
			t_523 = Token.state == 1,
			t_524 = Token.i == 3,
			t_525 = in_RT[Token.i],
			t_526 = t_525 == 1,
			t_527 = t_524 and t_526,
			t_528 = t_523 and t_527,
			t_529 = Node_3.state == 0,
			t_530 = t_528 and t_529;

		guardCondition t_530;
		effect
			Token.state = 2,
			Node_3.rt = 1,
			Node_3.state = 1;

	process Token_Node_3 
		guardBlock
			t_531 = Token.state == 3,
			t_532 = Token.NRT_count > 0,
			t_533 = Token.next == 3,
			t_534 = t_532 and t_533,
			t_535 = t_531 and t_534,
			t_536 = Node_3.state == 0,
			t_537 = t_535 and t_536;

		guardCondition t_537;
		effect
			Token.state = 4,
			Node_3.rt = 0,
			Node_3.state = 1;

accepting conditions
	LTL_property.state == 1

system async property LTL_property;
