<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_calc_inverse.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_calc_inverse.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_calc_inverse.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_calc_inverse.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_calc_inverse</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga/channel_estimator/ch_est/calc_inverse</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 3</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_calc_inverse <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        din                               :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="27">   27   </a>        en                                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        dout                              :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="29">   29   </a>        dval                              :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="30">   30   </a>        );
</span><span><a class="LN" id="31">   31   </a><span class="KW">END</span> ZynqBF_2t_ip_src_calc_inverse;
</span><span><a class="LN" id="32">   32   </a>
</span><span><a class="LN" id="33">   33   </a>
</span><span><a class="LN" id="34">   34   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_calc_inverse <span class="KW">IS</span>
</span><span><a class="LN" id="35">   35   </a>
</span><span><a class="LN" id="36">   36   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="37">   37   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_HDL_Reciprocal
</span><span><a class="LN" id="38">   38   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="39">   39   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="40">   40   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="41">   41   </a>          din                             :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="42">   42   </a>          dout                            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="43">   43   </a>          );
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="45">   45   </a>
</span><span><a class="LN" id="46">   46   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_HDL_Reciprocal
</span><span><a class="LN" id="48">   48   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_HDL_Reciprocal(rtl);
</span><span><a class="LN" id="49">   49   </a>
</span><span><a class="LN" id="50">   50   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1           : std_logic;
</span><span><a class="LN" id="52">   52   </a>  <span class="KW">SIGNAL</span> HDL_Counter_out1                 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="53">   53   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1         : std_logic;
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">SIGNAL</span> HDL_Reciprocal_out1              : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">SIGNAL</span> HDL_Reciprocal_out1_signed       : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">SIGNAL</span> Switch1_out1_1                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="58">   58   </a>  <span class="KW">SIGNAL</span> Delay18_out1                     : std_logic;
</span><span><a class="LN" id="59">   59   </a>
</span><span><a class="LN" id="60">   60   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="61" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1915')" name="code2model">   61   </a>  u_HDL_Reciprocal : ZynqBF_2t_ip_src_HDL_Reciprocal
</span><span><a class="LN" id="62" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1915')" name="code2model">   62   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="63" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1915')" name="code2model">   63   </a>              reset =&gt; reset,
</span><span><a class="LN" id="64" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1915')" name="code2model">   64   </a>              enb =&gt; enb,
</span><span><a class="LN" id="65" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1915')" name="code2model">   65   </a>              din =&gt; din,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="66" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1915')" name="code2model">   66   </a>              dout =&gt; HDL_Reciprocal_out1  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="67" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1915')" name="code2model">   67   </a>              );
</span><span><a class="LN" id="68">   68   </a>
</span><span><a class="LN" id="69" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1922')" name="code2model">   69   </a>  Logical_Operator2_out1 &lt;=  <span class="KW">NOT</span> en;
</span><span><a class="LN" id="70">   70   </a>
</span><span><a class="LN" id="71">   71   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="72">   72   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="73">   73   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="CT">--  count to value  = 9</span>
</span><span><a class="LN" id="75" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   75   </a>  HDL_Counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="76" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   76   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="77" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   77   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="78" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   78   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="79" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   79   </a>        HDL_Counter_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" id="80" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   80   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="81" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   81   </a>        <span class="KW">IF</span> Logical_Operator2_out1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="82" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   82   </a>          HDL_Counter_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" id="83" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   83   </a>        <span class="KW">ELSIF</span> en = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="84" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   84   </a>          <span class="KW">IF</span> HDL_Counter_out1 &gt;= to_unsigned(16#09#, 8) <span class="KW">THEN</span>
</span><span><a class="LN" id="85" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   85   </a>            HDL_Counter_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" id="86" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   86   </a>          <span class="KW">ELSE</span>
</span><span><a class="LN" id="87" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   87   </a>            HDL_Counter_out1 &lt;= HDL_Counter_out1 + to_unsigned(16#01#, 8);
</span><span><a class="LN" id="88" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   88   </a>          <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="89" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   89   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="90" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   90   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="91" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   91   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="92" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1916')" name="code2model">   92   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HDL_Counter_process;
</span><span><a class="LN" id="93">   93   </a>
</span><span><a class="LN" id="94">   94   </a>
</span><span><a class="LN" id="95">   95   </a>
</span><span><a class="LN" id="96" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1917')" name="code2model">   96   </a>  Compare_To_Constant_out1 &lt;= '1' <span class="KW">WHEN</span> HDL_Counter_out1 = to_unsigned(16#04#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="97" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1917')" name="code2model">   97   </a>      '0';
</span><span><a class="LN" id="98">   98   </a>
</span><span><a class="LN" id="99">   99   </a>  HDL_Reciprocal_out1_signed &lt;= signed(HDL_Reciprocal_out1);
</span><span><a class="LN" id="100">  100   </a>
</span><span><a class="LN" id="101">  101   </a>
</span><span><a class="LN" id="102" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2713')" name="code2model">  102   </a>  Switch1_out1_1 &lt;= Switch1_out1 <span class="KW">WHEN</span> Compare_To_Constant_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="103" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2713')" name="code2model">  103   </a>      HDL_Reciprocal_out1_signed;
</span><span><a class="LN" id="104">  104   </a>
</span><span><a class="LN" id="105" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:2712','ZynqBF_2tx_fpga:1924'})" name="code2model">  105   </a>  reduced_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="106" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:2712','ZynqBF_2tx_fpga:1924'})" name="code2model">  106   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="107" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:2712','ZynqBF_2tx_fpga:1924'})" name="code2model">  107   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="108" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:2712','ZynqBF_2tx_fpga:1924'})" name="code2model">  108   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="109" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:2712','ZynqBF_2tx_fpga:1924'})" name="code2model">  109   </a>        Switch1_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="110" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:2712','ZynqBF_2tx_fpga:1924'})" name="code2model">  110   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="111" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:2712','ZynqBF_2tx_fpga:1924'})" name="code2model">  111   </a>        Switch1_out1 &lt;= Switch1_out1_1;
</span><span><a class="LN" id="112" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:2712','ZynqBF_2tx_fpga:1924'})" name="code2model">  112   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="113" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:2712','ZynqBF_2tx_fpga:1924'})" name="code2model">  113   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="114" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:2712','ZynqBF_2tx_fpga:1924'})" name="code2model">  114   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_process;
</span><span><a class="LN" id="115">  115   </a>
</span><span><a class="LN" id="116">  116   </a>
</span><span><a class="LN" id="117">  117   </a>  dout &lt;= std_logic_vector(Switch1_out1);
</span><span><a class="LN" id="118">  118   </a>
</span><span><a class="LN" id="119" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1920')" name="code2model">  119   </a>  Delay18_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="120" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1920')" name="code2model">  120   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="121" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1920')" name="code2model">  121   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="122" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1920')" name="code2model">  122   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="123" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1920')" name="code2model">  123   </a>        Delay18_out1 &lt;= '0';
</span><span><a class="LN" id="124" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1920')" name="code2model">  124   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="125" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1920')" name="code2model">  125   </a>        Delay18_out1 &lt;= Compare_To_Constant_out1;
</span><span><a class="LN" id="126" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1920')" name="code2model">  126   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="127" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1920')" name="code2model">  127   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="128" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1920')" name="code2model">  128   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay18_process;
</span><span><a class="LN" id="129">  129   </a>
</span><span><a class="LN" id="130">  130   </a>
</span><span><a class="LN" id="131">  131   </a>  dval &lt;= Delay18_out1;
</span><span><a class="LN" id="132">  132   </a>
</span><span><a class="LN" id="133">  133   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="134">  134   </a>
</span><span><a class="LN" id="135">  135   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
