/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az985-217
+ date
Mon Nov 20 23:42:42 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1700523762
+ CACTUS_STARTTIME=1700523762
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Nov 20 2023 (23:36:20)
Run date:          Nov 20 2023 (23:42:43+0000)
Run host:          fv-az985-217 (pid=130758)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az985-217
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16365024KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=7356d6f2-4785-7c43-898b-8eeaeb055b98, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1016-azure, OSVersion="#16~22.04.1-Ubuntu SMP Tue Oct 10 17:11:51 UTC 2023", HostName=fv-az985-217, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16365024KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00125965 sec
      iterations=10000000... time=0.0124505 sec
      iterations=100000000... time=0.123838 sec
      iterations=900000000... time=1.11388 sec
      iterations=900000000... time=0.836959 sec
      result: 6.49999 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00195777 sec
      iterations=10000000... time=0.019754 sec
      iterations=100000000... time=0.197313 sec
      iterations=600000000... time=1.18406 sec
      result: 16.2154 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187395 sec
      iterations=10000000... time=0.0185611 sec
      iterations=100000000... time=0.185472 sec
      iterations=600000000... time=1.11412 sec
      result: 8.6167 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000124333 sec
      iterations=10000... time=0.00123412 sec
      iterations=100000... time=0.0123753 sec
      iterations=1000000... time=0.12363 sec
      iterations=9000000... time=1.11274 sec
      result: 1.23638 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000293389 sec
      iterations=10000... time=0.00259422 sec
      iterations=100000... time=0.0254447 sec
      iterations=1000000... time=0.258017 sec
      iterations=4000000... time=1.01011 sec
      result: 2.52528 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4e-07 sec
      iterations=10... time=3.096e-06 sec
      iterations=100... time=2.8033e-05 sec
      iterations=1000... time=0.000268312 sec
      iterations=10000... time=0.0024568 sec
      iterations=100000... time=0.0244294 sec
      iterations=1000000... time=0.243885 sec
      iterations=5000000... time=1.22472 sec
      result: 100.333 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.894e-06 sec
      iterations=10... time=5.4161e-05 sec
      iterations=100... time=0.000546493 sec
      iterations=1000... time=0.00525874 sec
      iterations=10000... time=0.050451 sec
      iterations=100000... time=0.504759 sec
      iterations=200000... time=1.01056 sec
      result: 77.821 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.437e-06 sec
      iterations=10000... time=3.1779e-05 sec
      iterations=100000... time=0.000253495 sec
      iterations=1000000... time=0.00248474 sec
      iterations=10000000... time=0.0247323 sec
      iterations=100000000... time=0.247442 sec
      iterations=400000000... time=0.990508 sec
      iterations=800000000... time=1.97971 sec
      result: 0.309329 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.066e-05 sec
      iterations=10000... time=9.2703e-05 sec
      iterations=100000... time=0.000899533 sec
      iterations=1000000... time=0.00936475 sec
      iterations=10000000... time=0.0888193 sec
      iterations=100000000... time=0.89238 sec
      iterations=200000000... time=1.80279 sec
      result: 1.12674 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.21e-07 sec
      iterations=10... time=3.587e-06 sec
      iterations=100... time=3.7721e-05 sec
      iterations=1000... time=0.000286586 sec
      iterations=10000... time=0.00278004 sec
      iterations=100000... time=0.0276887 sec
      iterations=1000000... time=0.278253 sec
      iterations=4000000... time=1.13059 sec
      result: 86.9496 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.424e-06 sec
      iterations=10... time=5.4703e-05 sec
      iterations=100... time=0.000455122 sec
      iterations=1000... time=0.00451868 sec
      iterations=10000... time=0.0447239 sec
      iterations=100000... time=0.448741 sec
      iterations=200000... time=0.896003 sec
      iterations=400000... time=1.7979 sec
      result: 87.4835 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.0027e-05 sec
      iterations=10... time=0.000315069 sec
      iterations=100... time=0.0031271 sec
      iterations=1000... time=0.0312787 sec
      iterations=10000... time=0.308613 sec
      iterations=40000... time=1.21779 sec
      result: 0.0567583 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000146214 sec
      iterations=10... time=0.00146381 sec
      iterations=100... time=0.0145943 sec
      iterations=1000... time=0.147432 sec
      iterations=7000... time=1.02695 sec
      result: 0.166243 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00384736 sec
      iterations=10... time=0.0377676 sec
      iterations=100... time=0.369602 sec
      iterations=300... time=1.12142 sec
      result: 0.417569 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0013016 sec
      iterations=10000000... time=0.012394 sec
      iterations=100000000... time=0.123807 sec
      iterations=900000000... time=1.11437 sec
      iterations=900000000... time=0.839396 sec
      result: 6.54608 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197024 sec
      iterations=10000000... time=0.0197362 sec
      iterations=100000000... time=0.197348 sec
      iterations=600000000... time=1.1845 sec
      result: 16.2094 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00260539 sec
      iterations=10000000... time=0.0231875 sec
      iterations=100000000... time=0.185831 sec
      iterations=600000000... time=1.1146 sec
      result: 8.61297 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000134917 sec
      iterations=10000... time=0.00123419 sec
      iterations=100000... time=0.0123641 sec
      iterations=1000000... time=0.123658 sec
      iterations=9000000... time=1.11295 sec
      result: 1.23661 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000472945 sec
      iterations=10000... time=0.00449029 sec
      iterations=100000... time=0.0444321 sec
      iterations=1000000... time=0.444794 sec
      iterations=2000000... time=0.889381 sec
      iterations=4000000... time=1.78558 sec
      result: 4.46395 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=3.755e-07 sec
      iterations=10... time=3.967e-06 sec
      iterations=100... time=3.2065e-05 sec
      iterations=1000... time=0.000279828 sec
      iterations=10000... time=0.00250111 sec
      iterations=100000... time=0.024366 sec
      iterations=1000000... time=0.244191 sec
      iterations=5000000... time=1.219 sec
      result: 100.804 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.07e-06 sec
      iterations=10... time=5.367e-05 sec
      iterations=100... time=0.000510921 sec
      iterations=1000... time=0.00496515 sec
      iterations=10000... time=0.0498595 sec
      iterations=100000... time=0.498428 sec
      iterations=200000... time=0.998396 sec
      iterations=400000... time=2.01761 sec
      result: 77.9567 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.1405e-06 sec
      iterations=10000... time=3.2025e-05 sec
      iterations=100000... time=0.000283415 sec
      iterations=1000000... time=0.00257961 sec
      iterations=10000000... time=0.0251952 sec
      iterations=100000000... time=0.24744 sec
      iterations=400000000... time=0.990731 sec
      iterations=800000000... time=1.98357 sec
      result: 0.309933 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.04645e-05 sec
      iterations=10000... time=9.3976e-05 sec
      iterations=100000... time=0.000967651 sec
      iterations=1000000... time=0.0095888 sec
      iterations=10000000... time=0.0963979 sec
      iterations=100000000... time=0.951794 sec
      iterations=200000000... time=1.90597 sec
      result: 1.19123 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.21e-07 sec
      iterations=10... time=3.6515e-06 sec
      iterations=100... time=3.49455e-05 sec
      iterations=1000... time=0.00032282 sec
      iterations=10000... time=0.00272423 sec
      iterations=100000... time=0.0270244 sec
      iterations=1000000... time=0.271014 sec
      iterations=4000000... time=1.07761 sec
      result: 91.2244 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.3575e-06 sec
      iterations=10... time=5.9536e-05 sec
      iterations=100... time=0.000510906 sec
      iterations=1000... time=0.00454369 sec
      iterations=10000... time=0.045165 sec
      iterations=100000... time=0.452539 sec
      iterations=200000... time=0.905987 sec
      iterations=400000... time=1.80952 sec
      result: 86.9218 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=4.809e-06 sec
      iterations=10... time=8.3436e-05 sec
      iterations=100... time=0.000821117 sec
      iterations=1000... time=0.00806345 sec
      iterations=10000... time=0.080097 sec
      iterations=100000... time=0.818589 sec
      iterations=200000... time=1.63127 sec
      result: 0.211859 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.6764e-05 sec
      iterations=10... time=0.000378548 sec
      iterations=100... time=0.00378637 sec
      iterations=1000... time=0.0385071 sec
      iterations=10000... time=0.385444 sec
      iterations=30000... time=1.14511 sec
      result: 0.638949 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000911936 sec
      iterations=10... time=0.0107249 sec
      iterations=100... time=0.106576 sec
      iterations=1000... time=1.07342 sec
      result: 1.45414 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Nov 20 23:43:44 UTC 2023
+ echo Done.
Done.
  Elapsed time: 62.1 s
