Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o F:/Section3/Section3_Schematic_Section3_Schematic_sch_tb_isim_beh.exe -prj F:/Section3/Section3_Schematic_Section3_Schematic_sch_tb_beh.prj work.Section3_Schematic_Section3_Schematic_sch_tb work.glbl 
ISim P.15xf (signature 0x2f00eba5)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "F:/Section3/Section3_Schematic.vf" into library work
Analyzing Verilog file "F:/Section3/section_3test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 121472 KB
Fuse CPU Usage: 202 ms
Compiling module AND2
Compiling module INV
Compiling module OR2
Compiling module IBUF
Compiling module Section3_Schematic
Compiling module Section3_Schematic_Section3_Sche...
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable F:/Section3/Section3_Schematic_Section3_Schematic_sch_tb_isim_beh.exe
Fuse Memory Usage: 126064 KB
Fuse CPU Usage: 342 ms
