<stg><name>MixColumns</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln87 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln87"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %data_in_15_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_15_read

]]></Node>
<StgValue><ssdm name="data_in_15_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %data_in_14_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_14_read

]]></Node>
<StgValue><ssdm name="data_in_14_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %data_in_13_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_13_read

]]></Node>
<StgValue><ssdm name="data_in_13_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %data_in_1213_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_1213_read

]]></Node>
<StgValue><ssdm name="data_in_1213_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %data_in_11_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_11_read

]]></Node>
<StgValue><ssdm name="data_in_11_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %data_in_10_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_10_read

]]></Node>
<StgValue><ssdm name="data_in_10_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %data_in_9_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_9_read

]]></Node>
<StgValue><ssdm name="data_in_9_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8 %data_in_8_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_8_read

]]></Node>
<StgValue><ssdm name="data_in_8_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %data_in_7_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_7_read

]]></Node>
<StgValue><ssdm name="data_in_7_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10 %data_in_6_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_6_read

]]></Node>
<StgValue><ssdm name="data_in_6_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %data_in_5_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_5_read

]]></Node>
<StgValue><ssdm name="data_in_5_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %data_in_4_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_4_read

]]></Node>
<StgValue><ssdm name="data_in_4_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:13 %data_in_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_3_read

]]></Node>
<StgValue><ssdm name="data_in_3_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %data_in_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_2_read

]]></Node>
<StgValue><ssdm name="data_in_2_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %data_in_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_1_read

]]></Node>
<StgValue><ssdm name="data_in_1_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:16 %data_in_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_0_read

]]></Node>
<StgValue><ssdm name="data_in_0_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:17 %Tm = xor i8 %data_in_1_read_1, i8 %data_in_0_read_1

]]></Node>
<StgValue><ssdm name="Tm"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:18 %xor_ln99_1 = xor i8 %Tm, i8 %data_in_2_read_1

]]></Node>
<StgValue><ssdm name="xor_ln99_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:19 %Tmp = xor i8 %xor_ln99_1, i8 %data_in_3_read_1

]]></Node>
<StgValue><ssdm name="Tmp"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:20 %shl_ln101 = shl i8 %Tm, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln101"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:21 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:22 %select_ln102 = select i1 %tmp, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln102"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:23 %xor_ln102 = xor i8 %shl_ln101, i8 %data_in_0_read_1

]]></Node>
<StgValue><ssdm name="xor_ln102"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:24 %xor_ln102_2 = xor i8 %select_ln102, i8 %Tmp

]]></Node>
<StgValue><ssdm name="xor_ln102_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:25 %xor_ln102_1 = xor i8 %xor_ln102_2, i8 %xor_ln102

]]></Node>
<StgValue><ssdm name="xor_ln102_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:26 %Tm_1 = xor i8 %data_in_2_read_1, i8 %data_in_1_read_1

]]></Node>
<StgValue><ssdm name="Tm_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:27 %shl_ln104 = shl i8 %Tm_1, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln104"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:28 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:29 %select_ln105 = select i1 %tmp_1, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln105"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:30 %xor_ln105 = xor i8 %shl_ln104, i8 %data_in_1_read_1

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:31 %xor_ln105_2 = xor i8 %select_ln105, i8 %Tmp

]]></Node>
<StgValue><ssdm name="xor_ln105_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:32 %xor_ln105_1 = xor i8 %xor_ln105_2, i8 %xor_ln105

]]></Node>
<StgValue><ssdm name="xor_ln105_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:33 %Tm_2 = xor i8 %data_in_3_read_1, i8 %data_in_2_read_1

]]></Node>
<StgValue><ssdm name="Tm_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:34 %shl_ln107 = shl i8 %Tm_2, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln107"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:35 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:36 %select_ln108 = select i1 %tmp_2, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln108"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:37 %xor_ln108 = xor i8 %Tm, i8 %data_in_3_read_1

]]></Node>
<StgValue><ssdm name="xor_ln108"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:38 %xor_ln108_2 = xor i8 %shl_ln107, i8 %select_ln108

]]></Node>
<StgValue><ssdm name="xor_ln108_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:39 %xor_ln108_1 = xor i8 %xor_ln108_2, i8 %xor_ln108

]]></Node>
<StgValue><ssdm name="xor_ln108_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:40 %Tm_3 = xor i8 %data_in_3_read_1, i8 %data_in_0_read_1

]]></Node>
<StgValue><ssdm name="Tm_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:41 %shl_ln110 = shl i8 %Tm_3, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln110"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:42 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:43 %select_ln111 = select i1 %tmp_3, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln111"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:44 %xor_ln111_4 = xor i8 %xor_ln99_1, i8 %select_ln111

]]></Node>
<StgValue><ssdm name="xor_ln111_4"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:45 %xor_ln111 = xor i8 %xor_ln111_4, i8 %shl_ln110

]]></Node>
<StgValue><ssdm name="xor_ln111"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:46 %Tm_4 = xor i8 %data_in_5_read_1, i8 %data_in_4_read_1

]]></Node>
<StgValue><ssdm name="Tm_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:47 %xor_ln99_3 = xor i8 %Tm_4, i8 %data_in_6_read_1

]]></Node>
<StgValue><ssdm name="xor_ln99_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:48 %Tmp_1 = xor i8 %xor_ln99_3, i8 %data_in_7_read_1

]]></Node>
<StgValue><ssdm name="Tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:49 %shl_ln101_1 = shl i8 %Tm_4, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln101_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:50 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:51 %select_ln102_1 = select i1 %tmp_4, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln102_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:52 %xor_ln102_4 = xor i8 %shl_ln101_1, i8 %data_in_4_read_1

]]></Node>
<StgValue><ssdm name="xor_ln102_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:53 %xor_ln102_6 = xor i8 %select_ln102_1, i8 %Tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln102_6"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:54 %xor_ln102_3 = xor i8 %xor_ln102_6, i8 %xor_ln102_4

]]></Node>
<StgValue><ssdm name="xor_ln102_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:55 %Tm_5 = xor i8 %data_in_6_read_1, i8 %data_in_5_read_1

]]></Node>
<StgValue><ssdm name="Tm_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:56 %shl_ln104_1 = shl i8 %Tm_5, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln104_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:57 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:58 %select_ln105_1 = select i1 %tmp_5, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln105_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:59 %xor_ln105_4 = xor i8 %shl_ln104_1, i8 %data_in_5_read_1

]]></Node>
<StgValue><ssdm name="xor_ln105_4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:60 %xor_ln105_6 = xor i8 %select_ln105_1, i8 %Tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln105_6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:61 %xor_ln105_3 = xor i8 %xor_ln105_6, i8 %xor_ln105_4

]]></Node>
<StgValue><ssdm name="xor_ln105_3"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:62 %Tm_6 = xor i8 %data_in_7_read_1, i8 %data_in_6_read_1

]]></Node>
<StgValue><ssdm name="Tm_6"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:63 %shl_ln107_1 = shl i8 %Tm_6, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln107_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:64 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:65 %select_ln108_1 = select i1 %tmp_6, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln108_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:66 %xor_ln108_4 = xor i8 %Tm_4, i8 %data_in_7_read_1

]]></Node>
<StgValue><ssdm name="xor_ln108_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:67 %xor_ln108_6 = xor i8 %shl_ln107_1, i8 %select_ln108_1

]]></Node>
<StgValue><ssdm name="xor_ln108_6"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:68 %xor_ln108_3 = xor i8 %xor_ln108_6, i8 %xor_ln108_4

]]></Node>
<StgValue><ssdm name="xor_ln108_3"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:69 %Tm_7 = xor i8 %data_in_7_read_1, i8 %data_in_4_read_1

]]></Node>
<StgValue><ssdm name="Tm_7"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:70 %shl_ln110_1 = shl i8 %Tm_7, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln110_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:71 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:72 %select_ln111_1 = select i1 %tmp_7, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln111_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:73 %xor_ln111_5 = xor i8 %xor_ln99_3, i8 %select_ln111_1

]]></Node>
<StgValue><ssdm name="xor_ln111_5"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:74 %xor_ln111_1 = xor i8 %xor_ln111_5, i8 %shl_ln110_1

]]></Node>
<StgValue><ssdm name="xor_ln111_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:75 %Tm_8 = xor i8 %data_in_9_read_1, i8 %data_in_8_read_1

]]></Node>
<StgValue><ssdm name="Tm_8"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:76 %xor_ln99_5 = xor i8 %Tm_8, i8 %data_in_10_read_1

]]></Node>
<StgValue><ssdm name="xor_ln99_5"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:77 %Tmp_2 = xor i8 %xor_ln99_5, i8 %data_in_11_read_1

]]></Node>
<StgValue><ssdm name="Tmp_2"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:78 %shl_ln101_2 = shl i8 %Tm_8, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln101_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:79 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_8, i32 7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:80 %select_ln102_2 = select i1 %tmp_8, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln102_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:81 %xor_ln102_8 = xor i8 %shl_ln101_2, i8 %data_in_8_read_1

]]></Node>
<StgValue><ssdm name="xor_ln102_8"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:82 %xor_ln102_9 = xor i8 %select_ln102_2, i8 %Tmp_2

]]></Node>
<StgValue><ssdm name="xor_ln102_9"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:83 %xor_ln102_5 = xor i8 %xor_ln102_9, i8 %xor_ln102_8

]]></Node>
<StgValue><ssdm name="xor_ln102_5"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:84 %Tm_9 = xor i8 %data_in_10_read_1, i8 %data_in_9_read_1

]]></Node>
<StgValue><ssdm name="Tm_9"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:85 %shl_ln104_2 = shl i8 %Tm_9, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln104_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:86 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_9, i32 7

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:87 %select_ln105_2 = select i1 %tmp_9, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln105_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:88 %xor_ln105_8 = xor i8 %shl_ln104_2, i8 %data_in_9_read_1

]]></Node>
<StgValue><ssdm name="xor_ln105_8"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:89 %xor_ln105_9 = xor i8 %select_ln105_2, i8 %Tmp_2

]]></Node>
<StgValue><ssdm name="xor_ln105_9"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:90 %xor_ln105_5 = xor i8 %xor_ln105_9, i8 %xor_ln105_8

]]></Node>
<StgValue><ssdm name="xor_ln105_5"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:91 %Tm_10 = xor i8 %data_in_11_read_1, i8 %data_in_10_read_1

]]></Node>
<StgValue><ssdm name="Tm_10"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:92 %shl_ln107_2 = shl i8 %Tm_10, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln107_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:93 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_10, i32 7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:94 %select_ln108_2 = select i1 %tmp_10, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln108_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:95 %xor_ln108_8 = xor i8 %Tm_8, i8 %data_in_11_read_1

]]></Node>
<StgValue><ssdm name="xor_ln108_8"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:96 %xor_ln108_9 = xor i8 %shl_ln107_2, i8 %select_ln108_2

]]></Node>
<StgValue><ssdm name="xor_ln108_9"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:97 %xor_ln108_5 = xor i8 %xor_ln108_9, i8 %xor_ln108_8

]]></Node>
<StgValue><ssdm name="xor_ln108_5"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:98 %Tm_11 = xor i8 %data_in_11_read_1, i8 %data_in_8_read_1

]]></Node>
<StgValue><ssdm name="Tm_11"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:99 %shl_ln110_2 = shl i8 %Tm_11, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln110_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:100 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_11, i32 7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:101 %select_ln111_2 = select i1 %tmp_11, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln111_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:102 %xor_ln111_6 = xor i8 %xor_ln99_5, i8 %select_ln111_2

]]></Node>
<StgValue><ssdm name="xor_ln111_6"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:103 %xor_ln111_2 = xor i8 %xor_ln111_6, i8 %shl_ln110_2

]]></Node>
<StgValue><ssdm name="xor_ln111_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:104 %Tm_12 = xor i8 %data_in_13_read_1, i8 %data_in_1213_read_1

]]></Node>
<StgValue><ssdm name="Tm_12"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:105 %xor_ln99_7 = xor i8 %Tm_12, i8 %data_in_14_read_1

]]></Node>
<StgValue><ssdm name="xor_ln99_7"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:106 %Tmp_3 = xor i8 %xor_ln99_7, i8 %data_in_15_read_1

]]></Node>
<StgValue><ssdm name="Tmp_3"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:107 %shl_ln101_3 = shl i8 %Tm_12, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln101_3"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:108 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_12, i32 7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:109 %select_ln102_3 = select i1 %tmp_12, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln102_3"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:110 %xor_ln102_10 = xor i8 %shl_ln101_3, i8 %data_in_1213_read_1

]]></Node>
<StgValue><ssdm name="xor_ln102_10"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:111 %xor_ln102_11 = xor i8 %select_ln102_3, i8 %Tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln102_11"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:112 %xor_ln102_7 = xor i8 %xor_ln102_11, i8 %xor_ln102_10

]]></Node>
<StgValue><ssdm name="xor_ln102_7"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:113 %Tm_13 = xor i8 %data_in_14_read_1, i8 %data_in_13_read_1

]]></Node>
<StgValue><ssdm name="Tm_13"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:114 %shl_ln104_3 = shl i8 %Tm_13, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln104_3"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:115 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_13, i32 7

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:116 %select_ln105_3 = select i1 %tmp_13, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln105_3"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:117 %xor_ln105_10 = xor i8 %shl_ln104_3, i8 %data_in_13_read_1

]]></Node>
<StgValue><ssdm name="xor_ln105_10"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:118 %xor_ln105_11 = xor i8 %select_ln105_3, i8 %Tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln105_11"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:119 %xor_ln105_7 = xor i8 %xor_ln105_11, i8 %xor_ln105_10

]]></Node>
<StgValue><ssdm name="xor_ln105_7"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:120 %Tm_14 = xor i8 %data_in_15_read_1, i8 %data_in_14_read_1

]]></Node>
<StgValue><ssdm name="Tm_14"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:121 %shl_ln107_3 = shl i8 %Tm_14, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln107_3"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:122 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_14, i32 7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:123 %select_ln108_3 = select i1 %tmp_14, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln108_3"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:124 %xor_ln108_10 = xor i8 %Tm_12, i8 %data_in_15_read_1

]]></Node>
<StgValue><ssdm name="xor_ln108_10"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:125 %xor_ln108_11 = xor i8 %shl_ln107_3, i8 %select_ln108_3

]]></Node>
<StgValue><ssdm name="xor_ln108_11"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:126 %xor_ln108_7 = xor i8 %xor_ln108_11, i8 %xor_ln108_10

]]></Node>
<StgValue><ssdm name="xor_ln108_7"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:127 %Tm_15 = xor i8 %data_in_15_read_1, i8 %data_in_1213_read_1

]]></Node>
<StgValue><ssdm name="Tm_15"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:128 %shl_ln110_3 = shl i8 %Tm_15, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln110_3"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:129 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_15, i32 7

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:130 %select_ln111_3 = select i1 %tmp_15, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln111_3"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:131 %xor_ln111_7 = xor i8 %xor_ln99_7, i8 %select_ln111_3

]]></Node>
<StgValue><ssdm name="xor_ln111_7"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:132 %xor_ln111_3 = xor i8 %xor_ln111_7, i8 %shl_ln110_3

]]></Node>
<StgValue><ssdm name="xor_ln111_3"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:133 %mrv = insertvalue i128 <undef>, i8 %xor_ln102_1

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:134 %mrv_1 = insertvalue i128 %mrv, i8 %xor_ln105_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:135 %mrv_2 = insertvalue i128 %mrv_1, i8 %xor_ln108_1

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:136 %mrv_3 = insertvalue i128 %mrv_2, i8 %xor_ln111

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:137 %mrv_4 = insertvalue i128 %mrv_3, i8 %xor_ln102_3

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:138 %mrv_5 = insertvalue i128 %mrv_4, i8 %xor_ln105_3

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:139 %mrv_6 = insertvalue i128 %mrv_5, i8 %xor_ln108_3

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:140 %mrv_7 = insertvalue i128 %mrv_6, i8 %xor_ln111_1

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:141 %mrv_8 = insertvalue i128 %mrv_7, i8 %xor_ln102_5

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:142 %mrv_9 = insertvalue i128 %mrv_8, i8 %xor_ln105_5

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:143 %mrv_10 = insertvalue i128 %mrv_9, i8 %xor_ln108_5

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:144 %mrv_11 = insertvalue i128 %mrv_10, i8 %xor_ln111_2

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:145 %mrv_12 = insertvalue i128 %mrv_11, i8 %xor_ln102_7

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:146 %mrv_13 = insertvalue i128 %mrv_12, i8 %xor_ln105_7

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:147 %mrv_14 = insertvalue i128 %mrv_13, i8 %xor_ln108_7

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
entry:148 %mrv_s = insertvalue i128 %mrv_14, i8 %xor_ln111_3

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="128">
<![CDATA[
entry:149 %ret_ln113 = ret i128 %mrv_s

]]></Node>
<StgValue><ssdm name="ret_ln113"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
