; ModuleID = '/home/carl/AnghaBench/linux/drivers/gpu/drm/sun4i/extr_sun8i_hdmi_phy.c_sun8i_hdmi_phy_config_h3.c'
source_filename = "/home/carl/AnghaBench/linux/drivers/gpu/drm/sun4i/extr_sun8i_hdmi_phy.c_sun8i_hdmi_phy_config_h3.c"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.dw_hdmi = type { i32 }
%struct.sun8i_hdmi_phy = type { i32, i32 }

@SUN8I_HDMI_PHY_PLL_CFG1_LDO2_EN = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG1_LDO1_EN = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG1_PLLDBEN = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG1_CS = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG1_BWS = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG2_SV_H = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG2_VCOGAIN_EN = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG2_SDIV2 = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_AMP_OPT = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_EMP_OPT = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_AMPCK_OPT = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_EMPCK_OPT = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_ENRCAL = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_ENCALOG = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_REG_SCKTMDS = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_TMDSCLK_EN = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_TXEN_MASK = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_TXEN_ALL = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_BIASEN_TMDSCLK = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_BIASEN_TMDS2 = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_BIASEN_TMDS1 = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_BIASEN_TMDS0 = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_ENP2S_TMDS2 = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_ENP2S_TMDS1 = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_ENP2S_TMDS0 = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_CKEN = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_LDOEN = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_ENVBS = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_ENBI = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG2_M_EN = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG2_REG_DENCK = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG2_REG_DEN = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG3_SDAEN = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG3_SCLEN = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG1_HV_IS_33 = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_REG_CALSW = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG2_REG_BIGSWCK = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG2_REG_BIGSW = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG1_REG = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG1_REG = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG1_CKIN_SEL_MSK = common dso_local global i64 0, align 8
@SUN8I_HDMI_PHY_PLL_CFG2_REG = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG2_PREDIV_MSK = common dso_local global i64 0, align 8
@SUN8I_HDMI_PHY_PLL_CFG3_REG = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG3_SOUT_DIV2 = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG1_PLLEN = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_STS_REG = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_STS_B_OUT_MSK = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_STS_B_OUT_SHIFT = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG1_REG_OD1 = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG1_REG_OD = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG1_B_IN_MSK = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_PLL_CFG1_B_IN_SHIFT = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG2_REG = common dso_local global i32 0, align 4
@SUN8I_HDMI_PHY_ANA_CFG3_REG = common dso_local global i32 0, align 4
@llvm.used = appending global [1 x i8*] [i8* bitcast (i32 (%struct.dw_hdmi*, %struct.sun8i_hdmi_phy*, i32)* @sun8i_hdmi_phy_config_h3 to i8*)], section "llvm.metadata"

; Function Attrs: noinline nounwind optnone uwtable
define internal i32 @sun8i_hdmi_phy_config_h3(%struct.dw_hdmi* %0, %struct.sun8i_hdmi_phy* %1, i32 %2) #0 {
  %4 = alloca %struct.dw_hdmi*, align 8
  %5 = alloca %struct.sun8i_hdmi_phy*, align 8
  %6 = alloca i32, align 4
  %7 = alloca i32, align 4
  %8 = alloca i32, align 4
  %9 = alloca i32, align 4
  %10 = alloca i32, align 4
  %11 = alloca i32, align 4
  %12 = alloca i32, align 4
  %13 = alloca i32, align 4
  store %struct.dw_hdmi* %0, %struct.dw_hdmi** %4, align 8
  store %struct.sun8i_hdmi_phy* %1, %struct.sun8i_hdmi_phy** %5, align 8
  store i32 %2, i32* %6, align 4
  store i32 0, i32* %12, align 4
  %14 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_LDO2_EN, align 4
  %15 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_LDO1_EN, align 4
  %16 = or i32 %14, %15
  %17 = call i32 @SUN8I_HDMI_PHY_PLL_CFG1_LDO_VSET(i32 7)
  %18 = or i32 %16, %17
  %19 = call i32 @SUN8I_HDMI_PHY_PLL_CFG1_UNKNOWN(i32 1)
  %20 = or i32 %18, %19
  %21 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_PLLDBEN, align 4
  %22 = or i32 %20, %21
  %23 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_CS, align 4
  %24 = or i32 %22, %23
  %25 = call i32 @SUN8I_HDMI_PHY_PLL_CFG1_CP_S(i32 2)
  %26 = or i32 %24, %25
  %27 = call i32 @SUN8I_HDMI_PHY_PLL_CFG1_CNT_INT(i32 63)
  %28 = or i32 %26, %27
  %29 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_BWS, align 4
  %30 = or i32 %28, %29
  store i32 %30, i32* %7, align 4
  %31 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG2_SV_H, align 4
  %32 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG2_VCOGAIN_EN, align 4
  %33 = or i32 %31, %32
  %34 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG2_SDIV2, align 4
  %35 = or i32 %33, %34
  store i32 %35, i32* %8, align 4
  %36 = call i32 @SUN8I_HDMI_PHY_ANA_CFG1_REG_SVBH(i32 1)
  %37 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_AMP_OPT, align 4
  %38 = or i32 %36, %37
  %39 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_EMP_OPT, align 4
  %40 = or i32 %38, %39
  %41 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_AMPCK_OPT, align 4
  %42 = or i32 %40, %41
  %43 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_EMPCK_OPT, align 4
  %44 = or i32 %42, %43
  %45 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_ENRCAL, align 4
  %46 = or i32 %44, %45
  %47 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_ENCALOG, align 4
  %48 = or i32 %46, %47
  %49 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_REG_SCKTMDS, align 4
  %50 = or i32 %48, %49
  %51 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_TMDSCLK_EN, align 4
  %52 = or i32 %50, %51
  %53 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_TXEN_MASK, align 4
  %54 = or i32 %52, %53
  %55 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_TXEN_ALL, align 4
  %56 = or i32 %54, %55
  %57 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_BIASEN_TMDSCLK, align 4
  %58 = or i32 %56, %57
  %59 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_BIASEN_TMDS2, align 4
  %60 = or i32 %58, %59
  %61 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_BIASEN_TMDS1, align 4
  %62 = or i32 %60, %61
  %63 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_BIASEN_TMDS0, align 4
  %64 = or i32 %62, %63
  %65 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_ENP2S_TMDS2, align 4
  %66 = or i32 %64, %65
  %67 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_ENP2S_TMDS1, align 4
  %68 = or i32 %66, %67
  %69 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_ENP2S_TMDS0, align 4
  %70 = or i32 %68, %69
  %71 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_CKEN, align 4
  %72 = or i32 %70, %71
  %73 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_LDOEN, align 4
  %74 = or i32 %72, %73
  %75 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_ENVBS, align 4
  %76 = or i32 %74, %75
  %77 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_ENBI, align 4
  %78 = or i32 %76, %77
  store i32 %78, i32* %9, align 4
  %79 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG2_M_EN, align 4
  %80 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG2_REG_DENCK, align 4
  %81 = or i32 %79, %80
  %82 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG2_REG_DEN, align 4
  %83 = or i32 %81, %82
  %84 = call i32 @SUN8I_HDMI_PHY_ANA_CFG2_REG_CKSS(i32 1)
  %85 = or i32 %83, %84
  %86 = call i32 @SUN8I_HDMI_PHY_ANA_CFG2_REG_CSMPS(i32 1)
  %87 = or i32 %85, %86
  store i32 %87, i32* %10, align 4
  %88 = call i32 @SUN8I_HDMI_PHY_ANA_CFG3_REG_WIRE(i32 992)
  %89 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG3_SDAEN, align 4
  %90 = or i32 %88, %89
  %91 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG3_SCLEN, align 4
  %92 = or i32 %90, %91
  store i32 %92, i32* %11, align 4
  %93 = load i32, i32* %6, align 4
  %94 = icmp ule i32 %93, 27000000
  br i1 %94, label %95, label %122

95:                                               ; preds = %3
  %96 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_HV_IS_33, align 4
  %97 = call i32 @SUN8I_HDMI_PHY_PLL_CFG1_CNT_INT(i32 32)
  %98 = or i32 %96, %97
  %99 = load i32, i32* %7, align 4
  %100 = or i32 %99, %98
  store i32 %100, i32* %7, align 4
  %101 = call i32 @SUN8I_HDMI_PHY_PLL_CFG2_VCO_S(i32 4)
  %102 = call i32 @SUN8I_HDMI_PHY_PLL_CFG2_S(i32 4)
  %103 = or i32 %101, %102
  %104 = load i32, i32* %8, align 4
  %105 = or i32 %104, %103
  store i32 %105, i32* %8, align 4
  %106 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_REG_CALSW, align 4
  %107 = load i32, i32* %9, align 4
  %108 = or i32 %107, %106
  store i32 %108, i32* %9, align 4
  %109 = call i32 @SUN8I_HDMI_PHY_ANA_CFG2_REG_SLV(i32 4)
  %110 = load %struct.sun8i_hdmi_phy*, %struct.sun8i_hdmi_phy** %5, align 8
  %111 = getelementptr inbounds %struct.sun8i_hdmi_phy, %struct.sun8i_hdmi_phy* %110, i32 0, i32 1
  %112 = load i32, i32* %111, align 4
  %113 = call i32 @SUN8I_HDMI_PHY_ANA_CFG2_REG_RESDI(i32 %112)
  %114 = or i32 %109, %113
  %115 = load i32, i32* %10, align 4
  %116 = or i32 %115, %114
  store i32 %116, i32* %10, align 4
  %117 = call i32 @SUN8I_HDMI_PHY_ANA_CFG3_REG_AMPCK(i32 3)
  %118 = call i32 @SUN8I_HDMI_PHY_ANA_CFG3_REG_AMP(i32 5)
  %119 = or i32 %117, %118
  %120 = load i32, i32* %11, align 4
  %121 = or i32 %120, %119
  store i32 %121, i32* %11, align 4
  br label %203

122:                                              ; preds = %3
  %123 = load i32, i32* %6, align 4
  %124 = icmp ule i32 %123, 74250000
  br i1 %124, label %125, label %152

125:                                              ; preds = %122
  %126 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_HV_IS_33, align 4
  %127 = call i32 @SUN8I_HDMI_PHY_PLL_CFG1_CNT_INT(i32 32)
  %128 = or i32 %126, %127
  %129 = load i32, i32* %7, align 4
  %130 = or i32 %129, %128
  store i32 %130, i32* %7, align 4
  %131 = call i32 @SUN8I_HDMI_PHY_PLL_CFG2_VCO_S(i32 4)
  %132 = call i32 @SUN8I_HDMI_PHY_PLL_CFG2_S(i32 5)
  %133 = or i32 %131, %132
  %134 = load i32, i32* %8, align 4
  %135 = or i32 %134, %133
  store i32 %135, i32* %8, align 4
  %136 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_REG_CALSW, align 4
  %137 = load i32, i32* %9, align 4
  %138 = or i32 %137, %136
  store i32 %138, i32* %9, align 4
  %139 = call i32 @SUN8I_HDMI_PHY_ANA_CFG2_REG_SLV(i32 4)
  %140 = load %struct.sun8i_hdmi_phy*, %struct.sun8i_hdmi_phy** %5, align 8
  %141 = getelementptr inbounds %struct.sun8i_hdmi_phy, %struct.sun8i_hdmi_phy* %140, i32 0, i32 1
  %142 = load i32, i32* %141, align 4
  %143 = call i32 @SUN8I_HDMI_PHY_ANA_CFG2_REG_RESDI(i32 %142)
  %144 = or i32 %139, %143
  %145 = load i32, i32* %10, align 4
  %146 = or i32 %145, %144
  store i32 %146, i32* %10, align 4
  %147 = call i32 @SUN8I_HDMI_PHY_ANA_CFG3_REG_AMPCK(i32 5)
  %148 = call i32 @SUN8I_HDMI_PHY_ANA_CFG3_REG_AMP(i32 7)
  %149 = or i32 %147, %148
  %150 = load i32, i32* %11, align 4
  %151 = or i32 %150, %149
  store i32 %151, i32* %11, align 4
  br label %202

152:                                              ; preds = %122
  %153 = load i32, i32* %6, align 4
  %154 = icmp ule i32 %153, 148500000
  br i1 %154, label %155, label %178

155:                                              ; preds = %152
  %156 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_HV_IS_33, align 4
  %157 = call i32 @SUN8I_HDMI_PHY_PLL_CFG1_CNT_INT(i32 32)
  %158 = or i32 %156, %157
  %159 = load i32, i32* %7, align 4
  %160 = or i32 %159, %158
  store i32 %160, i32* %7, align 4
  %161 = call i32 @SUN8I_HDMI_PHY_PLL_CFG2_VCO_S(i32 4)
  %162 = call i32 @SUN8I_HDMI_PHY_PLL_CFG2_S(i32 6)
  %163 = or i32 %161, %162
  %164 = load i32, i32* %8, align 4
  %165 = or i32 %164, %163
  store i32 %165, i32* %8, align 4
  %166 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG2_REG_BIGSWCK, align 4
  %167 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG2_REG_BIGSW, align 4
  %168 = or i32 %166, %167
  %169 = call i32 @SUN8I_HDMI_PHY_ANA_CFG2_REG_SLV(i32 2)
  %170 = or i32 %168, %169
  %171 = load i32, i32* %10, align 4
  %172 = or i32 %171, %170
  store i32 %172, i32* %10, align 4
  %173 = call i32 @SUN8I_HDMI_PHY_ANA_CFG3_REG_AMPCK(i32 7)
  %174 = call i32 @SUN8I_HDMI_PHY_ANA_CFG3_REG_AMP(i32 9)
  %175 = or i32 %173, %174
  %176 = load i32, i32* %11, align 4
  %177 = or i32 %176, %175
  store i32 %177, i32* %11, align 4
  br label %201

178:                                              ; preds = %152
  store i32 2, i32* %12, align 4
  %179 = call i32 @SUN8I_HDMI_PHY_PLL_CFG1_CNT_INT(i32 63)
  %180 = load i32, i32* %7, align 4
  %181 = or i32 %180, %179
  store i32 %181, i32* %7, align 4
  %182 = call i32 @SUN8I_HDMI_PHY_PLL_CFG2_VCO_S(i32 6)
  %183 = call i32 @SUN8I_HDMI_PHY_PLL_CFG2_S(i32 7)
  %184 = or i32 %182, %183
  %185 = load i32, i32* %8, align 4
  %186 = or i32 %185, %184
  store i32 %186, i32* %8, align 4
  %187 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG2_REG_BIGSWCK, align 4
  %188 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG2_REG_BIGSW, align 4
  %189 = or i32 %187, %188
  %190 = call i32 @SUN8I_HDMI_PHY_ANA_CFG2_REG_SLV(i32 4)
  %191 = or i32 %189, %190
  %192 = load i32, i32* %10, align 4
  %193 = or i32 %192, %191
  store i32 %193, i32* %10, align 4
  %194 = call i32 @SUN8I_HDMI_PHY_ANA_CFG3_REG_AMPCK(i32 9)
  %195 = call i32 @SUN8I_HDMI_PHY_ANA_CFG3_REG_AMP(i32 13)
  %196 = or i32 %194, %195
  %197 = call i32 @SUN8I_HDMI_PHY_ANA_CFG3_REG_EMP(i32 3)
  %198 = or i32 %196, %197
  %199 = load i32, i32* %11, align 4
  %200 = or i32 %199, %198
  store i32 %200, i32* %11, align 4
  br label %201

201:                                              ; preds = %178, %155
  br label %202

202:                                              ; preds = %201, %125
  br label %203

203:                                              ; preds = %202, %95
  %204 = load %struct.sun8i_hdmi_phy*, %struct.sun8i_hdmi_phy** %5, align 8
  %205 = getelementptr inbounds %struct.sun8i_hdmi_phy, %struct.sun8i_hdmi_phy* %204, i32 0, i32 0
  %206 = load i32, i32* %205, align 4
  %207 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_REG, align 4
  %208 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_TXEN_MASK, align 4
  %209 = call i32 @regmap_update_bits(i32 %206, i32 %207, i32 %208, i32 0)
  %210 = load %struct.sun8i_hdmi_phy*, %struct.sun8i_hdmi_phy** %5, align 8
  %211 = getelementptr inbounds %struct.sun8i_hdmi_phy, %struct.sun8i_hdmi_phy* %210, i32 0, i32 0
  %212 = load i32, i32* %211, align 4
  %213 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_REG, align 4
  %214 = load i64, i64* @SUN8I_HDMI_PHY_PLL_CFG1_CKIN_SEL_MSK, align 8
  %215 = xor i64 %214, -1
  %216 = trunc i64 %215 to i32
  %217 = load i32, i32* %7, align 4
  %218 = call i32 @regmap_update_bits(i32 %212, i32 %213, i32 %216, i32 %217)
  %219 = load %struct.sun8i_hdmi_phy*, %struct.sun8i_hdmi_phy** %5, align 8
  %220 = getelementptr inbounds %struct.sun8i_hdmi_phy, %struct.sun8i_hdmi_phy* %219, i32 0, i32 0
  %221 = load i32, i32* %220, align 4
  %222 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG2_REG, align 4
  %223 = load i64, i64* @SUN8I_HDMI_PHY_PLL_CFG2_PREDIV_MSK, align 8
  %224 = xor i64 %223, -1
  %225 = trunc i64 %224 to i32
  %226 = load i32, i32* %8, align 4
  %227 = call i32 @regmap_update_bits(i32 %221, i32 %222, i32 %225, i32 %226)
  %228 = call i32 @usleep_range(i32 10000, i32 15000)
  %229 = load %struct.sun8i_hdmi_phy*, %struct.sun8i_hdmi_phy** %5, align 8
  %230 = getelementptr inbounds %struct.sun8i_hdmi_phy, %struct.sun8i_hdmi_phy* %229, i32 0, i32 0
  %231 = load i32, i32* %230, align 4
  %232 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG3_REG, align 4
  %233 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG3_SOUT_DIV2, align 4
  %234 = call i32 @regmap_write(i32 %231, i32 %232, i32 %233)
  %235 = load %struct.sun8i_hdmi_phy*, %struct.sun8i_hdmi_phy** %5, align 8
  %236 = getelementptr inbounds %struct.sun8i_hdmi_phy, %struct.sun8i_hdmi_phy* %235, i32 0, i32 0
  %237 = load i32, i32* %236, align 4
  %238 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_REG, align 4
  %239 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_PLLEN, align 4
  %240 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_PLLEN, align 4
  %241 = call i32 @regmap_update_bits(i32 %237, i32 %238, i32 %239, i32 %240)
  %242 = call i32 @msleep(i32 100)
  %243 = load %struct.sun8i_hdmi_phy*, %struct.sun8i_hdmi_phy** %5, align 8
  %244 = getelementptr inbounds %struct.sun8i_hdmi_phy, %struct.sun8i_hdmi_phy* %243, i32 0, i32 0
  %245 = load i32, i32* %244, align 4
  %246 = load i32, i32* @SUN8I_HDMI_PHY_ANA_STS_REG, align 4
  %247 = call i32 @regmap_read(i32 %245, i32 %246, i32* %13)
  %248 = load i32, i32* %13, align 4
  %249 = load i32, i32* @SUN8I_HDMI_PHY_ANA_STS_B_OUT_MSK, align 4
  %250 = and i32 %248, %249
  %251 = load i32, i32* @SUN8I_HDMI_PHY_ANA_STS_B_OUT_SHIFT, align 4
  %252 = ashr i32 %250, %251
  store i32 %252, i32* %13, align 4
  %253 = load i32, i32* %13, align 4
  %254 = load i32, i32* %12, align 4
  %255 = add nsw i32 %253, %254
  %256 = call i32 @min(i32 %255, i32 63)
  store i32 %256, i32* %13, align 4
  %257 = load %struct.sun8i_hdmi_phy*, %struct.sun8i_hdmi_phy** %5, align 8
  %258 = getelementptr inbounds %struct.sun8i_hdmi_phy, %struct.sun8i_hdmi_phy* %257, i32 0, i32 0
  %259 = load i32, i32* %258, align 4
  %260 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_REG, align 4
  %261 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_REG_OD1, align 4
  %262 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_REG_OD, align 4
  %263 = or i32 %261, %262
  %264 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_REG_OD1, align 4
  %265 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_REG_OD, align 4
  %266 = or i32 %264, %265
  %267 = call i32 @regmap_update_bits(i32 %259, i32 %260, i32 %263, i32 %266)
  %268 = load %struct.sun8i_hdmi_phy*, %struct.sun8i_hdmi_phy** %5, align 8
  %269 = getelementptr inbounds %struct.sun8i_hdmi_phy, %struct.sun8i_hdmi_phy* %268, i32 0, i32 0
  %270 = load i32, i32* %269, align 4
  %271 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_REG, align 4
  %272 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_B_IN_MSK, align 4
  %273 = load i32, i32* %13, align 4
  %274 = load i32, i32* @SUN8I_HDMI_PHY_PLL_CFG1_B_IN_SHIFT, align 4
  %275 = shl i32 %273, %274
  %276 = call i32 @regmap_update_bits(i32 %270, i32 %271, i32 %272, i32 %275)
  %277 = call i32 @msleep(i32 100)
  %278 = load %struct.sun8i_hdmi_phy*, %struct.sun8i_hdmi_phy** %5, align 8
  %279 = getelementptr inbounds %struct.sun8i_hdmi_phy, %struct.sun8i_hdmi_phy* %278, i32 0, i32 0
  %280 = load i32, i32* %279, align 4
  %281 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG1_REG, align 4
  %282 = load i32, i32* %9, align 4
  %283 = call i32 @regmap_write(i32 %280, i32 %281, i32 %282)
  %284 = load %struct.sun8i_hdmi_phy*, %struct.sun8i_hdmi_phy** %5, align 8
  %285 = getelementptr inbounds %struct.sun8i_hdmi_phy, %struct.sun8i_hdmi_phy* %284, i32 0, i32 0
  %286 = load i32, i32* %285, align 4
  %287 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG2_REG, align 4
  %288 = load i32, i32* %10, align 4
  %289 = call i32 @regmap_write(i32 %286, i32 %287, i32 %288)
  %290 = load %struct.sun8i_hdmi_phy*, %struct.sun8i_hdmi_phy** %5, align 8
  %291 = getelementptr inbounds %struct.sun8i_hdmi_phy, %struct.sun8i_hdmi_phy* %290, i32 0, i32 0
  %292 = load i32, i32* %291, align 4
  %293 = load i32, i32* @SUN8I_HDMI_PHY_ANA_CFG3_REG, align 4
  %294 = load i32, i32* %11, align 4
  %295 = call i32 @regmap_write(i32 %292, i32 %293, i32 %294)
  ret i32 0
}

declare dso_local i32 @SUN8I_HDMI_PHY_PLL_CFG1_LDO_VSET(i32) #1

declare dso_local i32 @SUN8I_HDMI_PHY_PLL_CFG1_UNKNOWN(i32) #1

declare dso_local i32 @SUN8I_HDMI_PHY_PLL_CFG1_CP_S(i32) #1

declare dso_local i32 @SUN8I_HDMI_PHY_PLL_CFG1_CNT_INT(i32) #1

declare dso_local i32 @SUN8I_HDMI_PHY_ANA_CFG1_REG_SVBH(i32) #1

declare dso_local i32 @SUN8I_HDMI_PHY_ANA_CFG2_REG_CKSS(i32) #1

declare dso_local i32 @SUN8I_HDMI_PHY_ANA_CFG2_REG_CSMPS(i32) #1

declare dso_local i32 @SUN8I_HDMI_PHY_ANA_CFG3_REG_WIRE(i32) #1

declare dso_local i32 @SUN8I_HDMI_PHY_PLL_CFG2_VCO_S(i32) #1

declare dso_local i32 @SUN8I_HDMI_PHY_PLL_CFG2_S(i32) #1

declare dso_local i32 @SUN8I_HDMI_PHY_ANA_CFG2_REG_SLV(i32) #1

declare dso_local i32 @SUN8I_HDMI_PHY_ANA_CFG2_REG_RESDI(i32) #1

declare dso_local i32 @SUN8I_HDMI_PHY_ANA_CFG3_REG_AMPCK(i32) #1

declare dso_local i32 @SUN8I_HDMI_PHY_ANA_CFG3_REG_AMP(i32) #1

declare dso_local i32 @SUN8I_HDMI_PHY_ANA_CFG3_REG_EMP(i32) #1

declare dso_local i32 @regmap_update_bits(i32, i32, i32, i32) #1

declare dso_local i32 @usleep_range(i32, i32) #1

declare dso_local i32 @regmap_write(i32, i32, i32) #1

declare dso_local i32 @msleep(i32) #1

declare dso_local i32 @regmap_read(i32, i32, i32*) #1

declare dso_local i32 @min(i32, i32) #1

attributes #0 = { noinline nounwind optnone uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 10.0.1 (https://github.com/wsmoses/llvm-project-tok c8e5003577614e72d6d18a216e6a09771e1fcce4)"}
