// Seed: 1357062327
module module_0 (
    output tri0 module_0,
    input tri0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    output supply1 id_4,
    output tri0 id_5,
    output wire id_6,
    output tri1 id_7,
    output tri0 id_8,
    input tri id_9,
    input tri id_10,
    input uwire id_11,
    input uwire id_12,
    input wire id_13,
    output supply1 id_14
);
  assign id_0 = 1'd0 && 1;
  wire id_16;
  assign id_4 = 1 ? id_1 : 1;
  wire id_17;
  assign id_7 = id_2 == id_10;
  task automatic id_18;
    input id_19;
    integer id_20;
    begin
      assert (1);
    end
  endtask
  wire id_21, id_22;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    output wand id_4
);
  tri id_6 = 1;
  nand (id_4, id_6, id_1, id_2);
  module_0(
      id_4, id_2, id_2, id_4, id_0, id_0, id_4, id_4, id_4, id_1, id_3, id_1, id_1, id_3, id_4
  );
endmodule
