#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec  6 15:25:44 2022
# Process ID: 273341
# Current directory: /media/koops/VIVADO/huah_cubed/tools
# Command line: vivado
# Log file: /media/koops/VIVADO/huah_cubed/tools/vivado.log
# Journal file: /media/koops/VIVADO/huah_cubed/tools/vivado.jou
# Running On: koops, OS: Linux, CPU Frequency: 1900.022 MHz, CPU Physical cores: 4, Host memory: 16698 MB
#-----------------------------------------------------------
start_gui
open_project /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /media/koops/VIVADO/huah_cubed/sim/get_intersecting_block_tb.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top get_intersecting_block_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source get_intersecting_block_tb.tcl
set_property -name {xsim.simulate.runtime} -value {3000ns} -objects [get_filesets sim_1]
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source get_intersecting_block_tb.tcl
update_compile_order -fileset sources_1
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
launch_simulation
source get_intersecting_block_tb.tcl
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
