

================================================================
== Vivado HLS Report for 'poly_S3_tobytes'
================================================================
* Date:           Mon Aug 24 19:52:47 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru09
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.240|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  513|  513|  513|  513|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  505|  505|         5|          -|          -|   101|    no    |
        |- Loop 2  |    6|    6|         2|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     241|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     143|
|Register         |        -|      -|      93|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      93|     384|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_254_p2       |     +    |      0|  0|   8|           8|           8|
    |c_2_fu_293_p2       |     +    |      0|  0|   8|           8|           8|
    |c_3_fu_327_p2       |     +    |      0|  0|   8|           8|           8|
    |c_4_fu_347_p2       |     +    |      0|  0|   8|           8|           8|
    |c_5_fu_416_p2       |     +    |      0|  0|   8|           8|           8|
    |i_9_fu_186_p2       |     +    |      0|  0|  15|           7|           1|
    |j_5_fu_384_p2       |     +    |      0|  0|  12|           2|           3|
    |sum2_fu_390_p2      |     +    |      0|  0|  15|           8|           7|
    |sum_fu_274_p2       |     +    |      0|  0|  15|           8|           8|
    |tmp_169_fu_217_p2   |     +    |      0|  0|  16|           2|           9|
    |tmp_172_fu_260_p2   |     +    |      0|  0|  16|           2|           9|
    |tmp_175_fu_299_p2   |     +    |      0|  0|  16|           1|           9|
    |tmp_181_fu_369_p2   |     +    |      0|  0|  13|           4|           4|
    |tmp_fu_200_p2       |     +    |      0|  0|  16|           9|           9|
    |tmp_s_fu_206_p2     |     +    |      0|  0|  16|           3|           9|
    |tmp_168_fu_244_p2   |     -    |      0|  0|   8|           8|           8|
    |tmp_171_fu_284_p2   |     -    |      0|  0|   8|           8|           8|
    |tmp_174_fu_318_p2   |     -    |      0|  0|   8|           8|           8|
    |tmp_178_fu_342_p2   |     -    |      0|  0|   8|           8|           8|
    |tmp_180_fu_406_p2   |     -    |      0|  0|   8|           8|           8|
    |exitcond_fu_180_p2  |   icmp   |      0|  0|  11|           7|           6|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 241|         133|         154|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |a_coeffs_address0  |  21|          4|    9|         36|
    |a_coeffs_address1  |  21|          4|    9|         36|
    |ap_NS_fsm          |  44|          9|    1|          9|
    |c5_reg_148         |   9|          2|    8|         16|
    |i_reg_136          |   9|          2|    7|         14|
    |j_reg_161          |   9|          2|    3|          6|
    |msg_address0       |  15|          3|    8|         24|
    |msg_d0             |  15|          3|    8|         24|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 143|         29|   53|        165|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |ap_CS_fsm        |  8|   0|    8|          0|
    |c5_reg_148       |  8|   0|    8|          0|
    |c_1_reg_453      |  8|   0|    8|          0|
    |c_2_reg_469      |  8|   0|    8|          0|
    |c_3_reg_485      |  8|   0|    8|          0|
    |i_9_reg_431      |  7|   0|    7|          0|
    |i_reg_136        |  7|   0|    7|          0|
    |j_5_reg_504      |  3|   0|    3|          0|
    |j_reg_161        |  3|   0|    3|          0|
    |sum_reg_464      |  8|   0|    8|          0|
    |tmp_176_reg_422  |  8|   0|    8|          0|
    |tmp_193_reg_491  |  8|   0|    8|          0|
    |tmp_reg_436      |  9|   0|    9|          0|
    +-----------------+---+----+-----+-----------+
    |Total            | 93|   0|   93|          0|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | poly_S3_tobytes | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | poly_S3_tobytes | return value |
|ap_start           |  in |    1| ap_ctrl_hs | poly_S3_tobytes | return value |
|ap_done            | out |    1| ap_ctrl_hs | poly_S3_tobytes | return value |
|ap_idle            | out |    1| ap_ctrl_hs | poly_S3_tobytes | return value |
|ap_ready           | out |    1| ap_ctrl_hs | poly_S3_tobytes | return value |
|msg_address0       | out |    8|  ap_memory |       msg       |     array    |
|msg_ce0            | out |    1|  ap_memory |       msg       |     array    |
|msg_we0            | out |    1|  ap_memory |       msg       |     array    |
|msg_d0             | out |    8|  ap_memory |       msg       |     array    |
|msg_offset         |  in |    9|   ap_none  |    msg_offset   |    scalar    |
|a_coeffs_address0  | out |    9|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_ce0       | out |    1|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_q0        |  in |   16|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_address1  | out |    9|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_ce1       | out |    1|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_q1        |  in |   16|  ap_memory |     a_coeffs    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	7  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
	8  / (!tmp_194)
8 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%msg_offset_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %msg_offset)" [pack3.c:3]   --->   Operation 9 'read' 'msg_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_176 = trunc i9 %msg_offset_read to i8" [pack3.c:18]   --->   Operation 10 'trunc' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.35ns)   --->   "br label %1" [pack3.c:11]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 6.24>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %i_9, %2 ]"   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_cast1 = zext i7 %i to i9" [pack3.c:11]   --->   Operation 13 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.23ns)   --->   "%exitcond = icmp eq i7 %i, -27" [pack3.c:11]   --->   Operation 14 'icmp' 'exitcond' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 101, i64 101, i64 101)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.66ns)   --->   "%i_9 = add i7 %i, 1" [pack3.c:11]   --->   Operation 16 'add' 'i_9' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %2" [pack3.c:11]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl7 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %i, i2 0)" [pack3.c:13]   --->   Operation 18 'bitconcatenate' 'p_shl7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%tmp = add i9 %p_shl7, %i_cast1" [pack3.c:13]   --->   Operation 19 'add' 'tmp' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%tmp_s = add i9 4, %tmp" [pack3.c:13]   --->   Operation 20 'add' 'tmp_s' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_167 = zext i9 %tmp_s to i64" [pack3.c:13]   --->   Operation 21 'zext' 'tmp_167' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_167" [pack3.c:13]   --->   Operation 22 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [pack3.c:13]   --->   Operation 23 'load' 'a_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 508> <RAM>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%tmp_169 = add i9 3, %tmp" [pack3.c:14]   --->   Operation 24 'add' 'tmp_169' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_170 = zext i9 %tmp_169 to i64" [pack3.c:14]   --->   Operation 25 'zext' 'tmp_170' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%a_coeffs_addr_2 = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_170" [pack3.c:14]   --->   Operation 26 'getelementptr' 'a_coeffs_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [pack3.c:14]   --->   Operation 27 'load' 'a_coeffs_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 508> <RAM>
ST_2 : Operation 28 [1/1] (1.35ns)   --->   "br label %.preheader" [pack3.c:23]   --->   Operation 28 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 5.79>
ST_3 : Operation 29 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [pack3.c:13]   --->   Operation 29 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 508> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%c = trunc i16 %a_coeffs_load to i8" [pack3.c:13]   --->   Operation 30 'trunc' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_183 = trunc i16 %a_coeffs_load to i6" [pack3.c:13]   --->   Operation 31 'trunc' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl6 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_183, i2 0)" [pack3.c:14]   --->   Operation 32 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_168 = sub i8 %p_shl6, %c" [pack3.c:14]   --->   Operation 33 'sub' 'tmp_168' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [pack3.c:14]   --->   Operation 34 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 508> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_184 = trunc i16 %a_coeffs_load_2 to i8" [pack3.c:14]   --->   Operation 35 'trunc' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_1 = add i8 %tmp_168, %tmp_184" [pack3.c:14]   --->   Operation 36 'add' 'c_1' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%tmp_172 = add i9 2, %tmp" [pack3.c:15]   --->   Operation 37 'add' 'tmp_172' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_173 = zext i9 %tmp_172 to i64" [pack3.c:15]   --->   Operation 38 'zext' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%a_coeffs_addr_3 = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_173" [pack3.c:15]   --->   Operation 39 'getelementptr' 'a_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i16* %a_coeffs_addr_3, align 2" [pack3.c:15]   --->   Operation 40 'load' 'a_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 508> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_293_cast = zext i7 %i to i8" [pack3.c:18]   --->   Operation 41 'zext' 'tmp_293_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.71ns)   --->   "%sum = add i8 %tmp_293_cast, %tmp_176" [pack3.c:18]   --->   Operation 42 'add' 'sum' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_188 = shl i8 %c_1, 2" [pack3.c:15]   --->   Operation 43 'shl' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_171 = sub i8 %tmp_188, %c_1" [pack3.c:15]   --->   Operation 44 'sub' 'tmp_171' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i16* %a_coeffs_addr_3, align 2" [pack3.c:15]   --->   Operation 45 'load' 'a_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 508> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_189 = trunc i16 %a_coeffs_load_3 to i8" [pack3.c:15]   --->   Operation 46 'trunc' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_2 = add i8 %tmp_189, %tmp_171" [pack3.c:15]   --->   Operation 47 'add' 'c_2' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (1.73ns)   --->   "%tmp_175 = add i9 1, %tmp" [pack3.c:16]   --->   Operation 48 'add' 'tmp_175' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_177 = zext i9 %tmp_175 to i64" [pack3.c:16]   --->   Operation 49 'zext' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%a_coeffs_addr_4 = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_177" [pack3.c:16]   --->   Operation 50 'getelementptr' 'a_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (2.77ns)   --->   "%a_coeffs_load_4 = load i16* %a_coeffs_addr_4, align 2" [pack3.c:16]   --->   Operation 51 'load' 'a_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 508> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_179 = zext i9 %tmp to i64" [pack3.c:17]   --->   Operation 52 'zext' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%a_coeffs_addr_5 = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_179" [pack3.c:17]   --->   Operation 53 'getelementptr' 'a_coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (2.77ns)   --->   "%a_coeffs_load_5 = load i16* %a_coeffs_addr_5, align 2" [pack3.c:17]   --->   Operation 54 'load' 'a_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 508> <RAM>

State 5 <SV = 4> <Delay = 5.79>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_190 = shl i8 %c_2, 2" [pack3.c:16]   --->   Operation 55 'shl' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_174 = sub i8 %tmp_190, %c_2" [pack3.c:16]   --->   Operation 56 'sub' 'tmp_174' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [1/2] (2.77ns)   --->   "%a_coeffs_load_4 = load i16* %a_coeffs_addr_4, align 2" [pack3.c:16]   --->   Operation 57 'load' 'a_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 508> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_191 = trunc i16 %a_coeffs_load_4 to i8" [pack3.c:16]   --->   Operation 58 'trunc' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_3 = add i8 %tmp_191, %tmp_174" [pack3.c:16]   --->   Operation 59 'add' 'c_3' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/2] (2.77ns)   --->   "%a_coeffs_load_5 = load i16* %a_coeffs_addr_5, align 2" [pack3.c:17]   --->   Operation 60 'load' 'a_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 508> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_193 = trunc i16 %a_coeffs_load_5 to i8" [pack3.c:17]   --->   Operation 61 'trunc' 'tmp_193' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.79>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_192 = shl i8 %c_3, 2" [pack3.c:17]   --->   Operation 62 'shl' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_178 = sub i8 %tmp_192, %c_3" [pack3.c:17]   --->   Operation 63 'sub' 'tmp_178' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 64 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_4 = add i8 %tmp_193, %tmp_178" [pack3.c:17]   --->   Operation 64 'add' 'c_4' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%sum_cast = zext i8 %sum to i64" [pack3.c:18]   --->   Operation 65 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%msg_addr = getelementptr [204 x i8]* %msg, i64 0, i64 %sum_cast" [pack3.c:18]   --->   Operation 66 'getelementptr' 'msg_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (2.77ns)   --->   "store i8 %c_4, i8* %msg_addr, align 1" [pack3.c:18]   --->   Operation 67 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 508> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br label %1" [pack3.c:11]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 4.49>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%c5 = phi i8 [ %c_5, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 69 'phi' 'c5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%j = phi i3 [ %j_5, %3 ], [ 2, %.preheader.preheader ]"   --->   Operation 70 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%j_cast_cast = sext i3 %j to i4" [pack3.c:23]   --->   Operation 71 'sext' 'j_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %j, i32 2)" [pack3.c:23]   --->   Operation 72 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 73 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_194, label %4, label %3" [pack3.c:23]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.49ns)   --->   "%tmp_181 = add i4 -7, %j_cast_cast" [pack3.c:24]   --->   Operation 75 'add' 'tmp_181' <Predicate = (!tmp_194)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_295_cast4 = sext i4 %tmp_181 to i9" [pack3.c:24]   --->   Operation 76 'sext' 'tmp_295_cast4' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_182 = zext i9 %tmp_295_cast4 to i64" [pack3.c:24]   --->   Operation 77 'zext' 'tmp_182' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%a_coeffs_addr_6 = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_182" [pack3.c:24]   --->   Operation 78 'getelementptr' 'a_coeffs_addr_6' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (2.77ns)   --->   "%a_coeffs_load_6 = load i16* %a_coeffs_addr_6, align 2" [pack3.c:24]   --->   Operation 79 'load' 'a_coeffs_load_6' <Predicate = (!tmp_194)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 508> <RAM>
ST_7 : Operation 80 [1/1] (1.34ns)   --->   "%j_5 = add i3 -1, %j" [pack3.c:23]   --->   Operation 80 'add' 'j_5' <Predicate = (!tmp_194)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (1.71ns)   --->   "%sum2 = add i8 %tmp_176, 101" [pack3.c:25]   --->   Operation 81 'add' 'sum2' <Predicate = (tmp_194)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%sum2_cast = zext i8 %sum2 to i64" [pack3.c:25]   --->   Operation 82 'zext' 'sum2_cast' <Predicate = (tmp_194)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%msg_addr_1 = getelementptr [204 x i8]* %msg, i64 0, i64 %sum2_cast" [pack3.c:25]   --->   Operation 83 'getelementptr' 'msg_addr_1' <Predicate = (tmp_194)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (2.77ns)   --->   "store i8 %c5, i8* %msg_addr_1, align 1" [pack3.c:25]   --->   Operation 84 'store' <Predicate = (tmp_194)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 508> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [pack3.c:27]   --->   Operation 85 'ret' <Predicate = (tmp_194)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 5.79>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_195 = shl i8 %c5, 2" [pack3.c:24]   --->   Operation 86 'shl' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_180 = sub i8 %tmp_195, %c5" [pack3.c:24]   --->   Operation 87 'sub' 'tmp_180' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [1/2] (2.77ns)   --->   "%a_coeffs_load_6 = load i16* %a_coeffs_addr_6, align 2" [pack3.c:24]   --->   Operation 88 'load' 'a_coeffs_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 508> <RAM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_196 = trunc i16 %a_coeffs_load_6 to i8" [pack3.c:24]   --->   Operation 89 'trunc' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_5 = add i8 %tmp_180, %tmp_196" [pack3.c:24]   --->   Operation 90 'add' 'c_5' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader" [pack3.c:23]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ msg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ msg_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
msg_offset_read (read             ) [ 000000000]
tmp_176         (trunc            ) [ 001111111]
StgValue_11     (br               ) [ 011111100]
i               (phi              ) [ 001100000]
i_cast1         (zext             ) [ 000000000]
exitcond        (icmp             ) [ 001111100]
empty           (speclooptripcount) [ 000000000]
i_9             (add              ) [ 011111100]
StgValue_17     (br               ) [ 000000000]
p_shl7          (bitconcatenate   ) [ 000000000]
tmp             (add              ) [ 000110000]
tmp_s           (add              ) [ 000000000]
tmp_167         (zext             ) [ 000000000]
a_coeffs_addr   (getelementptr    ) [ 000100000]
tmp_169         (add              ) [ 000000000]
tmp_170         (zext             ) [ 000000000]
a_coeffs_addr_2 (getelementptr    ) [ 000100000]
StgValue_28     (br               ) [ 001111111]
a_coeffs_load   (load             ) [ 000000000]
c               (trunc            ) [ 000000000]
tmp_183         (trunc            ) [ 000000000]
p_shl6          (bitconcatenate   ) [ 000000000]
tmp_168         (sub              ) [ 000000000]
a_coeffs_load_2 (load             ) [ 000000000]
tmp_184         (trunc            ) [ 000000000]
c_1             (add              ) [ 000010000]
tmp_172         (add              ) [ 000000000]
tmp_173         (zext             ) [ 000000000]
a_coeffs_addr_3 (getelementptr    ) [ 000010000]
tmp_293_cast    (zext             ) [ 000000000]
sum             (add              ) [ 000011100]
tmp_188         (shl              ) [ 000000000]
tmp_171         (sub              ) [ 000000000]
a_coeffs_load_3 (load             ) [ 000000000]
tmp_189         (trunc            ) [ 000000000]
c_2             (add              ) [ 000001000]
tmp_175         (add              ) [ 000000000]
tmp_177         (zext             ) [ 000000000]
a_coeffs_addr_4 (getelementptr    ) [ 000001000]
tmp_179         (zext             ) [ 000000000]
a_coeffs_addr_5 (getelementptr    ) [ 000001000]
tmp_190         (shl              ) [ 000000000]
tmp_174         (sub              ) [ 000000000]
a_coeffs_load_4 (load             ) [ 000000000]
tmp_191         (trunc            ) [ 000000000]
c_3             (add              ) [ 000000100]
a_coeffs_load_5 (load             ) [ 000000000]
tmp_193         (trunc            ) [ 000000100]
tmp_192         (shl              ) [ 000000000]
tmp_178         (sub              ) [ 000000000]
c_4             (add              ) [ 000000000]
sum_cast        (zext             ) [ 000000000]
msg_addr        (getelementptr    ) [ 000000000]
StgValue_67     (store            ) [ 000000000]
StgValue_68     (br               ) [ 011111100]
c5              (phi              ) [ 000000011]
j               (phi              ) [ 000000010]
j_cast_cast     (sext             ) [ 000000000]
tmp_194         (bitselect        ) [ 000000011]
empty_33        (speclooptripcount) [ 000000000]
StgValue_74     (br               ) [ 000000000]
tmp_181         (add              ) [ 000000000]
tmp_295_cast4   (sext             ) [ 000000000]
tmp_182         (zext             ) [ 000000000]
a_coeffs_addr_6 (getelementptr    ) [ 000000001]
j_5             (add              ) [ 001000011]
sum2            (add              ) [ 000000000]
sum2_cast       (zext             ) [ 000000000]
msg_addr_1      (getelementptr    ) [ 000000000]
StgValue_84     (store            ) [ 000000000]
StgValue_85     (ret              ) [ 000000000]
tmp_195         (shl              ) [ 000000000]
tmp_180         (sub              ) [ 000000000]
a_coeffs_load_6 (load             ) [ 000000000]
tmp_196         (trunc            ) [ 000000000]
c_5             (add              ) [ 001000011]
StgValue_91     (br               ) [ 001000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="msg">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msg"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="msg_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msg_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="msg_offset_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="9" slack="0"/>
<pin id="54" dir="0" index="1" bw="9" slack="0"/>
<pin id="55" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="msg_offset_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="a_coeffs_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="9" slack="0"/>
<pin id="62" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="9" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="78" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="79" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="16" slack="0"/>
<pin id="81" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_coeffs_load/2 a_coeffs_load_2/2 a_coeffs_load_3/3 a_coeffs_load_4/4 a_coeffs_load_5/4 a_coeffs_load_6/7 "/>
</bind>
</comp>

<comp id="71" class="1004" name="a_coeffs_addr_2_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="9" slack="0"/>
<pin id="75" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_2/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="a_coeffs_addr_3_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="9" slack="0"/>
<pin id="87" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_3/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="a_coeffs_addr_4_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="9" slack="0"/>
<pin id="95" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_4/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="a_coeffs_addr_5_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="9" slack="0"/>
<pin id="103" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_5/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="msg_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msg_addr/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/6 StgValue_84/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="a_coeffs_addr_6_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="9" slack="0"/>
<pin id="124" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_6/7 "/>
</bind>
</comp>

<comp id="128" class="1004" name="msg_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msg_addr_1/7 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="1"/>
<pin id="138" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="c5_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="1"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c5 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="c5_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5/7 "/>
</bind>
</comp>

<comp id="161" class="1005" name="j_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="1"/>
<pin id="163" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="j_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="3" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_176_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_176/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_cast1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="exitcond_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="7" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_9_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_shl7_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="0"/>
<pin id="203" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="9" slack="0"/>
<pin id="209" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_167_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_167/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_169_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="9" slack="0"/>
<pin id="220" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_169/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_170_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_170/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="c_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_183_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_183/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_shl6_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="6" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_168_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_168/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_184_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_184/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="c_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_172_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="9" slack="1"/>
<pin id="263" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_172/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_173_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_173/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_293_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_293_cast/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sum_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="2"/>
<pin id="277" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_188_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="0" index="1" bw="3" slack="0"/>
<pin id="282" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_188/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_171_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="1"/>
<pin id="287" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_171/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_189_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_189/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="c_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_175_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="9" slack="2"/>
<pin id="302" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_175/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_177_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_177/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_179_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="2"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_179/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_190_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="1"/>
<pin id="315" dir="0" index="1" bw="3" slack="0"/>
<pin id="316" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_190/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_174_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="1"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_174/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_191_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_191/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="c_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_193_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_193/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_192_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_192/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_178_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="1"/>
<pin id="345" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_178/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="c_4_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_4/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sum_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="3"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="j_cast_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="0"/>
<pin id="359" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="j_cast_cast/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_194_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="3" slack="0"/>
<pin id="364" dir="0" index="2" bw="3" slack="0"/>
<pin id="365" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_194/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_181_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="3" slack="0"/>
<pin id="372" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_181/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_295_cast4_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_295_cast4/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_182_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_182/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="j_5_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="3" slack="0"/>
<pin id="387" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sum2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="2"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sum2_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_195_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="1"/>
<pin id="402" dir="0" index="1" bw="3" slack="0"/>
<pin id="403" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_195/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_180_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="1"/>
<pin id="409" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_180/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_196_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_196/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="c_5_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_5/8 "/>
</bind>
</comp>

<comp id="422" class="1005" name="tmp_176_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="2"/>
<pin id="424" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_176 "/>
</bind>
</comp>

<comp id="431" class="1005" name="i_9_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="0"/>
<pin id="433" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="1"/>
<pin id="438" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="443" class="1005" name="a_coeffs_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="9" slack="1"/>
<pin id="445" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="a_coeffs_addr_2_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="9" slack="1"/>
<pin id="450" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="453" class="1005" name="c_1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="1"/>
<pin id="455" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="459" class="1005" name="a_coeffs_addr_3_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="1"/>
<pin id="461" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="464" class="1005" name="sum_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="3"/>
<pin id="466" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="469" class="1005" name="c_2_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="1"/>
<pin id="471" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="475" class="1005" name="a_coeffs_addr_4_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="9" slack="1"/>
<pin id="477" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_4 "/>
</bind>
</comp>

<comp id="480" class="1005" name="a_coeffs_addr_5_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="1"/>
<pin id="482" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_5 "/>
</bind>
</comp>

<comp id="485" class="1005" name="c_3_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="1"/>
<pin id="487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_193_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="1"/>
<pin id="493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_193 "/>
</bind>
</comp>

<comp id="499" class="1005" name="a_coeffs_addr_6_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="9" slack="1"/>
<pin id="501" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_6 "/>
</bind>
</comp>

<comp id="504" class="1005" name="j_5_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="3" slack="0"/>
<pin id="506" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="509" class="1005" name="c_5_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="1"/>
<pin id="511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="71" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="83" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="114" pin=1"/></net>

<net id="160"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="175"><net_src comp="52" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="140" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="140" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="140" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="140" pin="4"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="176" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="200" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="231"><net_src comp="65" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="65" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="228" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="65" pin="7"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="244" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="273"><net_src comp="136" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="65" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="284" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="65" pin="7"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="318" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="65" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="352"><net_src comp="347" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="356"><net_src comp="353" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="360"><net_src comp="165" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="40" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="165" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="42" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="46" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="357" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="388"><net_src comp="48" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="165" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="50" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="404"><net_src comp="148" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="32" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="148" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="65" pin="7"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="406" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="172" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="434"><net_src comp="186" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="439"><net_src comp="200" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="446"><net_src comp="58" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="451"><net_src comp="71" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="456"><net_src comp="254" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="462"><net_src comp="83" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="467"><net_src comp="274" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="472"><net_src comp="293" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="478"><net_src comp="91" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="483"><net_src comp="99" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="488"><net_src comp="327" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="494"><net_src comp="333" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="502"><net_src comp="120" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="507"><net_src comp="384" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="512"><net_src comp="416" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="152" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: msg | {6 7 }
 - Input state : 
	Port: poly_S3_tobytes : msg_offset | {1 }
	Port: poly_S3_tobytes : a_coeffs | {2 3 4 5 7 8 }
  - Chain level:
	State 1
	State 2
		i_cast1 : 1
		exitcond : 1
		i_9 : 1
		StgValue_17 : 2
		p_shl7 : 1
		tmp : 2
		tmp_s : 3
		tmp_167 : 4
		a_coeffs_addr : 5
		a_coeffs_load : 6
		tmp_169 : 3
		tmp_170 : 4
		a_coeffs_addr_2 : 5
		a_coeffs_load_2 : 6
	State 3
		c : 1
		tmp_183 : 1
		p_shl6 : 2
		tmp_168 : 3
		tmp_184 : 1
		c_1 : 4
		tmp_173 : 1
		a_coeffs_addr_3 : 2
		a_coeffs_load_3 : 3
		sum : 1
	State 4
		tmp_189 : 1
		c_2 : 2
		tmp_177 : 1
		a_coeffs_addr_4 : 2
		a_coeffs_load_4 : 3
		a_coeffs_addr_5 : 1
		a_coeffs_load_5 : 2
	State 5
		tmp_191 : 1
		c_3 : 2
		tmp_193 : 1
	State 6
		c_4 : 1
		msg_addr : 1
		StgValue_67 : 2
	State 7
		j_cast_cast : 1
		tmp_194 : 1
		StgValue_74 : 2
		tmp_181 : 2
		tmp_295_cast4 : 3
		tmp_182 : 4
		a_coeffs_addr_6 : 5
		a_coeffs_load_6 : 6
		j_5 : 1
		sum2_cast : 1
		msg_addr_1 : 2
		StgValue_84 : 3
	State 8
		tmp_196 : 1
		c_5 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         i_9_fu_186         |    0    |    15   |
|          |         tmp_fu_200         |    0    |    16   |
|          |        tmp_s_fu_206        |    0    |    16   |
|          |       tmp_169_fu_217       |    0    |    16   |
|          |         c_1_fu_254         |    0    |    8    |
|          |       tmp_172_fu_260       |    0    |    16   |
|          |         sum_fu_274         |    0    |    15   |
|    add   |         c_2_fu_293         |    0    |    8    |
|          |       tmp_175_fu_299       |    0    |    16   |
|          |         c_3_fu_327         |    0    |    8    |
|          |         c_4_fu_347         |    0    |    8    |
|          |       tmp_181_fu_369       |    0    |    13   |
|          |         j_5_fu_384         |    0    |    12   |
|          |         sum2_fu_390        |    0    |    15   |
|          |         c_5_fu_416         |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |       tmp_168_fu_244       |    0    |    8    |
|          |       tmp_171_fu_284       |    0    |    8    |
|    sub   |       tmp_174_fu_318       |    0    |    8    |
|          |       tmp_178_fu_342       |    0    |    8    |
|          |       tmp_180_fu_406       |    0    |    8    |
|----------|----------------------------|---------|---------|
|   icmp   |       exitcond_fu_180      |    0    |    11   |
|----------|----------------------------|---------|---------|
|   read   | msg_offset_read_read_fu_52 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       tmp_176_fu_172       |    0    |    0    |
|          |          c_fu_228          |    0    |    0    |
|          |       tmp_183_fu_232       |    0    |    0    |
|   trunc  |       tmp_184_fu_250       |    0    |    0    |
|          |       tmp_189_fu_289       |    0    |    0    |
|          |       tmp_191_fu_323       |    0    |    0    |
|          |       tmp_193_fu_333       |    0    |    0    |
|          |       tmp_196_fu_412       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       i_cast1_fu_176       |    0    |    0    |
|          |       tmp_167_fu_212       |    0    |    0    |
|          |       tmp_170_fu_223       |    0    |    0    |
|          |       tmp_173_fu_265       |    0    |    0    |
|   zext   |     tmp_293_cast_fu_270    |    0    |    0    |
|          |       tmp_177_fu_304       |    0    |    0    |
|          |       tmp_179_fu_309       |    0    |    0    |
|          |       sum_cast_fu_353      |    0    |    0    |
|          |       tmp_182_fu_379       |    0    |    0    |
|          |      sum2_cast_fu_395      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        p_shl7_fu_192       |    0    |    0    |
|          |        p_shl6_fu_236       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       tmp_188_fu_279       |    0    |    0    |
|    shl   |       tmp_190_fu_313       |    0    |    0    |
|          |       tmp_192_fu_337       |    0    |    0    |
|          |       tmp_195_fu_400       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |     j_cast_cast_fu_357     |    0    |    0    |
|          |    tmp_295_cast4_fu_375    |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|       tmp_194_fu_361       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   241   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|a_coeffs_addr_2_reg_448|    9   |
|a_coeffs_addr_3_reg_459|    9   |
|a_coeffs_addr_4_reg_475|    9   |
|a_coeffs_addr_5_reg_480|    9   |
|a_coeffs_addr_6_reg_499|    9   |
| a_coeffs_addr_reg_443 |    9   |
|       c5_reg_148      |    8   |
|      c_1_reg_453      |    8   |
|      c_2_reg_469      |    8   |
|      c_3_reg_485      |    8   |
|      c_5_reg_509      |    8   |
|      i_9_reg_431      |    7   |
|       i_reg_136       |    7   |
|      j_5_reg_504      |    3   |
|       j_reg_161       |    3   |
|      sum_reg_464      |    8   |
|    tmp_176_reg_422    |    8   |
|    tmp_193_reg_491    |    8   |
|      tmp_reg_436      |    9   |
+-----------------------+--------+
|         Total         |   147  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_65 |  p0  |   6  |   9  |   54   ||    33   |
|  grp_access_fu_65 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_114 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_114 |  p1  |   2  |   8  |   16   ||    9    |
|     i_reg_136     |  p0  |   2  |   7  |   14   ||    9    |
|     c5_reg_148    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   116  ||  8.914  ||   102   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   241  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   102  |
|  Register |    -   |   147  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   147  |   343  |
+-----------+--------+--------+--------+
