INFO-FLOW: Workspace C:/9m/HLS/laba/lab1/dct_prj/solution6 opened at Fri Oct 14 19:14:53 +0800 2022
Execute     config_clock -quiet -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.147 sec.
Command     ap_source done; 0.147 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu9p-flgb2104-1-e 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data single -quiet 
Command       ap_part_info done; 1.589 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu9p-flgb2104-1-e 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data resources 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-e'
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.716 sec.
Execute     ap_part_info -data single -name xcvu9p-flgb2104-1-e 
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data resources 
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.004 sec.
Execute   set_part xcvu9p-flgb2104-1-e 
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data single -quiet 
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-1-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcvu9p-flgb2104-1-e 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data resources 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.116 sec.
Execute   create_clock -period 8 -name default 
Execute   source ./dct_prj/solution6/directives.tcl 
Execute     set_directive_pipeline dct_1d/DCT_Outer_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_inline dct_2d 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_array_partition -type complete -dim 2 dct_2d col_inbuf 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcol_inbuf complete=positionBoolean0type dim=2 
Execute     set_directive_pipeline dct_2d/Xpose_Row_Inner_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcol_inbuf complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline dct_2d/Xpose_Col_Inner_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcol_inbuf complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline read_data/RD_Loop_Col 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcol_inbuf complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline write_data/WR_Loop_Col 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcol_inbuf complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_dataflow dct 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcol_inbuf complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'DATAFLOW' 
Execute     set_directive_array_partition -type complete -dim 2 dct buf_2d_in 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcol_inbuf complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredbuf_2d_in complete=positionBoolean0type dim=2 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'dct.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dct.cpp as C++
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute       is_encrypted dct.cpp 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "dct.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E dct.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pp.0.cpp
Command       clang done; 1.437 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.142 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pp.0.cpp"  -o "C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pp.0.cpp -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/useless.bc
Command       clang done; 1.162 sec.
INFO-FLOW: Done: GCC PP time: 2.7 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcol_inbuf complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredbuf_2d_in complete=positionBoolean0type dim=2 
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcol_inbuf complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredbuf_2d_in complete=positionBoolean0type dim=2 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pp.0.cpp std=gnu++98 -directive=C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/.systemc_flag -quiet -fix-errors C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.116 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pp.0.cpp std=gnu++98 -directive=C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/all.directive.json -quiet -fix-errors C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.246 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/xilinx-dataflow-lawyer.dct.pp.0.cpp.diag.yml C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/xilinx-dataflow-lawyer.dct.pp.0.cpp.out.log 2> C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/xilinx-dataflow-lawyer.dct.pp.0.cpp.err.log 
Command       ap_eval done; 0.118 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/tidy-3.1.dct.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/tidy-3.1.dct.pp.0.cpp.out.log 2> C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/tidy-3.1.dct.pp.0.cpp.err.log 
Command         ap_eval done; 0.248 sec.
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/xilinx-legacy-rewriter.dct.pp.0.cpp.out.log 2> C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/xilinx-legacy-rewriter.dct.pp.0.cpp.err.log 
Command       tidy_31 done; 0.396 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.226 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.bc
Command       clang done; 1.184 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.g.bc -hls-opt -except-internalize dct -LC:/Xilinx/Vivado/2020.1/win64/lib -lhlsm -lhlsmc++ -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.g 
Command       llvm-ld done; 0.871 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1028.117 ; gain = 956.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1028.117 ; gain = 956.816
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.pp.bc -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2020.1/win64/lib -lfloatconversion -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.581 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dct -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.g.0.bc -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'dct_2d' into 'dct' (dct.cpp:130).
Command         transform done; 0.107 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.117 ; gain = 956.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.g.1.bc -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.145 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.g.2.prechk.bc -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.117 ; gain = 956.816
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.g.1.bc to C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.o.1.bc -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (dct.cpp:55) in function 'dct_1d' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'DCT_Inner_Loop' (dct.cpp:59) in function 'dct_1d' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dct_coeff_table' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'buf_2d_in' (dct.cpp:124) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_inbuf' (dct.cpp:71) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_Row_DCT_Loop_proc' (dct.cpp:76) to a process function for dataflow in function 'dct'.
INFO: [XFORM 203-721] Changing loop 'Loop_Xpose_Row_Outer_Loop_proc' (dct.cpp:82) to a process function for dataflow in function 'dct'.
INFO: [XFORM 203-721] Changing loop 'Loop_Col_DCT_Loop_proc' (dct.cpp:87) to a process function for dataflow in function 'dct'.
INFO: [XFORM 203-721] Changing loop 'Loop_Xpose_Col_Outer_Loop_proc' (dct.cpp:93) to a process function for dataflow in function 'dct'.
WARNING: [XFORM 203-713] All the elements of global array 'buf_2d_in[0]' should be updated in process function 'read_data', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'buf_2d_in[1]' should be updated in process function 'read_data', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'buf_2d_in[2]' should be updated in process function 'read_data', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'buf_2d_in[3]' should be updated in process function 'read_data', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'buf_2d_in[4]' should be updated in process function 'read_data', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'buf_2d_in[5]' should be updated in process function 'read_data', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'buf_2d_in[6]' should be updated in process function 'read_data', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'buf_2d_in[7]' should be updated in process function 'read_data', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'row_outbuf.i'  should be updated in process function 'Loop_Row_DCT_Loop_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'col_inbuf[0]' should be updated in process function 'Loop_Xpose_Row_Outer_Loop_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'col_inbuf[1]' should be updated in process function 'Loop_Xpose_Row_Outer_Loop_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'col_inbuf[2]' should be updated in process function 'Loop_Xpose_Row_Outer_Loop_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'col_inbuf[3]' should be updated in process function 'Loop_Xpose_Row_Outer_Loop_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'col_inbuf[4]' should be updated in process function 'Loop_Xpose_Row_Outer_Loop_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'col_inbuf[5]' should be updated in process function 'Loop_Xpose_Row_Outer_Loop_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'col_inbuf[6]' should be updated in process function 'Loop_Xpose_Row_Outer_Loop_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'col_inbuf[7]' should be updated in process function 'Loop_Xpose_Row_Outer_Loop_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'col_outbuf.i'  should be updated in process function 'Loop_Col_DCT_Loop_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dct', detected/extracted 6 process function(s): 
	 'read_data'
	 'Loop_Row_DCT_Loop_proc'
	 'Loop_Xpose_Row_Outer_Loop_proc'
	 'Loop_Col_DCT_Loop_proc'
	 'Loop_Xpose_Col_Outer_Loop_proc'
	 'write_data'.
Command         transform done; 0.431 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.o.1.tmp.bc -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-602] Inlining function 'dct_1d' into 'Loop_Row_DCT_Loop_proc' (dct.cpp:77->dct.cpp:130) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_1d' into 'Loop_Col_DCT_Loop_proc' (dct.cpp:88->dct.cpp:130) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_Row_DCT_Loop_proc' (dct.cpp:48:23)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_Col_DCT_Loop_proc' (dct.cpp:48:23)...8 expression(s) balanced.
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1028.117 ; gain = 956.816
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.o.2.bc -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'WR_Loop_Row' (dct.cpp:115:29) in function 'write_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'RD_Loop_Row' (dct.cpp:103:29) in function 'read_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (dct.cpp:82:1) in function 'Loop_Xpose_Row_Outer_Loop_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (dct.cpp:93:1) in function 'Loop_Xpose_Col_Outer_Loop_proc'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Row_DCT_Loop' (dct.cpp:76:28) in function 'Loop_Row_DCT_Loop_proc' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Col_DCT_Loop' (dct.cpp:87:29) in function 'Loop_Col_DCT_Loop_proc' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_Xpose_Row_Outer_Loop_proc' to 'Loop_Xpose_Row_Outer' (dct.cpp:81:9)
WARNING: [XFORM 203-631] Renaming function 'Loop_Xpose_Col_Outer_Loop_proc' to 'Loop_Xpose_Col_Outer' (dct.cpp:92:9)
WARNING: [XFORM 203-631] Renaming function 'Loop_Row_DCT_Loop_proc' to 'Loop_Row_DCT_Loop_pr' (dct.cpp:48:23)
WARNING: [XFORM 203-631] Renaming function 'Loop_Col_DCT_Loop_proc' to 'Loop_Col_DCT_Loop_pr' (dct.cpp:48:23)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0]' (dct.cpp:106:10)
INFO: [HLS 200-472] Inferring partial write operation for 'col_inbuf[0]' (dct.cpp:84:10)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_2d_out' (dct.cpp:95:10)
INFO: [HLS 200-472] Inferring partial write operation for 'row_outbuf.i' (dct.cpp:63:7)
INFO: [HLS 200-472] Inferring partial write operation for 'col_outbuf.i' (dct.cpp:63:7)
Command         transform done; 0.293 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1028.117 ; gain = 956.816
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.748 sec.
Command     elaborate done; 7.892 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
Execute       ap_set_top_model dct 
Execute       get_model_list dct -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dct 
Execute       preproc_iomode -model write_data 
Execute       preproc_iomode -model Loop_Xpose_Col_Outer 
Execute       preproc_iomode -model Loop_Col_DCT_Loop_pr 
Execute       preproc_iomode -model Loop_Xpose_Row_Outer 
Execute       preproc_iomode -model Loop_Row_DCT_Loop_pr 
Execute       preproc_iomode -model read_data 
Execute       get_model_list dct -filter all-wo-channel 
INFO-FLOW: Model list for configure: read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct
INFO-FLOW: Configuring Module : read_data ...
Execute       set_default_model read_data 
Execute       apply_spec_resource_limit read_data 
INFO-FLOW: Configuring Module : Loop_Row_DCT_Loop_pr ...
Execute       set_default_model Loop_Row_DCT_Loop_pr 
Execute       apply_spec_resource_limit Loop_Row_DCT_Loop_pr 
INFO-FLOW: Configuring Module : Loop_Xpose_Row_Outer ...
Execute       set_default_model Loop_Xpose_Row_Outer 
Execute       apply_spec_resource_limit Loop_Xpose_Row_Outer 
INFO-FLOW: Configuring Module : Loop_Col_DCT_Loop_pr ...
Execute       set_default_model Loop_Col_DCT_Loop_pr 
Execute       apply_spec_resource_limit Loop_Col_DCT_Loop_pr 
INFO-FLOW: Configuring Module : Loop_Xpose_Col_Outer ...
Execute       set_default_model Loop_Xpose_Col_Outer 
Execute       apply_spec_resource_limit Loop_Xpose_Col_Outer 
INFO-FLOW: Configuring Module : write_data ...
Execute       set_default_model write_data 
Execute       apply_spec_resource_limit write_data 
INFO-FLOW: Configuring Module : dct ...
Execute       set_default_model dct 
Execute       apply_spec_resource_limit dct 
INFO-FLOW: Model list for preprocess: read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct
INFO-FLOW: Preprocessing Module: read_data ...
Execute       set_default_model read_data 
Execute       cdfg_preprocess -model read_data 
Execute       rtl_gen_preprocess read_data 
INFO-FLOW: Preprocessing Module: Loop_Row_DCT_Loop_pr ...
Execute       set_default_model Loop_Row_DCT_Loop_pr 
Execute       cdfg_preprocess -model Loop_Row_DCT_Loop_pr 
Execute       rtl_gen_preprocess Loop_Row_DCT_Loop_pr 
INFO-FLOW: Preprocessing Module: Loop_Xpose_Row_Outer ...
Execute       set_default_model Loop_Xpose_Row_Outer 
Execute       cdfg_preprocess -model Loop_Xpose_Row_Outer 
Execute       rtl_gen_preprocess Loop_Xpose_Row_Outer 
INFO-FLOW: Preprocessing Module: Loop_Col_DCT_Loop_pr ...
Execute       set_default_model Loop_Col_DCT_Loop_pr 
Execute       cdfg_preprocess -model Loop_Col_DCT_Loop_pr 
Execute       rtl_gen_preprocess Loop_Col_DCT_Loop_pr 
INFO-FLOW: Preprocessing Module: Loop_Xpose_Col_Outer ...
Execute       set_default_model Loop_Xpose_Col_Outer 
Execute       cdfg_preprocess -model Loop_Xpose_Col_Outer 
Execute       rtl_gen_preprocess Loop_Xpose_Col_Outer 
INFO-FLOW: Preprocessing Module: write_data ...
Execute       set_default_model write_data 
Execute       cdfg_preprocess -model write_data 
Execute       rtl_gen_preprocess write_data 
INFO-FLOW: Preprocessing Module: dct ...
Execute       set_default_model dct 
Execute       cdfg_preprocess -model dct 
Execute       rtl_gen_preprocess dct 
WARNING: [SYN 201-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_data 
Execute       schedule -model read_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row_RD_Loop_Col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.074 seconds; current allocated memory: 229.547 MB.
Execute       syn_report -verbosereport -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/read_data.verbose.sched.rpt 
Execute       db_write -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/read_data.sched.adb -f 
INFO-FLOW: Finish scheduling read_data.
Execute       set_default_model read_data 
Execute       bind -model read_data 
BIND OPTION: model=read_data
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 229.762 MB.
Execute       syn_report -verbosereport -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/read_data.verbose.bind.rpt 
Execute       db_write -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/read_data.bind.adb -f 
INFO-FLOW: Finish binding read_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Row_DCT_Loop_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_Row_DCT_Loop_pr 
Execute       schedule -model Loop_Row_DCT_Loop_pr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DCT_Outer_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 230.096 MB.
Execute       syn_report -verbosereport -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Row_DCT_Loop_pr.verbose.sched.rpt 
Execute       db_write -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Row_DCT_Loop_pr.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_Row_DCT_Loop_pr.
Execute       set_default_model Loop_Row_DCT_Loop_pr 
Execute       bind -model Loop_Row_DCT_Loop_pr 
BIND OPTION: model=Loop_Row_DCT_Loop_pr
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 230.408 MB.
Execute       syn_report -verbosereport -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Row_DCT_Loop_pr.verbose.bind.rpt 
Execute       db_write -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Row_DCT_Loop_pr.bind.adb -f 
INFO-FLOW: Finish binding Loop_Row_DCT_Loop_pr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Xpose_Row_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_Xpose_Row_Outer 
Execute       schedule -model Loop_Xpose_Row_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 230.568 MB.
Execute       syn_report -verbosereport -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Row_Outer.verbose.sched.rpt 
Execute       db_write -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Row_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_Xpose_Row_Outer.
Execute       set_default_model Loop_Xpose_Row_Outer 
Execute       bind -model Loop_Xpose_Row_Outer 
BIND OPTION: model=Loop_Xpose_Row_Outer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 230.813 MB.
Execute       syn_report -verbosereport -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Row_Outer.verbose.bind.rpt 
Execute       db_write -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Row_Outer.bind.adb -f 
INFO-FLOW: Finish binding Loop_Xpose_Row_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Col_DCT_Loop_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_Col_DCT_Loop_pr 
Execute       schedule -model Loop_Col_DCT_Loop_pr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DCT_Outer_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 231.078 MB.
Execute       syn_report -verbosereport -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Col_DCT_Loop_pr.verbose.sched.rpt 
Execute       db_write -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Col_DCT_Loop_pr.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_Col_DCT_Loop_pr.
Execute       set_default_model Loop_Col_DCT_Loop_pr 
Execute       bind -model Loop_Col_DCT_Loop_pr 
BIND OPTION: model=Loop_Col_DCT_Loop_pr
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 231.391 MB.
Execute       syn_report -verbosereport -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Col_DCT_Loop_pr.verbose.bind.rpt 
Execute       db_write -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Col_DCT_Loop_pr.bind.adb -f 
INFO-FLOW: Finish binding Loop_Col_DCT_Loop_pr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Xpose_Col_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_Xpose_Col_Outer 
Execute       schedule -model Loop_Xpose_Col_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 231.503 MB.
Execute       syn_report -verbosereport -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Col_Outer.verbose.sched.rpt 
Execute       db_write -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Col_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_Xpose_Col_Outer.
Execute       set_default_model Loop_Xpose_Col_Outer 
Execute       bind -model Loop_Xpose_Col_Outer 
BIND OPTION: model=Loop_Xpose_Col_Outer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 231.629 MB.
Execute       syn_report -verbosereport -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Col_Outer.verbose.bind.rpt 
Execute       db_write -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Col_Outer.bind.adb -f 
INFO-FLOW: Finish binding Loop_Xpose_Col_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_data 
Execute       schedule -model write_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row_WR_Loop_Col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 231.724 MB.
Execute       syn_report -verbosereport -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/write_data.verbose.sched.rpt 
Execute       db_write -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/write_data.sched.adb -f 
INFO-FLOW: Finish scheduling write_data.
Execute       set_default_model write_data 
Execute       bind -model write_data 
BIND OPTION: model=write_data
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 231.851 MB.
Execute       syn_report -verbosereport -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/write_data.verbose.bind.rpt 
Execute       db_write -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/write_data.bind.adb -f 
INFO-FLOW: Finish binding write_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dct 
Execute       schedule -model dct 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 231.972 MB.
Execute       syn_report -verbosereport -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.verbose.sched.rpt 
Execute       db_write -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.sched.adb -f 
INFO-FLOW: Finish scheduling dct.
Execute       set_default_model dct 
Execute       bind -model dct 
BIND OPTION: model=dct
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 232.148 MB.
Execute       syn_report -verbosereport -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.verbose.bind.rpt 
Execute       db_write -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.bind.adb -f 
INFO-FLOW: Finish binding dct.
Execute       get_model_list dct -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess read_data 
Execute       rtl_gen_preprocess Loop_Row_DCT_Loop_pr 
Execute       rtl_gen_preprocess Loop_Xpose_Row_Outer 
Execute       rtl_gen_preprocess Loop_Col_DCT_Loop_pr 
Execute       rtl_gen_preprocess Loop_Xpose_Col_Outer 
Execute       rtl_gen_preprocess write_data 
Execute       rtl_gen_preprocess dct 
INFO-FLOW: Model list for RTL generation: read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_data -vendor xilinx -mg_file C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/read_data.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 232.582 MB.
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_data -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/systemc/read_data -synmodules read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct 
Execute       gen_rtl read_data -style xilinx -f -lang vhdl -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/vhdl/read_data 
Execute       gen_rtl read_data -style xilinx -f -lang vlog -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/verilog/read_data 
Execute       syn_report -csynth -model read_data -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/report/read_data_csynth.rpt 
Execute       syn_report -rtlxml -model read_data -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/report/read_data_csynth.xml 
Execute       syn_report -verbosereport -model read_data -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/read_data.verbose.rpt 
Execute       db_write -model read_data -f -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/read_data.adb 
Execute       gen_tb_info read_data -p C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/read_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Row_DCT_Loop_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_Row_DCT_Loop_pr -vendor xilinx -mg_file C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Row_DCT_Loop_pr.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Loop_Row_DCT_Loop_pr_dct_coeff_table_0' to 'Loop_Row_DCT_Loopbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Row_DCT_Loop_pr_dct_coeff_table_1' to 'Loop_Row_DCT_Loopcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Row_DCT_Loop_pr_dct_coeff_table_2' to 'Loop_Row_DCT_LoopdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Row_DCT_Loop_pr_dct_coeff_table_3' to 'Loop_Row_DCT_LoopeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Row_DCT_Loop_pr_dct_coeff_table_4' to 'Loop_Row_DCT_LoopfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Row_DCT_Loop_pr_dct_coeff_table_5' to 'Loop_Row_DCT_Loopg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Row_DCT_Loop_pr_dct_coeff_table_6' to 'Loop_Row_DCT_Loophbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Row_DCT_Loop_pr_dct_coeff_table_7' to 'Loop_Row_DCT_Loopibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_mul_mul_15s_16s_29_1_1' to 'dct_mul_mul_15s_1jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_mac_muladd_15s_16s_14ns_29_1_1' to 'dct_mac_muladd_15kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_mac_muladd_14ns_16s_29s_29_1_1' to 'dct_mac_muladd_14lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_mac_muladd_15s_16s_29s_29_1_1' to 'dct_mac_muladd_15mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dct_mac_muladd_14lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dct_mac_muladd_15kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dct_mac_muladd_15mb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dct_mul_mul_15s_1jbC': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Row_DCT_Loop_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 234.135 MB.
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_Row_DCT_Loop_pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/systemc/Loop_Row_DCT_Loop_pr -synmodules read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct 
Execute       gen_rtl Loop_Row_DCT_Loop_pr -style xilinx -f -lang vhdl -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/vhdl/Loop_Row_DCT_Loop_pr 
Execute       gen_rtl Loop_Row_DCT_Loop_pr -style xilinx -f -lang vlog -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/verilog/Loop_Row_DCT_Loop_pr 
Execute       syn_report -csynth -model Loop_Row_DCT_Loop_pr -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/report/Loop_Row_DCT_Loop_pr_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_Row_DCT_Loop_pr -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/report/Loop_Row_DCT_Loop_pr_csynth.xml 
Execute       syn_report -verbosereport -model Loop_Row_DCT_Loop_pr -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Row_DCT_Loop_pr.verbose.rpt 
Execute       db_write -model Loop_Row_DCT_Loop_pr -f -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Row_DCT_Loop_pr.adb 
Execute       gen_tb_info Loop_Row_DCT_Loop_pr -p C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Row_DCT_Loop_pr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Xpose_Row_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_Xpose_Row_Outer -vendor xilinx -mg_file C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Row_Outer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Xpose_Row_Outer'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 235.699 MB.
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_Xpose_Row_Outer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/systemc/Loop_Xpose_Row_Outer -synmodules read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct 
Execute       gen_rtl Loop_Xpose_Row_Outer -style xilinx -f -lang vhdl -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/vhdl/Loop_Xpose_Row_Outer 
Execute       gen_rtl Loop_Xpose_Row_Outer -style xilinx -f -lang vlog -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/verilog/Loop_Xpose_Row_Outer 
Execute       syn_report -csynth -model Loop_Xpose_Row_Outer -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/report/Loop_Xpose_Row_Outer_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_Xpose_Row_Outer -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/report/Loop_Xpose_Row_Outer_csynth.xml 
Execute       syn_report -verbosereport -model Loop_Xpose_Row_Outer -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Row_Outer.verbose.rpt 
Execute       db_write -model Loop_Xpose_Row_Outer -f -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Row_Outer.adb 
Execute       gen_tb_info Loop_Xpose_Row_Outer -p C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Row_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Col_DCT_Loop_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_Col_DCT_Loop_pr -vendor xilinx -mg_file C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Col_DCT_Loop_pr.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_0' to 'Loop_Col_DCT_Loopncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_1' to 'Loop_Col_DCT_Loopocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_2' to 'Loop_Col_DCT_LooppcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_3' to 'Loop_Col_DCT_LoopqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_4' to 'Loop_Col_DCT_LooprcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_5' to 'Loop_Col_DCT_Loopsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_6' to 'Loop_Col_DCT_Looptde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_7' to 'Loop_Col_DCT_Loopudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dct_mac_muladd_14lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dct_mac_muladd_15kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dct_mac_muladd_15mb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dct_mul_mul_15s_1jbC': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Col_DCT_Loop_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 237.109 MB.
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_Col_DCT_Loop_pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/systemc/Loop_Col_DCT_Loop_pr -synmodules read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct 
Execute       gen_rtl Loop_Col_DCT_Loop_pr -style xilinx -f -lang vhdl -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/vhdl/Loop_Col_DCT_Loop_pr 
Execute       gen_rtl Loop_Col_DCT_Loop_pr -style xilinx -f -lang vlog -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/verilog/Loop_Col_DCT_Loop_pr 
Execute       syn_report -csynth -model Loop_Col_DCT_Loop_pr -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/report/Loop_Col_DCT_Loop_pr_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_Col_DCT_Loop_pr -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/report/Loop_Col_DCT_Loop_pr_csynth.xml 
Execute       syn_report -verbosereport -model Loop_Col_DCT_Loop_pr -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Col_DCT_Loop_pr.verbose.rpt 
Execute       db_write -model Loop_Col_DCT_Loop_pr -f -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Col_DCT_Loop_pr.adb 
Execute       gen_tb_info Loop_Col_DCT_Loop_pr -p C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Col_DCT_Loop_pr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Xpose_Col_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_Xpose_Col_Outer -vendor xilinx -mg_file C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Col_Outer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Xpose_Col_Outer'.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 238.616 MB.
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_Xpose_Col_Outer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/systemc/Loop_Xpose_Col_Outer -synmodules read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct 
Execute       gen_rtl Loop_Xpose_Col_Outer -style xilinx -f -lang vhdl -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/vhdl/Loop_Xpose_Col_Outer 
Execute       gen_rtl Loop_Xpose_Col_Outer -style xilinx -f -lang vlog -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/verilog/Loop_Xpose_Col_Outer 
Execute       syn_report -csynth -model Loop_Xpose_Col_Outer -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/report/Loop_Xpose_Col_Outer_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_Xpose_Col_Outer -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/report/Loop_Xpose_Col_Outer_csynth.xml 
Execute       syn_report -verbosereport -model Loop_Xpose_Col_Outer -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Col_Outer.verbose.rpt 
Execute       db_write -model Loop_Xpose_Col_Outer -f -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Col_Outer.adb 
Execute       gen_tb_info Loop_Xpose_Col_Outer -p C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Col_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model write_data -vendor xilinx -mg_file C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/write_data.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 239.347 MB.
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_data -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/systemc/write_data -synmodules read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct 
Execute       gen_rtl write_data -style xilinx -f -lang vhdl -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/vhdl/write_data 
Execute       gen_rtl write_data -style xilinx -f -lang vlog -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/verilog/write_data 
Execute       syn_report -csynth -model write_data -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/report/write_data_csynth.rpt 
Execute       syn_report -rtlxml -model write_data -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/report/write_data_csynth.xml 
Execute       syn_report -verbosereport -model write_data -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/write_data.verbose.rpt 
Execute       db_write -model write_data -f -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/write_data.adb 
Execute       gen_tb_info write_data -p C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/write_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dct -vendor xilinx -mg_file C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dct' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct'.
Command       create_rtl_model done; 0.204 sec.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 241.793 MB.
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl dct -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/systemc/dct -synmodules read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct 
Execute       gen_rtl dct -istop -style xilinx -f -lang vhdl -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/vhdl/dct 
Execute       gen_rtl dct -istop -style xilinx -f -lang vlog -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/verilog/dct 
Execute       syn_report -csynth -model dct -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/report/dct_csynth.rpt 
Execute       syn_report -rtlxml -model dct -o C:/9m/HLS/laba/lab1/dct_prj/solution6/syn/report/dct_csynth.xml 
Execute       syn_report -verbosereport -model dct -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.verbose.rpt 
Execute       db_write -model dct -f -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.adb 
Execute       gen_tb_info dct -p C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct 
Execute       export_constraint_db -f -tool general -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.constraint.tcl 
Execute       syn_report -designview -model dct -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.design.xml 
Command       syn_report done; 0.107 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model dct -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dct -o C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks dct 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain dct 
INFO-FLOW: Model list for RTL component generation: read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct
INFO-FLOW: Handling components in module [read_data] ... 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/read_data.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_Row_DCT_Loop_pr] ... 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Row_DCT_Loop_pr.compgen.tcl 
INFO-FLOW: Found component dct_mul_mul_15s_1jbC.
INFO-FLOW: Append model dct_mul_mul_15s_1jbC
INFO-FLOW: Found component dct_mac_muladd_15kbM.
INFO-FLOW: Append model dct_mac_muladd_15kbM
INFO-FLOW: Found component dct_mac_muladd_14lbW.
INFO-FLOW: Append model dct_mac_muladd_14lbW
INFO-FLOW: Found component dct_mac_muladd_15mb6.
INFO-FLOW: Append model dct_mac_muladd_15mb6
INFO-FLOW: Found component Loop_Row_DCT_Loopbkb.
INFO-FLOW: Append model Loop_Row_DCT_Loopbkb
INFO-FLOW: Found component Loop_Row_DCT_Loopcud.
INFO-FLOW: Append model Loop_Row_DCT_Loopcud
INFO-FLOW: Found component Loop_Row_DCT_LoopdEe.
INFO-FLOW: Append model Loop_Row_DCT_LoopdEe
INFO-FLOW: Found component Loop_Row_DCT_LoopeOg.
INFO-FLOW: Append model Loop_Row_DCT_LoopeOg
INFO-FLOW: Found component Loop_Row_DCT_LoopfYi.
INFO-FLOW: Append model Loop_Row_DCT_LoopfYi
INFO-FLOW: Found component Loop_Row_DCT_Loopg8j.
INFO-FLOW: Append model Loop_Row_DCT_Loopg8j
INFO-FLOW: Found component Loop_Row_DCT_Loophbi.
INFO-FLOW: Append model Loop_Row_DCT_Loophbi
INFO-FLOW: Found component Loop_Row_DCT_Loopibs.
INFO-FLOW: Append model Loop_Row_DCT_Loopibs
INFO-FLOW: Handling components in module [Loop_Xpose_Row_Outer] ... 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Row_Outer.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_Col_DCT_Loop_pr] ... 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Col_DCT_Loop_pr.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_Xpose_Col_Outer] ... 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Col_Outer.compgen.tcl 
INFO-FLOW: Handling components in module [write_data] ... 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/write_data.compgen.tcl 
INFO-FLOW: Handling components in module [dct] ... 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.compgen.tcl 
INFO-FLOW: Append model read_data
INFO-FLOW: Append model Loop_Row_DCT_Loop_pr
INFO-FLOW: Append model Loop_Xpose_Row_Outer
INFO-FLOW: Append model Loop_Col_DCT_Loop_pr
INFO-FLOW: Append model Loop_Xpose_Col_Outer
INFO-FLOW: Append model write_data
INFO-FLOW: Append model dct
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dct_mul_mul_15s_1jbC dct_mac_muladd_15kbM dct_mac_muladd_14lbW dct_mac_muladd_15mb6 Loop_Row_DCT_Loopbkb Loop_Row_DCT_Loopcud Loop_Row_DCT_LoopdEe Loop_Row_DCT_LoopeOg Loop_Row_DCT_LoopfYi Loop_Row_DCT_Loopg8j Loop_Row_DCT_Loophbi Loop_Row_DCT_Loopibs read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct
INFO-FLOW: To file: write model dct_mul_mul_15s_1jbC
INFO-FLOW: To file: write model dct_mac_muladd_15kbM
INFO-FLOW: To file: write model dct_mac_muladd_14lbW
INFO-FLOW: To file: write model dct_mac_muladd_15mb6
INFO-FLOW: To file: write model Loop_Row_DCT_Loopbkb
INFO-FLOW: To file: write model Loop_Row_DCT_Loopcud
INFO-FLOW: To file: write model Loop_Row_DCT_LoopdEe
INFO-FLOW: To file: write model Loop_Row_DCT_LoopeOg
INFO-FLOW: To file: write model Loop_Row_DCT_LoopfYi
INFO-FLOW: To file: write model Loop_Row_DCT_Loopg8j
INFO-FLOW: To file: write model Loop_Row_DCT_Loophbi
INFO-FLOW: To file: write model Loop_Row_DCT_Loopibs
INFO-FLOW: To file: write model read_data
INFO-FLOW: To file: write model Loop_Row_DCT_Loop_pr
INFO-FLOW: To file: write model Loop_Xpose_Row_Outer
INFO-FLOW: To file: write model Loop_Col_DCT_Loop_pr
INFO-FLOW: To file: write model Loop_Xpose_Col_Outer
INFO-FLOW: To file: write model write_data
INFO-FLOW: To file: write model dct
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model dct -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.84 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/9m/HLS/laba/lab1/dct_prj/solution6
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/read_data.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Row_DCT_Loop_pr.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Loop_Row_DCT_Loopbkb_rom' using distributed ROMs.
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Loop_Row_DCT_Loopcud_rom' using distributed ROMs.
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Loop_Row_DCT_LoopdEe_rom' using distributed ROMs.
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Loop_Row_DCT_LoopeOg_rom' using distributed ROMs.
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Loop_Row_DCT_LoopfYi_rom' using distributed ROMs.
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Loop_Row_DCT_Loopg8j_rom' using distributed ROMs.
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Loop_Row_DCT_Loophbi_rom' using distributed ROMs.
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Loop_Row_DCT_Loopibs_rom' using distributed ROMs.
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Command       ap_source done; 0.596 sec.
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Row_Outer.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Col_DCT_Loop_pr.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Col_Outer.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/write_data.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s dct_row_outbuf_i_memcore 
INFO: [HLS 200-741] Implementing PIPO dct_row_outbuf_i_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'dct_row_outbuf_i_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s dct_col_inbuf_0_memcore 
INFO: [HLS 200-741] Implementing PIPO dct_col_inbuf_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'dct_col_inbuf_0_memcore_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/9m/HLS/laba/lab1/dct_prj/solution6
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=dct xml_exists=0
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/read_data.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Row_DCT_Loop_pr.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Row_Outer.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Col_DCT_Loop_pr.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Col_Outer.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/write_data.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s dct_row_outbuf_i_memcore 
INFO: [HLS 200-741] Implementing PIPO dct_row_outbuf_i_memcore using a single memory for all blocks
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s dct_col_inbuf_0_memcore 
INFO: [HLS 200-741] Implementing PIPO dct_col_inbuf_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/read_data.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Row_DCT_Loop_pr.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Row_Outer.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Col_DCT_Loop_pr.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Col_Outer.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/write_data.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute         source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Command       ap_source done; 0.114 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/read_data.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Row_DCT_Loop_pr.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Row_Outer.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Col_DCT_Loop_pr.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Col_Outer.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/write_data.compgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s dct_row_outbuf_i_memcore 
INFO: [HLS 200-741] Implementing PIPO dct_row_outbuf_i_memcore using a single memory for all blocks
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s dct_col_inbuf_0_memcore 
INFO: [HLS 200-741] Implementing PIPO dct_col_inbuf_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.constraint.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=19 #gSsdmPorts=6
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.compgen.dataonly.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.constraint.tcl 
Execute       sc_get_clocks dct 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/read_data.tbgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Row_DCT_Loop_pr.tbgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Row_Outer.tbgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Col_DCT_Loop_pr.tbgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/Loop_Xpose_Col_Outer.tbgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/write_data.tbgen.tcl 
Execute       source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1028.117 ; gain = 956.816
INFO: [VHDL 208-304] Generating VHDL RTL for dct.
INFO: [VLOG 209-307] Generating Verilog RTL for dct.
Command     autosyn done; 5.796 sec.
Command   csynth_design done; 13.697 sec.
Command ap_source done; 15.879 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/9m/HLS/laba/lab1/dct_prj/solution6 opened at Fri Oct 14 19:29:30 +0800 2022
Execute     config_clock -quiet -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu9p-flgb2104-1-e 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data single -quiet 
Command       ap_part_info done; 0.891 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu9p-flgb2104-1-e 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data resources 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-e'
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.016 sec.
Execute     ap_part_info -data single -name xcvu9p-flgb2104-1-e 
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data resources 
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.182 sec.
Execute   cosim_design -trace_level all 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data names -quiet 
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data info -quiet 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     is_encrypted C:/9m/HLS/laba/lab1/out.golden.dat 
Execute     is_encrypted C:/9m/HLS/laba/lab1/in.dat 
Execute     is_encrypted C:/9m/HLS/laba/lab1/dct_test.cpp 
Execute     is_encrypted C:/9m/HLS/laba/lab1/dct.cpp 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data info 
INFO-FLOW: TB processing: C:/9m/HLS/laba/lab1/dct_test.cpp C:/9m/HLS/laba/lab1/dct_prj/solution6/./sim/autowrap/testbench/dct_test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/9m/HLS/laba/lab1/dct_prj/solution6/./sim/autowrap/testbench/dct_test.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/9m/HLS/laba/lab1/dct_prj/solution6/./sim/autowrap/testbench/dct_test.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.286 sec.
Execute     tidy_31 xilinx-tb31-process C:/9m/HLS/laba/lab1/dct_prj/solution6/./sim/autowrap/testbench/dct_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/9m/HLS/laba/lab1/dct_prj/solution6/./sim/autowrap/testbench/dct_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.496 sec.
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data info 
INFO-FLOW: TB processing: C:/9m/HLS/laba/lab1/dct.cpp C:/9m/HLS/laba/lab1/dct_prj/solution6/./sim/autowrap/testbench/dct.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/9m/HLS/laba/lab1/dct_prj/solution6/./sim/autowrap/testbench/dct.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/9m/HLS/laba/lab1/dct_prj/solution6/./sim/autowrap/testbench/dct.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.261 sec.
Execute     tidy_31 xilinx-tb31-process C:/9m/HLS/laba/lab1/dct_prj/solution6/./sim/autowrap/testbench/dct.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/9m/HLS/laba/lab1/dct_prj/solution6/./sim/autowrap/testbench/dct.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.265 sec.
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/global.setting.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.175 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu9p-flgb2104-1-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
Execute     source C:/9m/HLS/laba/lab1/dct_prj/solution6/.autopilot/db/dct.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 19.006 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 26.183 sec.
Command ap_source done; 27.376 sec.
Execute cleanup_all 
