"Number","Data Layer Name","Cadence Layer Name","Cadence Layer Purpose","Layer Technology Node","Layer Status","Layer Category","Layer Sub Category","Layer Description","Design Layer","Tech Variant - Included in PDK","Customer","Layer Type","Mask Layer Sub-Type","Intermediate Layer Type","Intermediate Layer Sub-Type","GDS Number","GDS Datatype","Oasis Number","Oasis Datatype","Cadence Material Type/Qualifier","Cadence Photo Mask Color/Color State","Cadence Name OA Number","Cadence Purpose OA Number","MDP GDS Number","MDP GDS Datatype","MDP Oasis Number","MDP Oasis Datatype","MDP Layer Type","Associated Mask","Logic Definition","Layers Driving Mask Requirement","Influencing Layers","Photo Layer Short Designation","Display","Mask Number","Related LV","Extended Data Layer Name","Extended GDS Data Type","Extended GDS Number","Extended MDP GDS Data Type","Extended MDP GDS Number","Extended MDP OASIS Data Type","Extended MDP OASIS Number","Extended OASIS Data Type","Extended OASIS Number","Mask Write Boolean","Layer Specific Reference"
"LV-0000194042","PM1_BOP","NIL","NIL","180BSL","Active","Marker Packaging",,"Polymide1 opening for Bump on Pad (BOP).","No",,,"Drawn",,,,"35","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194048","HVDNW_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HVDNW layer.","No",,,"Drawn",,,,"36","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194049","STD_ROM_GF","NIL","NIL","180BSL","Active","Marker Devices",,"ROM Cell Marker Layer (GF).","No",,,"Drawn",,,,"37","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194047","Metal2_CD","NIL","NIL","180BSL","Active","Common Design BEOL",,"Metal2_CD layer.","No",,,"Drawn",,,,"36","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194046","Metal2_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Metal2_SPE layer.","No",,,"Drawn",,,,"36","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194067","Via4_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Via4 layer.","No",,,"Drawn",,,,"41","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194068","Via4_Bar","NIL","NIL","180BSL","Active","Common Design BEOL",,"Rectangular via for connecting Metal4 and Metal5.","No",,,"Drawn",,,,"41","15",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194091","NOLDD","NIL","NIL","180BSL","Active","Design Utility",,"LDD exclude marking layer.","No",,,"Drawn",,,,"46","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194086","Poly3_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"Poly3_CD layer.","No",,,"Drawn",,,,"45","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194087","NSC_Dualgate","NIL","NIL","180BSL","Active","Design Utility",,"NSCore special layer, Indicate special N Ch device, used at LDD block and Dualgate.","No",,,"Drawn",,,,"45","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194092","Metal4_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Metal4_SPE layer.","No",,,"Drawn",,,,"46","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194094","TN_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"TN_SPE layer.","No",,,"Drawn",,,,"47","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194093","Metal4_CD","NIL","NIL","180BSL","Active","Common Design BEOL",,"Metal4_CD layer.","No",,,"Drawn",,,,"46","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194099","CFPOLY","NIL","NIL","180BSL","Active","Design Utility",,"Contact floating polysilicon.","No",,,"Drawn",,,,"48","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194100","SAB_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"SAB_SPE layer.","No",,,"Drawn",,,,"49","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194098","PPROTECT","NIL","NIL","180BSL","Active","Common Design FEOL",,"For protection against Pplus implantation.","No",,,"Drawn",,,,"47","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194097","TN_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"TN_CD layer.","No",,,"Drawn",,,,"47","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194095","TN_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with TN layer.","No",,,"Drawn",,,,"47","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194096","TN_Dummy","NIL","NIL","180BSL","Active","Fill",,"TN_Dummy layer.","No",,,"Drawn",,,,"47","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194085","Poly3_Dummy","NIL","NIL","180BSL","Active","Fill",,"Poly3 Dummy Fill.","No",,,"Drawn",,,,"45","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194084","Poly3_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Poly3 layer.","No",,,"Drawn",,,,"45","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194073","Metal3_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Metal3_SPE layer.","No",,,"Drawn",,,,"42","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194074","Metal3_CD","NIL","NIL","180BSL","Active","Common Design BEOL",,"Metal3_CD layer.","No",,,"Drawn",,,,"42","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194069","CMTCORE1","NIL","NIL","180BSL","Active","DataPrep Marker",,"CMTCORE1 layer.","No",,,"Drawn",,,,"41","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194075","CAPIMP","NIL","NIL","180BSL","Active","Common Design FEOL",,"Special IMP area.","No",,,"Drawn",,,,"42","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194077","PWHV_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"PWHV_SPE layer.","No",,,"Drawn",,,,"44","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194076","CELLSAB","NIL","NIL","180BSL","Active","Design Utility",,"Extra SAB area.","No",,,"Drawn",,,,"43","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194082","CELLOD2","NIL","NIL","180BSL","Active","Design Utility",,"Special Dualgate area.","No",,,"Drawn",,,,"44","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194083","Poly3_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Poly3_SPE layer.","No",,,"Drawn",,,,"45","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194081","PWHV_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"PWHV_CD layer.","No",,,"Drawn",,,,"44","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194080","PWHV_Dummy","NIL","NIL","180BSL","Active","Fill",,"PWHV_Dummy layer.","No",,,"Drawn",,,,"44","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194078","PWHV_NBNOPC","NIL","NIL","180BSL","Active","OPC",,"PWHV_NBNOPC layer.","No",,,"Drawn",,,,"44","31",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194079","PWHV_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with PWHV layer.","No",,,"Drawn",,,,"44","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194102","SAB_Dummy","NIL","NIL","180BSL","Active","Fill",,"SAB_Dummy layer.","No",,,"Drawn",,,,"49","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194171","FuseWindow_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with FuseWindow layer.","No",,,"Drawn",,,,"96","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194265","RONO_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with RONO layer.","No",,,"Drawn",,,,"200","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194266","NRES","NIL","NIL","180BSL","Active","Marker Devices",,"Marking layer for N+ Poly resistor.","No",,,"Drawn",,,,"200","50",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194264","BuriedCavity_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with BuriedCavity.","No",,,"Drawn",,,,"199","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194263","HVPDDD_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HVPDDD layer.","No",,,"Drawn",,,,"197","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194261","PNPBase_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with PNPBase layer.","No",,,"Drawn",,,,"191","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194262","POLYCON_Label","NIL","NIL","180BSL","Active","Design Utility",,"POLYCON_Label layer.","No",,,"Drawn",,,,"194","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194267","NWHV_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with NWHV layer.","No",,,"Drawn",,,,"201","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194270","HVGATE_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HVGATE layer.","No",,,"Drawn",,,,"203","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194269","HVNDDD_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HVNDDD layer.","No",,,"Drawn",,,,"202","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194275","HVNVT_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HVNVT layer.","No",,,"Drawn",,,,"207","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194276","HVPVT_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"HVPVT_SPE layer.","No",,,"Drawn",,,,"208","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194274","MVPVT_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"MVPVT_CD layer.","No",,,"Drawn",,,,"206","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194273","MVPVT_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with MVPVT layer.","No",,,"Drawn",,,,"206","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194271","LVPWELL_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with LVPWELL layer.","No",,,"Drawn",,,,"204","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194272","MVNVT_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with MVNVT layer.","No",,,"Drawn",,,,"205","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194260","HVT_PLDD_CD","NIL","NIL","180BSL","Active","Common Design FEOL",,"HVT_PLDD_CD layer.","No",,,"Drawn",,,,"189","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194259","HVT_PLDD_Dummy","NIL","NIL","180BSL","Active","Fill",,"HVT_PLDD_Dummy layer.","No",,,"Drawn",,,,"189","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194249","OXIDE_Label","NIL","NIL","180BSL","Active","Design Utility",,"Label for OXIDE (185;39).","No",,,"Drawn",,,,"185","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194244","DVNwell_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with DVNwell layer.","No",,,"Drawn",,,,"181","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194245","CellSD_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with CellSD layer.","No",,,"Drawn",,,,"182","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194250","TVIA_Label","NIL","NIL","180BSL","Active","Design Utility",,"Label for TVIA (186;39).","No",,,"Drawn",,,,"186","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194252","HVT","NIL","NIL","180BSL","Active","Common Design FEOL",,"High Vt implant.","No",,,"Drawn",,,,"187","0",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194251","TLIN_Label","NIL","NIL","180BSL","Active","Design Utility",,"Label for TLIN (187;39).","No",,,"Drawn",,,,"187","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194257","HVT_PLDD_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"HVT_PLDD_SPE layer.","No",,,"Drawn",,,,"189","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194258","HVT_PLDD_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HVT_PLDD layer.","No",,,"Drawn",,,,"189","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194256","HVT_NLDD_CD","NIL","NIL","180BSL","Active","Common Design FEOL",,"HVT_NLDD_CD layer.","No",,,"Drawn",,,,"188","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194255","HVT_NLDD_Dummy","NIL","NIL","180BSL","Active","Fill",,"HVT_NLDD_Dummy layer.","No",,,"Drawn",,,,"188","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194253","HVT_NLDD_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"HVT_NLDD_SPE layer.","No",,,"Drawn",,,,"188","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194254","HVT_NLDD_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HVT_NLDD layer.","No",,,"Drawn",,,,"188","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194277","HVPVT_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HVPVT layer.","No",,,"Drawn",,,,"208","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194278","HVPVT_Dummy","NIL","NIL","180BSL","Active","Fill",,"HVPVT_Dummy layer.","No",,,"Drawn",,,,"208","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194300","P_PTHROU_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with P_PTHROU layer.","No",,,"Drawn",,,,"234","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194301","MIM_ALIGN_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with MIM_ALIGN layer.","No",,,"Drawn",,,,"235","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194298","HPVT_PKT_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HPVT_PKT layer.","No",,,"Drawn",,,,"233","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194296","HNVT_PKT_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HNVT_PKT layer.","No",,,"Drawn",,,,"232","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194302","MIM_ALIGN_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"MIM_ALIGN_CD layer.","No",,,"Drawn",,,,"235","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194304","TGM_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with TGM layer.","No",,,"Drawn",,,,"237","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194303","PPWELL","NIL","NIL","180BSL","Active","Marker Devices",,"Define N-ch device (1.8V/3.3V/6V) inside DNWELL.","No",,,"Drawn",,,,"236","0",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194309","NO_NLDD","NIL","NIL","180BSL","Active","Design Utility",,"block N-LDD implant.","No",,,"Drawn",,,,"780","128",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194310","Prime_Area_Marking","NIL","NIL","180BSL","Active","DataPrep Marker",,"Prime_Area_Marking layer.","No",,,"Drawn",,,,"1000","31",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194308","NDVT_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with NDVT layer.","No",,,"Drawn",,,,"247","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194307","ZERO_PSUB","NIL","NIL","180BSL","Active","Design Utility",,"Define the LV/MV outside DNWELL area which is only allowed when Psub is biased 0V.","No",,,"Drawn",,,,"246","0",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194306","DNPlus_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with DNPlus layer.","No",,,"Drawn",,,,"242","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194295","S_Contact_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with S_Contact Layer.","No",,,"Drawn",,,,"230","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194294","DV_D","NIL","NIL","180BSL","Active","Design Utility",,"Drawn layer for thick gate oxide area in a dual voltage process.","No",,,"Drawn",,,,"228","0",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194283","FuseTop2_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with FuseTop2 layer.","No",,,"Drawn",,,,"215","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194284","ZST","NIL","NIL","180BSL","Active","Marker Devices",,"Logic Select transistor.","No",,,"Drawn",,,,"217","0",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194282","VNPN","NIL","NIL","180BSL","Active","Design Utility",,"Vertical NPN region.","No",,,"Drawn",,,,"212","148",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194279","HVPVT_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"HVPVT_CD layer.","No",,,"Drawn",,,,"208","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194285","POLYFUSE_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with POLYFUSE layer.","No",,,"Drawn",,,,"220","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194287","TANRES_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with TANRES layer.","No",,,"Drawn",,,,"222","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194286","ZERO_MASK_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with ZERO_MASK.","No",,,"Drawn",,,,"221","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194292","FHRES","NIL","NIL","180BSL","Active","Common Design FEOL",,"To indicate Free HRES Poly for Layer generation. ( Both LVPLDD and MVPLDD will be implanted).","No",,,"Drawn",,,,"227","0",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194293","ELVT","NIL","NIL","180BSL","Active","Marker Enablement",,"Marking layer for ELVT device.","No",,,"Drawn",,,,"228","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194291","LEL_Label","NIL","NIL","180BSL","Active","Design Utility",,"Label for LEL (227,39).","No",,,"Drawn",,,,"227","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194290","DNUM_Label","NIL","NIL","180BSL","Active","Design Utility",,"Label for DNUM (226;39).","No",,,"Drawn",,,,"226","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194288","OTPGate_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with OTPGate layer.","No",,,"Drawn",,,,"225","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194243","ZENER_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with ZENER layer.","No",,,"Drawn",,,,"178","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194242","NRESI_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with NRESI layer.","No",,,"Drawn",,,,"172","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194197","TGVT_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with TGVT layer.","No",,,"Drawn",,,,"136","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194198","BVTP_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with BVTP.","No",,,"Drawn",,,,"137","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194196","BJT_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with BJT layer.","No",,,"Drawn",,,,"133","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194195","EMIPOLY_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with EMIPOLY layer.","No",,,"Drawn",,,,"132","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194193","ALPad_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"ALPad_CD layer.","No",,,"Drawn",,,,"130","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194194","SIC_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with SIC layer.","No",,,"Drawn",,,,"131","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194199","FuseBot_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with FuseBot layer.","No",,,"Drawn",,,,"138","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194201","FuseBot_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"FuseBot_CD layer.","No",,,"Drawn",,,,"138","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194200","FuseBot_Dummy","NIL","NIL","180BSL","Active","Fill",,"FuseBot Dummy fill.","No",,,"Drawn",,,,"138","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194206","ZVT_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with ZVT layer.","No",,,"Drawn",,,,"141","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194207","AntiFuse_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with AntiFuse layer.","No",,,"Drawn",,,,"142","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194205","Via7_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Via7 layer.","No",,,"Drawn",,,,"140","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194204","Metal8_Dummy","NIL","NIL","180BSL","Active","Fill",,"Metal 8 Dummy Fill.","No",,,"Drawn",,,,"139","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194202","Metal8_Slot","NIL","NIL","180BSL","Active","Design Utility",,"Metal8 slot.","No",,,"Drawn",,,,"139","3",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194203","Metal8_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Metal8 layer.","No",,,"Drawn",,,,"139","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194192","ALPad_Dummy","NIL","NIL","180BSL","Active","Fill",,"ALPad_Dummy layer.","No",,,"Drawn",,,,"130","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194191","ALPad_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with ALPad layer.","No",,,"Drawn",,,,"130","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194178","Emitter_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Emitter layer.","No",,,"Drawn",,,,"124","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194180","Cwell_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Cwell layer.","No",,,"Drawn",,,,"125","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194177","Base_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Base layer.","No",,,"Drawn",,,,"123","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194176","NSinker_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with NSinker layer.","No",,,"Drawn",,,,"122","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194174","PISCAP_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with PISCAP layer.","No",,,"Drawn",,,,"120","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194175","BuriedPP","NIL","NIL","180BSL","Active","Common Design FEOL",,"For Isolated High voltage NMOS (pocket Pwell).","No",,,"Drawn",,,,"121","0",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194181","Metal6_Slot","NIL","NIL","180BSL","Active","Design Utility",,"Metal6 slot.","No",,,"Drawn",,,,"126","3",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194183","Metal6_Dummy","NIL","NIL","180BSL","Active","Fill",,"Metal 6 Dummy Fill.","No",,,"Drawn",,,,"126","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194182","Metal6_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Metal6 layer.","No",,,"Drawn",,,,"126","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194188","ViaTop_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with ViaTop layer.","No",,,"Drawn",,,,"129","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194190","ALPad_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"ALPad_SPE layer.","No",,,"Drawn",,,,"130","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194187","Metal7_Dummy","NIL","NIL","180BSL","Active","Fill",,"Metal 7 Dummy Fill.","No",,,"Drawn",,,,"128","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194186","Metal7_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Metal7 layer.","No",,,"Drawn",,,,"128","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194184","Via6_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Via6 layer.","No",,,"Drawn",,,,"127","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194185","Metal7_Slot","NIL","NIL","180BSL","Active","Design Utility",,"Metal7 slot.","No",,,"Drawn",,,,"128","3",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194209","DV2_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"DV2_SPE layer.","No",,,"Drawn",,,,"144","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194231","DV3Pwell_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with DV3Pwell layer.","No",,,"Drawn",,,,"166","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194232","DV3_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"DV3_SPE layer.","No",,,"Drawn",,,,"167","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194230","DV3Nwell_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with DV3Nwell layer.","No",,,"Drawn",,,,"165","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194229","PW_NAT_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with PW_NAT layer.","No",,,"Drawn",,,,"164","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194227","UHVPBODY_Label","NIL","NIL","180BSL","Active","Design Utility",,"Label for UHV P Body (160;39).","No",,,"Drawn",,,,"160","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194228","Phaseshift_Blk","NIL","NIL","180BSL","Active","Marker Enablement",,"Phaseshift_Blk layer.","No",,,"Drawn",,,,"162","0",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194233","DV3_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with DV3 layer.","No",,,"Drawn",,,,"167","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194235","DV3_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"DV3_CD layer.","No",,,"Drawn",,,,"167","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194234","DV3_Dummy","NIL","NIL","180BSL","Active","Fill",,"DV3_Dummy layer.","No",,,"Drawn",,,,"167","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194240","MetalRDL_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with MetalRDL layer.","No",,,"Drawn",,,,"171","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194241","MetalRDL_Dummy","NIL","NIL","180BSL","Active","Fill",,"MetalRDL Dummy Fill.","No",,,"Drawn",,,,"171","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194239","PAD_ALI","NIL","NIL","180BSL","Active","Common Design BEOL",,"Pad on AL interconnection routing path.","No",,,"Drawn",,,,"171","1",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194238","ViaRDL_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with ViaRDL layer.","No",,,"Drawn",,,,"170","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194236","DV3_NLDD_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with DV3_NLDD layer.","No",,,"Drawn",,,,"168","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194237","DV3_PLDD_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with DV3_PLDD layer.","No",,,"Drawn",,,,"169","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194226","Zener_Pimp_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Zener_Pimp layer.","No",,,"Drawn",,,,"155","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194225","ZPVT_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with ZPVT layer.","No",,,"Drawn",,,,"150","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194214","DV2_NLDD_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"DV2_NLDD_CD layer.","No",,,"Drawn",,,,"145","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194215","DV2_PLDD_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with DV2_PLDD layer.","No",,,"Drawn",,,,"146","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194213","DV2_NLDD_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with DV2_NLDD layer.","No",,,"Drawn",,,,"145","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194212","DV2_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"DV2_CD layer.","No",,,"Drawn",,,,"144","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194210","DV2_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with DV2 layer.","No",,,"Drawn",,,,"144","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194211","DV2_Dummy","NIL","NIL","180BSL","Active","Fill",,"DV2_Dummy layer.","No",,,"Drawn",,,,"144","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194216","DV2_PLDD_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"DV2_PLDD_CD layer.","No",,,"Drawn",,,,"146","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194218","NW1A_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with NW1A layer.","No",,,"Drawn",,,,"148","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194217","NW1A_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"NW1A_SPE layer.","No",,,"Drawn",,,,"148","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194223","PF1VA_Dummy","NIL","NIL","180BSL","Active","Fill",,"PF1VA_Dummy layer.","No",,,"Drawn",,,,"149","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194224","PF1VA_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"PF1VA_CD layer.","No",,,"Drawn",,,,"149","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194222","PF1VA_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with PF1VA layer.","No",,,"Drawn",,,,"149","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194221","PF1VA_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"PF1VA_SPE layer.","No",,,"Drawn",,,,"149","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194219","NW1A_Dummy","NIL","NIL","180BSL","Active","Fill",,"NW1A_Dummy layer.","No",,,"Drawn",,,,"148","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194220","NW1A_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"NW1A_CD layer.","No",,,"Drawn",,,,"148","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194173","BIPOPN_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with BIPOPN layer.","No",,,"Drawn",,,,"105","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194033","Metal1_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Metal1_SPE layer.","No",,,"Drawn",,,,"34","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194034","Metal1_OPC_dg","NIL","NIL","180BSL","Active","OPC",,"Drawn Metal1 OPC.","No",,,"Drawn",,,,"34","1",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193849","Emitter","NIL","NIL","180BSL","Active","Design Utility",,"Defines NPN-Emitter window.","No",,,"Mask",,,,"124","0",,,,,,,,,,,,,,,,,,"56",,,,,,,,,,,,
"LV-0000193850","Cwell","NIL","NIL","180BSL","Active","Generated Mask",,"Cwell layer.","No",,,"Mask",,,,"125","0",,,,,,,,,,,,,,,,,,"02",,,,,,,,,,,,
"LV-0000193847","NSinker","NIL","NIL","180BSL","Active","Common Design FEOL",,"Implant for PMOS Nwell tap and NPN collector and Poly2 to NSinker capacitor.","No",,,"Mask",,,,"122","0",,,,,,,,,,,,,,,,,,"48",,,,,,,,,,,,
"LV-0000193845","BIPOPN","NIL","NIL","180BSL","Active","Marker Enablement",,"BIPOPN layer.","No",,,"Mask",,,,"105","0",,,,,,,,,,,,,,,,,,"7G",,,,,,,,,,,,
"LV-0000193851","Metal6","NIL","NIL","180BSL","Active","Common Design BEOL",,"Metal 6 interconnect.","No",,,"Mask",,,,"126","0",,,,,,,,,,,,,,,,,,"9N",,,,,,,,,,,,
"LV-0000193853","Metal7","NIL","NIL","180BSL","Active","Common Design BEOL",,"Metal 7 interconnect.","No",,,"Mask",,,,"128","0",,,,,,,,,,,,,,,,,,"9Q",,,,,,,,,,,,
"LV-0000193852","Via6","NIL","NIL","180BSL","Active","Common Design BEOL",,"Metal 7 to metal 6 contact.","No",,,"Mask",,,,"127","0",,,,,,,,,,,,,,,,,,"9P",,,,,,,,,,,,
"LV-0000193858","BJT","NIL","NIL","180BSL","Active","Generated Mask",,"BJT layer.","No",,,"Mask",,,,"133","0",,,,,,,,,,,,,,,,,,"6N",,,,,,,,,,,,
"LV-0000193859","PWLVT","NIL","NIL","180BSL","Active","Generated Mask",,"PWLVT layer.","No",,,"Mask",,,,"135","0",,,,,,,,,,,,,,,,,,"1A",,,,,,,,,,,,
"LV-0000193857","EMIPOLY","NIL","NIL","180BSL","Active","Design Utility",,"Defines NPN-Emitter poly.","No",,,"Mask",,,,"132","0",,,,,,,,,,,,,,,,,,"6F",,,,,,,,,,,,
"LV-0000193856","SIC","NIL","NIL","180BSL","Active","Common Design FEOL",,"Defines Selective Collector implant layer.","No",,,"Mask",,,,"131","0",,,,,,,,,,,,,,,,,,"6E",,,,,,,,,,,,
"LV-0000193854","ViaTop","NIL","NIL","180BSL","Active","Common Design BEOL",,"Top Metal (MT) to (MT-1) contact.","No",,,"Mask",,,,"129","0",,,,,,,,,,,,,,,,,,"9R",,,,,,,,,,,,
"LV-0000193855","ALPad","NIL","NIL","180BSL","Active","Design Utility",,"ALPad layer.","No",,,"Mask",,,,"130","0",,,,,,,,,,,,,,,,,,"9S",,,,,,,,,,,,
"LV-0000193844","PWHV2","NIL","NIL","180BSL","Active","Design Utility",,"Define High Voltage 40V LDNMOS Well Area (98,28).","No",,,"Mask",,,,"98","28",,,,,,,,,,,,,,,,,,"BM",,,,,,,,,,,,
"LV-0000193843","FuseWindow","NIL","NIL","180BSL","Active","Design Utility",,"Metal Fuse window.","No",,,"Mask",,,,"96","0",,,,,,,,,,,,,,,,,,"9A",,,,,,,,,,,,
"LV-0000193833","PRESI","NIL","NIL","180BSL","Active","Common Design FEOL",,"Non-salicided P+ Poly resistor on field.","No",,,"Mask",,,,"83","0",,,,,,,,,,,,,,,,,,"5A",,,,,,,,,,,,
"LV-0000193828","PplusRes_Blk","NIL","NIL","180BSL","Active","Generated Mask",,"PplusRes_Blk layer.","No",,,"Mask",,,,"74","0",,,,,,,,,,,,,,,,,,"51",,,,,,,,,,,,
"LV-0000193834","OXIDE","NIL","NIL","180BSL","Active","Marker Enablement",,"Trench patterning for oxide refill and CMP (83;28).","No",,,"Mask",,,,"83","28",,,,,,,,,,,,,,,,,,"B5",,,,,,,,,,,,
"LV-0000193836","TVIA","NIL","NIL","180BSL","Active","Common Design BEOL",,"Via open for TiN bump-stop liner deposition (84;28).","No",,,"Mask",,,,"84","28",,,,,,,,,,,,,,,,,,"B6",,,,,,,,,,,,
"LV-0000193835","ZON","NIL","NIL","180BSL","Active","Marker Devices",,"Low VT NMOS.","No",,,"Mask",,,,"84","0",,,,,,,,,,,,,,,,,,"6C",,,,,,,,,,,,
"LV-0000193841","Win2","NIL","NIL","180BSL","Active","Design Utility",,"First passivation.","No",,,"Mask",,,,"91","0",,,,,,,,,,,,,,,,,,"9C",,,,,,,,,,,,
"LV-0000193842","LEL","NIL","NIL","180BSL","Active","Marker Enablement",,"Mask for ELVT device Vt implant (94,28).","No",,,"Mask",,,,"94","28",,,,,,,,,,,,,,,,,,"BH",,,,,,,,,,,,
"LV-0000193840","LNN","NIL","NIL","180BSL","Active","Design Utility",,"LNN layer.","No",,,"Mask",,,,"87","0",,,,,,,,,,,,,,,,,,"54",,,,,,,,,,,,
"LV-0000193839","DNUM","NIL","NIL","180BSL","Active","Marker Enablement",,"1x Die ID print for CMOS (86;28).","No",,,"Mask",,,,"86","28",,,,,,,,,,,,,,,,,,"B8",,,,,,,,,,,,
"LV-0000193837","TLIN","NIL","NIL","180BSL","Active","Marker Enablement",,"TiN liner patterning (85;28).","No",,,"Mask",,,,"85","28",,,,,,,,,,,,,,,,,,"B7",,,,,,,,,,,,
"LV-0000193838","PreDope","NIL","NIL","180BSL","Active","Generated Mask",,"PreDope layer.","No",,,"Mask",,,,"85","0",,,,,,,,,,,,,,,,,,"59",,,,,,,,,,,,
"LV-0000193860","TGVT","NIL","NIL","180BSL","Active","Generated Mask",,"TGVT layer.","No",,,"Mask",,,,"136","0",,,,,,,,,,,,,,,,,,"34",,,,,,,,,,,,
"LV-0000193861","BVTP","NIL","NIL","180BSL","Active","Generated Mask",,"BVTP layer.","No",,,"Mask",,,,"137","0",,,,,,,,,,,,,,,,,,"2B",,,,,,,,,,,,
"LV-0000193883","NRESI","NIL","NIL","180BSL","Active","Marker Devices",,"Non-salicided N+ Poly resistor on field.","No",,,"Mask",,,,"172","0",,,,,,,,,,,,,,,,,,"5C",,,,,,,,,,,,
"LV-0000193884","OTP_HIVTP","NIL","NIL","180BSL","Active","Marker Devices",,"Cell Vt adjustment implant for OTP IP, and must not be used for any other purpose.","No",,,"Mask",,,,"177","0",,,,,,,,,,,,,,,,,,"1D",,,,,,,,,,,,
"LV-0000193882","MetalRDL","NIL","NIL","180BSL","Active","Common Design BEOL",,"Metal connected to the Al Cap.","No",,,"Mask",,,,"171","0",,,,,,,,,,,,,,,,,,"9Y",,,,,,,,,,,,
"LV-0000193881","ViaRDL","NIL","NIL","180BSL","Active","Common Design BEOL",,"Via Connecting Top Metal & RDL Metal.","No",,,"Mask",,,,"170","0",,,,,,,,,,,,,,,,,,"9X",,,,,,,,,,,,
"LV-0000193879","DV3_NLDD","NIL","NIL","180BSL","Active","Common Design FEOL",,"Triple Gate NLDD.","No",,,"Mask",,,,"168","0",,,,,,,,,,,,,,,,,,"7B",,,,,,,,,,,,
"LV-0000193880","DV3_PLDD","NIL","NIL","180BSL","Active","Common Design FEOL",,"Triple Gate PLDD.","No",,,"Mask",,,,"169","0",,,,,,,,,,,,,,,,,,"7C",,,,,,,,,,,,
"LV-0000193887","CellSD","NIL","NIL","180BSL","Active","Design Utility",,"Source area in OTP (or EEPROM) Cell.","No",,,"Mask",,,,"182","0",,,,,,,,,,,,,,,,,,"6X",,,,,,,,,,,,
"LV-0000193892","POLYCON","NIL","NIL","180BSL","Active","Generated Mask",,"POLYCON layer.","No",,,"Mask",,,,"194","0",,,,,,,,,,,,,,,,,,"7J",,,,,,,,,,,,
"LV-0000193893","HTNVT","NIL","NIL","180BSL","Active","Generated Mask",,"HTNVT layer.","No",,,"Mask",,,,"195","0",,,,,,,,,,,,,,,,,,"5F",,,,,,,,,,,,
"LV-0000193890","HVT_PLDD","NIL","NIL","180BSL","Active","Common Design FEOL",,"Thin Gate PMOS Vt adjust.","No",,,"Mask",,,,"189","0",,,,,,,,,,,,,,,,,,"6Z",,,,,,,,,,,,
"LV-0000193888","BT","NIL","NIL","180BSL","Active","Generated Mask",,"BT layer.","No",,,"Mask",,,,"186","0",,,,,,,,,,,,,,,,,,"1H",,,,,,,,,,,,
"LV-0000193889","HVT_NLDD","NIL","NIL","180BSL","Active","Common Design FEOL",,"Thin Gate NMOS Vt adjust.","No",,,"Mask",,,,"188","0",,,,,,,,,,,,,,,,,,"6Y",,,,,,,,,,,,
"LV-0000193878","DV3","NIL","NIL","180BSL","Active","Common Design FEOL",,"Triple Gate Oxide.","No",,,"Mask",,,,"167","0",,,,,,,,,,,,,,,,,,"7E",,,,,,,,,,,,
"LV-0000193877","DV3Pwell","NIL","NIL","180BSL","Active","Common Design FEOL",,"Triple Gate Pwell.","No",,,"Mask",,,,"166","0",,,,,,,,,,,,,,,,,,"1R",,,,,,,,,,,,
"LV-0000193866","AntiFuse","NIL","NIL","180BSL","Active","Generated Mask",,"AntiFuse layer.","No",,,"Mask",,,,"142","0",,,,,,,,,,,,,,,,,,"8G",,,,,,,,,,,,
"LV-0000193867","DV2","NIL","NIL","180BSL","Active","Common Design FEOL",,"Additional I/O for Triple Gate Oxide option.","No",,,"Mask",,,,"144","0",,,,,,,,,,,,,,,,,,"6J",,,,,,,,,,,,
"LV-0000193865","ZVT","NIL","NIL","180BSL","Active","Marker Devices",,"Pwell for Zero Vt N-ch transistor.","No",,,"Mask",,,,"141","0",,,,,,,,,,,,,,,,,,"1B",,,,,,,,,,,,
"LV-0000193864","Via7","NIL","NIL","180BSL","Active","Common Design BEOL",,"Metal 8 to metal 7 contact.","No",,,"Mask",,,,"140","0",,,,,,,,,,,,,,,,,,"9W",,,,,,,,,,,,
"LV-0000193862","FuseBot","NIL","NIL","180BSL","Active","Marker Devices",,"Bottom plate of MiM capacitors.","No",,,"Mask",,,,"138","0",,,,,,,,,,,,,,,,,,"8F",,,,,,,,,,,,
"LV-0000193863","Metal8","NIL","NIL","180BSL","Active","Common Design BEOL",,"Metal 8 interconnect.","No",,,"Mask",,,,"139","0",,,,,,,,,,,,,,,,,,"9V",,,,,,,,,,,,
"LV-0000193868","DV2_NLDD","NIL","NIL","180BSL","Active","Generated Mask",,"DV2_NLDD layer.","No",,,"Mask",,,,"145","0",,,,,,,,,,,,,,,,,,"6K",,,,,,,,,,,,
"LV-0000193870","OTP_PMemCell","NIL","NIL","180BSL","Active","Generated Mask",,"OTP_PMemCell layer.","No",,,"Mask",,,,"147","0",,,,,,,,,,,,,,,,,,"6M",,,,,,,,,,,,
"LV-0000193869","DV2_PLDD","NIL","NIL","180BSL","Active","Generated Mask",,"DV2_PLDD layer.","No",,,"Mask",,,,"146","0",,,,,,,,,,,,,,,,,,"6L",,,,,,,,,,,,
"LV-0000193875","PW_NAT","NIL","NIL","180BSL","Active","Common Design FEOL",,"Implant layer to increase Vt for native thin NMOS Transistor.","No",,,"Mask",,,,"164","0",,,,,,,,,,,,,,,,,,"22",,,,,,,,,,,,
"LV-0000193876","DV3Nwell","NIL","NIL","180BSL","Active","Common Design FEOL",,"Triple Gate Nwell.","No",,,"Mask",,,,"165","0",,,,,,,,,,,,,,,,,,"1Q",,,,,,,,,,,,
"LV-0000193874","Zener_Pimp","NIL","NIL","180BSL","Active","Common Design FEOL",,"Over size of Zener_Pdiff.","No",,,"Mask",,,,"155","0",,,,,,,,,,,,,,,,,,"6Q",,,,,,,,,,,,
"LV-0000193873","ZPVT","NIL","NIL","180BSL","Active","Marker Devices",,"Nwell for Zero Vt P-ch transistor.","No",,,"Mask",,,,"150","0",,,,,,,,,,,,,,,,,,"1C",,,,,,,,,,,,
"LV-0000193871","NW1A","NIL","NIL","180BSL","Active","Common Design FEOL",,"NW1A layer.","No",,,"Mask",,,,"148","0",,,,,,,,,,,,,,,,,,"16",,,,,,,,,,,,
"LV-0000193827","Pad2","NIL","NIL","180BSL","Active","Common Design BEOL",,"Pad2 layer.","No",,,"Mask",,,,"71","0",,,,,,,,,,,,,,,,,,"9B",,,,,,,,,,,,
"LV-0000193826","Pillar","NIL","NIL","180BSL","Active","Marker Enablement",,"Pillar.","No",,,"Mask",,,,"69","0",,,,,,,,,,,,,,,,,,"9K",,,,,,,,,,,,
"LV-0000193781","TUNOX","NIL","NIL","180BSL","Active","Common Design FEOL",,"Tunnel oxide window in the memory cell transistor.","No",,,"Mask",,,,"27","0",,,,,,,,,,,,,,,,,,"35",,,,,,,,,,,,
"LV-0000193782","Poly1","NIL","NIL","180BSL","Active","Common Design FEOL",,"Poly1 interconnect, CAP Bottom plate, High Rs Resistor.","No",,,"Mask",,,,"28","0",,,,,,,,,,,,,,,,,,"40",,,,,,,,,,,,
"LV-0000193780","Cell_imp","NIL","NIL","180BSL","Active","Common Design FEOL",,"Implant at cell region.","No",,,"Mask",,,,"26","0",,,,,,,,,,,,,,,,,,"30",,,,,,,,,,,,
"LV-0000193777","D_TRENCH","NIL","NIL","180BSL","Active","Design Utility",,"Define the area of deep trench etch.","No",,,"Mask",,,,"23","28",,,,,,,,,,,,,,,,,,"8P",,,,,,,,,,,,
"LV-0000193783","CAP","NIL","NIL","180BSL","Active","Marker Devices",,"Define Capacitor Dielectric region of PIP Capacitor.","No",,,"Mask",,,,"29","0",,,,,,,,,,,,,,,,,,"45",,,,,,,,,,,,
"LV-0000193790","METAL_SHIELD","NIL","NIL","180BSL","Active","Marker Enablement",,"Metal for customer shielding; add on top of top metal L98.","No",,,"Mask",,,,"35","28",,,,,,,,,,,,,,,,,,"0R",,,,,,,,,,,,
"LV-0000193776","PField","NIL","NIL","180BSL","Active","Common Design FEOL",,"Nch device substrate.","No",,,"Mask",,,,"23","0",,,,,,,,,,,,,,,,,,"15",,,,,,,,,,,,
"LV-0000193765","Zener_Nimp","NIL","NIL","180BSL","Active","Common Design FEOL",,"Over size of Zener_Ndiff.","No",,,"Mask",,,,"13","28",,,,,,,,,,,,,,,,,,"6R",,,,,,,,,,,,
"LV-0000193763","BN","NIL","NIL","180BSL","Active","Common Design FEOL",,"Source and drain area.","No",,,"Mask",,,,"11","0",,,,,,,,,,,,,,,,,,"20",,,,,,,,,,,,
"LV-0000193762","TP","NIL","NIL","180BSL","Active","Common Design FEOL",,"TP layer.","No",,,"Mask",,,,"10","0",,,,,,,,,,,,,,,,,,"64",,,,,,,,,,,,
"LV-0000193761","LPN","NIL","NIL","180BSL","Active","Generated Mask",,"LPN layer.","No",,,"Mask",,,,"9","0",,,,,,,,,,,,,,,,,,"58",,,,,,,,,,,,
"LV-0000193766","HVDNW","NIL","NIL","180BSL","Active","Common Design FEOL",,"Define Deep NWELL HV.","No",,,"Mask",,,,"14","28",,,,,,,,,,,,,,,,,,"09",,,,,,,,,,,,
"LV-0000193768","Trench_imp","NIL","NIL","180BSL","Active","Common Design FEOL",,"Trench_imp layer.","No",,,"Mask",,,,"15","28",,,,,,,,,,,,,,,,,,"1S",,,,,,,,,,,,
"LV-0000193767","AV","NIL","NIL","180BSL","Active","Frame",,"Alignment Visibility. Only in frame.","No",,,"Mask",,,,"14","0",,,,,,,,,,,,,,,,,,"14",,,,,,,,,,,,
"LV-0000193773","PVT","NIL","NIL","180BSL","Active","Generated Mask",,"PVT layer.","No",,,"Mask",,,,"20","0",,,,,,,,,,,,,,,,,,"28",,,,,,,,,,,,
"LV-0000193772","NVT","NIL","NIL","180BSL","Active","Common Design FEOL",,"Nch Vt implant for devices except high voltage native Nch and memory cell transistor (MC CG).","No",,,"Mask",,,,"19","0",,,,,,,,,,,,,,,,,,"29",,,,,,,,,,,,
"LV-0000193771","LI","NIL","NIL","180BSL","Active","Design Utility",,"Interconnect to poly 2 and active regions.","No",,,"Mask",,,,"17","0",,,,,,,,,,,,,,,,,,"78",,,,,,,,,,,,
"LV-0000193769","AD","NIL","NIL","180BSL","Active","Design Utility",,"Planarization Aid.","No",,,"Mask",,,,"15","0",,,,,,,,,,,,,,,,,,"11",,,,,,,,,,,,
"LV-0000193770","POLYMEM","NIL","NIL","180BSL","Active","Common Design FEOL",,"Poly in memory area.","No",,,"Mask",,,,"16","0",,,,,,,,,,,,,,,,,,"4C",,,,,,,,,,,,
"LV-0000193792","METAL_SHIELD_VIA","NIL","NIL","180BSL","Active","Marker Enablement",,"Via for METAL_SHIELD.","No",,,"Mask",,,,"36","28",,,,,,,,,,,,,,,,,,"0S",,,,,,,,,,,,
"LV-0000193816","PIB","NIL","NIL","180BSL","Active","Common Design BEOL",,"Bondpad opening & Passivation opening.","No",,,"Mask",,,,"50","0",,,,,,,,,,,,,,,,,,"99",,,,,,,,,,,,
"LV-0000193813","DRIFT","NIL","NIL","180BSL","Active","Common Design FEOL",,"Between Drain and Gate as dielectrics to sustain high voltage for LDMOS (STI) (47,28).","No",,,"Mask",,,,"47","28",,,,,,,,,,,,,,,,,,"AA",,,,,,,,,,,,
"LV-0000193811","HVPDDD3","NIL","NIL","180BSL","Active","Design Utility",,"40V-65V N/PLDMOS drain side extension (46;28).","No",,,"Mask",,,,"46","28",,,,,,,,,,,,,,,,,,"A9",,,,,,,,,,,,
"LV-0000193812","TN","NIL","NIL","180BSL","Active","Common Design FEOL",,"TN layer.","No",,,"Mask",,,,"47","0",,,,,,,,,,,,,,,,,,"61",,,,,,,,,,,,
"LV-0000193817","HVoxide","NIL","NIL","180BSL","Active","Generated Mask",,"HVoxide layer.","No",,,"Mask",,,,"51","0",,,,,,,,,,,,,,,,,,"46",,,,,,,,,,,,
"LV-0000193818","VT_ADJ","NIL","NIL","180BSL","Active","Common Design FEOL",,"Define implant layer, lateral diffusion the dopant and adjust the Vtp.","No",,,"Mask",,,,"52","0",,,,,,,,,,,,,,,,,,"33",,,,,,,,,,,,
"LV-0000193825","UHVPBODY","NIL","NIL","180BSL","Active","Common Design FEOL",,"UHV P Body (63;28).","No",,,"Mask",,,,"63","28",,,,,,,,,,,,,,,,,,"A0",,,,,,,,,,,,
"LV-0000193823","HVN","NIL","NIL","180BSL","Active","Generated Mask",,"HVN layer.","No",,,"Mask",,,,"59","0",,,,,,,,,,,,,,,,,,"62",,,,,,,,,,,,
"LV-0000193822","LVESD","NIL","NIL","180BSL","Active","Marker ESD",,"LVESD layer.","No",,,"Mask",,,,"56","0",,,,,,,,,,,,,,,,,,"69",,,,,,,,,,,,
"LV-0000193820","HVP","NIL","NIL","180BSL","Active","Common Design FEOL",,"HVP layer.","No",,,"Mask",,,,"54","0",,,,,,,,,,,,,,,,,,"23",,,,,,,,,,,,
"LV-0000193821","Dualgate","NIL","NIL","180BSL","Active","Design Utility",,"Please refer to respective Design Manual for details.","No",,,"Mask",,,,"55","0",,,,,,,,,,,,,,,,,,"38",,,,,,,,,,,,
"LV-0000193809","HVNDDD3","NIL","NIL","180BSL","Active","Design Utility",,"40V-65V N/PLDMOS drain side extension (45;28).","No",,,"Mask",,,,"45","28",,,,,,,,,,,,,,,,,,"A8",,,,,,,,,,,,
"LV-0000193799","NLDBODY","NIL","NIL","180BSL","Active","Common Design FEOL",,"Low Rds(on) LDNMOS source regions.","No",,,"Mask",,,,"40","28",,,,,,,,,,,,,,,,,,"0V",,,,,,,,,,,,
"LV-0000193797","Ncap","NIL","NIL","180BSL","Active","Common Design FEOL",,"Implant on capacitor bottom plate and low Rs resistor for surface P-channel salicide process ONLY.","No",,,"Mask",,,,"39","0",,,,,,,,,,,,,,,,,,"50",,,,,,,,,,,,
"LV-0000193796","PLDBODY","NIL","NIL","180BSL","Active","Common Design FEOL",,"Low Rds(on) LDPMOS source regions.","No",,,"Mask",,,,"39","28",,,,,,,,,,,,,,,,,,"0U",,,,,,,,,,,,
"LV-0000193795","MEMW1","NIL","NIL","180BSL","Active","Generated Mask",,"MEMW1 layer.","No",,,"Mask",,,,"38","28",,,,,,,,,,,,,,,,,,"52",,,,,,,,,,,,
"LV-0000193801","LTCRES","NIL","NIL","180BSL","Active","Marker Enablement",,"Low TC Poly Resistor (Temperature Coefficient).","No",,,"Mask",,,,"41","28",,,,,,,,,,,,,,,,,,"0W",,,,,,,,,,,,
"LV-0000193807","METAL_SHIELD_VIA2","NIL","NIL","180BSL","Active","Marker Enablement",,"Via for METAL_SHIELD2.","No",,,"Mask",,,,"44","28",,,,,,,,,,,,,,,,,,"0Z",,,,,,,,,,,,
"LV-0000193808","Poly3","NIL","NIL","180BSL","Active","Common Design FEOL",,"Resistors and top plate of the capacitor.","No",,,"Mask",,,,"45","0",,,,,,,,,,,,,,,,,,"66",,,,,,,,,,,,
"LV-0000193805","METAL_SHIELD2","NIL","NIL","180BSL","Active","Marker Enablement",,"Shielding Metal2 (Metal above METAL_SHIELD).","No",,,"Mask",,,,"43","28",,,,,,,,,,,,,,,,,,"0Y",,,,,,,,,,,,
"LV-0000193803","HVNDDD2","NIL","NIL","180BSL","Active","Common Design FEOL",,"ISO-35V LDNMOS drain extension mask layer 42(28).","No",,,"Mask",,,,"42","28",,,,,,,,,,,,,,,,,,"0X",,,,,,,,,,,,
"LV-0000193804","Pwell","NIL","NIL","180BSL","Active","Common Design FEOL",,"N channel device substrate.","No",,,"Mask",,,,"43","0",,,,,,,,,,,,,,,,,,"03",,,,,,,,,,,,
"LV-0000193894","HTPVT","NIL","NIL","180BSL","Active","Generated Mask",,"HTPVT layer.","No",,,"Mask",,,,"196","0",,,,,,,,,,,,,,,,,,"5G",,,,,,,,,,,,
"LV-0000193896","BuriedCavity","NIL","NIL","180BSL","Active","Marker Devices",,"Mosys 1TQ capacitor application.","No",,,"Mask",,,,"199","0",,,,,,,,,,,,,,,,,,"5H",,,,,,,,,,,,
"LV-0000193986","SiOTP","NIL","NIL","180BSL","Active","Marker Devices",,"Drawn Layer Used for Sidense OTP Cells.","No",,,"Drawn",,,,"24","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193987","ESD_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with ESD layer.","No",,,"Drawn",,,,"24","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193985","PField_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"PField_CD layer.","No",,,"Drawn",,,,"23","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193984","PField_Dummy","NIL","NIL","180BSL","Active","Fill",,"PField_Dummy layer.","No",,,"Drawn",,,,"23","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193982","PField_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"PField_SPE layer.","No",,,"Drawn",,,,"23","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193983","PField_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with PField layer.","No",,,"Drawn",,,,"23","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193989","DEPL_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with DEPL layer.","No",,,"Drawn",,,,"25","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193996","TUNOX_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"TUNOX_SPE layer.","No",,,"Drawn",,,,"27","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193994","Cell_imp_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"Cell_imp_CD layer.","No",,,"Drawn",,,,"26","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193993","Cell_imp_Dummy","NIL","NIL","180BSL","Active","Fill",,"Cell_imp_Dummy layer.","No",,,"Drawn",,,,"26","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193991","Cell_imp_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Cell_imp_SPE layer.","No",,,"Drawn",,,,"26","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193992","Cell_imp_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Cell_imp layer.","No",,,"Drawn",,,,"26","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193981","PWELL_BLK","NIL","NIL","180BSL","Active","DataPrep Marker",,"PWELL_BLK layer.","No",,,"Drawn",,,,"23","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193980","COMP_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"COMP_CD layer.","No",,,"Drawn",,,,"22","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193969","PVT_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"PVT_CD layer.","No",,,"Drawn",,,,"20","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193970","BTUB","NIL","NIL","180BSL","Active","Marker Enablement",,"Bipolar tub.","No",,,"Drawn",,,,"20","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193968","PVT_Dummy","NIL","NIL","180BSL","Active","Fill",,"PVT_Dummy layer.","No",,,"Drawn",,,,"20","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193967","PVT_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with PVT layer.","No",,,"Drawn",,,,"20","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193965","NVT_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with NVT layer.","No",,,"Drawn",,,,"19","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193966","PVT_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"PVT_SPE layer.","No",,,"Drawn",,,,"20","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193971","PWHV_D","NIL","NIL","180BSL","Active","Common Design FEOL",,"High voltage Pwell.","No",,,"Drawn",,,,"21","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193973","Nwell_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Nwell layer.","No",,,"Drawn",,,,"21","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193972","Nwell_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Nwell_SPE layer.","No",,,"Drawn",,,,"21","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193978","HVNWELL","NIL","NIL","180BSL","Active","Common Design FEOL",,"Define High Voltage NWELL for HV P-channel device.","No",,,"Drawn",,,,"22","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193979","COMP_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"COMP_SPE layer.","No",,,"Drawn",,,,"22","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193974","Nwell_Dummy","NIL","NIL","180BSL","Active","Fill",,"Nwell_Dummy layer.","No",,,"Drawn",,,,"21","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193975","Nwell_CD","NIL","NIL","180BSL","Active","Design Utility",,"Nwell_CD layer.","No",,,"Drawn",,,,"21","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193997","TUNOX_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with TUNOX layer.","No",,,"Drawn",,,,"27","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193998","TUNOX_Dummy","NIL","NIL","180BSL","Active","Fill",,"TUNOX_Dummy layer.","No",,,"Drawn",,,,"27","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194021","Nplus_Dummy","NIL","NIL","180BSL","Active","Fill",,"Nplus_Dummy layer.","No",,,"Drawn",,,,"32","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194022","Nplus_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"Nplus_CD layer.","No",,,"Drawn",,,,"32","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194020","Nplus_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Nplus layer.","No",,,"Drawn",,,,"32","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194019","Nplus_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Nplus_SPE layer.","No",,,"Drawn",,,,"32","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194017","Pplus_CD","NIL","NIL","180BSL","Active","Design Utility",,"Pplus_CD layer.","No",,,"Drawn",,,,"31","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194018","Cu_PPI_Dummy","NIL","NIL","180BSL","Active","Fill",,"Cu_PPI_Dummy layer.","No",,,"Drawn",,,,"31","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194023","Cu_PPI_Label","NIL","NIL","180BSL","Active","Design Utility",,"Cu_PPI_Label layer.","No",,,"Drawn",,,,"32","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194025","Contact_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Contact_SPE layer.","No",,,"Drawn",,,,"33","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194029","Contact_Bar","NIL","NIL","180BSL","Active","Common Design BEOL",,"Rectangular contact for connecting Contact and Metal1.","No",,,"Drawn",,,,"33","15",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194028","Contact_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"Contact_CD layer.","No",,,"Drawn",,,,"33","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194026","Contact_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Contact layer.","No",,,"Drawn",,,,"33","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194027","Contact_Dummy","NIL","NIL","180BSL","Active","Fill",,"Contact_Dummy layer.","No",,,"Drawn",,,,"33","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194016","Pplus_Dummy","NIL","NIL","180BSL","Active","Fill",,"Pplus_Dummy layer.","No",,,"Drawn",,,,"31","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194015","Pplus_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Pplus layer.","No",,,"Drawn",,,,"31","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194004","Poly1_Dummy","NIL","NIL","180BSL","Active","Fill",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Poly1 layer.","No",,,"Drawn",,,,"28","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194005","Poly1_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"Poly1_CD layer.","No",,,"Drawn",,,,"28","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194003","Poly1_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Poly1 layer.","No",,,"Drawn",,,,"28","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194002","Poly1_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Poly1_SPE layer.","No",,,"Drawn",,,,"28","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193999","TUNOX_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"TUNOX_CD layer.","No",,,"Drawn",,,,"27","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194008","CAP_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with CAP layer.","No",,,"Drawn",,,,"29","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194007","D_CAP","NIL","NIL","180BSL","Active","Design Utility",,"ONO film stack region.","No",,,"Drawn",,,,"29","1",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194013","Cu_PPI_BLK","NIL","NIL","180BSL","Active","DataPrep Marker",,"Cu_PPI_BLK layer.","No",,,"Drawn",,,,"30","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194014","Pplus_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Pplus_SPE layer.","No",,,"Drawn",,,,"31","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194012","Poly2_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"Poly2_CD layer.","No",,,"Drawn",,,,"30","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194011","Poly2_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Poly2_SPE layer.","No",,,"Drawn",,,,"30","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193964","NTUB3","NIL","NIL","180BSL","Active","Marker Enablement",,"NTUB 3V to 3.9V.","No",,,"Drawn",,,,"18","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193963","LI_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with LI layer.","No",,,"Drawn",,,,"17","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193918","S_Contact","NIL","NIL","180BSL","Active","Common Design BEOL",,"Super Contact connects Metal1 to substrate bottom.","No",,,"Mask",,,,"230","0",,,,,,,,,,,,,,,,,,"79",,,,,,,,,,,,
"LV-0000193919","HNVT_PKT","NIL","NIL","180BSL","Active","Common Design FEOL",,"To define HVT logic and HVT SRAM HNVT PKT implant.","No",,,"Mask",,,,"232","0",,,,,,,,,,,,,,,,,,"5R",,,,,,,,,,,,
"LV-0000193917","OTPGate","NIL","NIL","180BSL","Active","Generated Mask",,"OTPGate layer.","No",,,"Mask",,,,"225","0",,,,,,,,,,,,,,,,,,"3D",,,,,,,,,,,,
"LV-0000193916","PcellVt2","NIL","NIL","180BSL","Active","Common Design FEOL",,"P cell Vt implants.","No",,,"Mask",,,,"224","0",,,,,,,,,,,,,,,,,,"5P",,,,,,,,,,,,
"LV-0000193915","NcellVt2","NIL","NIL","180BSL","Active","Common Design FEOL",,"N cell Vt implants.","No",,,"Mask",,,,"223","0",,,,,,,,,,,,,,,,,,"5N",,,,,,,,,,,,
"LV-0000193920","HPVT_PKT","NIL","NIL","180BSL","Active","Common Design FEOL",,"To define HVT logic and HVT SRAM HPVT PKT implant.","No",,,"Mask",,,,"233","0",,,,,,,,,,,,,,,,,,"5S",,,,,,,,,,,,
"LV-0000193922","MIM_ALIGN","NIL","NIL","180BSL","Active","Common Design BEOL",,"MIM aligment.","No",,,"Mask",,,,"235","0",,,,,,,,,,,,,,,,,,"8L",,,,,,,,,,,,
"LV-0000193921","P_PTHROU","NIL","NIL","180BSL","Active","Common Design FEOL",,"P-Pthrou Implamt.","No",,,"Mask",,,,"234","0",,,,,,,,,,,,,,,,,,"5Q",,,,,,,,,,,,
"LV-0000193927","M1Reverse","NIL","NIL","180BSL","Active","Common Design BEOL",,"Meta1 reverse mask to clear off the topography due to Aluminium step.","No",,,"Mask",,,,"245","0",,,,,,,,,,,,,,,,,,"7L",,,,,,,,,,,,
"LV-0000193928","NDVT","NIL","NIL","180BSL","Active","Common Design FEOL",,"1.8V or 3.3V N-channel VT implant.","No",,,"Mask",,,,"247","0",,,,,,,,,,,,,,,,,,"5V",,,,,,,,,,,,
"LV-0000193926","PolyPwell2","NIL","NIL","180BSL","Active","Common Design FEOL",,"Poly Pwell2 implant for optical device.","No",,,"Mask",,,,"244","0",,,,,,,,,,,,,,,,,,"5Y",,,,,,,,,,,,
"LV-0000193925","PolyPwell1","NIL","NIL","180BSL","Active","Common Design FEOL",,"Poly Pwell1 implant for optical device.","No",,,"Mask",,,,"243","0",,,,,,,,,,,,,,,,,,"5X",,,,,,,,,,,,
"LV-0000193923","TGM","NIL","NIL","180BSL","Active","Common Design FEOL",,"Etch and Implant on Logic Select Xtor.","No",,,"Mask",,,,"237","0",,,,,,,,,,,,,,,,,,"4B",,,,,,,,,,,,
"LV-0000193924","DNPlus","NIL","NIL","180BSL","Active","Common Design FEOL",,"To differentiate 1.8V/3.3V & 6V NSD, BJT and Resistor.","No",,,"Mask",,,,"242","0",,,,,,,,,,,,,,,,,,"5W",,,,,,,,,,,,
"LV-0000193913","ZERO_MASK","NIL","NIL","180BSL","Active","Generated Mask",,"ZERO_MASK layer.","No",,,"Mask",,,,"221","0",,,,,,,,,,,,,,,,,,"00",,,,,,,,,,,,
"LV-0000193912","POLYFUSE","NIL","NIL","180BSL","Active","Common Design FEOL",,"POLY FUSE window.","No",,,"Mask",,,,"220","0",,,,,,,,,,,,,,,,,,"9Z",,,,,,,,,,,,
"LV-0000193902","MVNVT","NIL","NIL","180BSL","Active","Common Design FEOL",,"Vt implant at medium voltage N-region.","No",,,"Mask",,,,"205","0",,,,,,,,,,,,,,,,,,"1L",,,,,,,,,,,,
"LV-0000193900","HVGATE","NIL","NIL","180BSL","Active","Common Design FEOL",,"TEOS hard mask for DDD blocking at gate.","No",,,"Mask",,,,"203","0",,,,,,,,,,,,,,,,,,"5J",,,,,,,,,,,,
"LV-0000193897","RONO","NIL","NIL","180BSL","Active","Generated Mask",,"RONO layer.","No",,,"Mask",,,,"200","0",,,,,,,,,,,,,,,,,,"4A",,,,,,,,,,,,
"LV-0000193898","NWHV","NIL","NIL","180BSL","Active","Common Design FEOL",,"NWELL implant on high voltage area.","No",,,"Mask",,,,"201","0",,,,,,,,,,,,,,,,,,"5B",,,,,,,,,,,,
"LV-0000193905","HVPVT","NIL","NIL","180BSL","Active","Common Design FEOL",,"Vt implant at high voltage P-region.","No",,,"Mask",,,,"208","0",,,,,,,,,,,,,,,,,,"2F",,,,,,,,,,,,
"LV-0000193904","HVNVT","NIL","NIL","180BSL","Active","Common Design FEOL",,"Vt implant at high voltage N-region.","No",,,"Mask",,,,"207","0",,,,,,,,,,,,,,,,,,"1M",,,,,,,,,,,,
"LV-0000193910","HD","NIL","NIL","180BSL","Active","Common Design FEOL",,"PFET well tailoring implant for 1.7nm device.","No",,,"Mask",,,,"218","0",,,,,,,,,,,,,,,,,,"19",,,,,,,,,,,,
"LV-0000193911","GD","NIL","NIL","180BSL","Active","Design Utility",,"1.7nm gate oxide thickness control.","No",,,"Mask",,,,"219","0",,,,,,,,,,,,,,,,,,"37",,,,,,,,,,,,
"LV-0000193908","HVaractor","NIL","NIL","180BSL","Active","Common Design FEOL",,"Hyper varatcor is to add extra implant on PN varatcor.","No",,,"Mask",,,,"214","0",,,,,,,,,,,,,,,,,,"5M",,,,,,,,,,,,
"LV-0000193906","NDRES","NIL","NIL","180BSL","Active","Marker Devices",,"SAB active N+ resistor tunning.","No",,,"Mask",,,,"209","0",,,,,,,,,,,,,,,,,,"7K",,,,,,,,,,,,
"LV-0000193907","DVNVT","NIL","NIL","180BSL","Active","Common Design FEOL",,"Regular I/O NFET Vt adjust implant.","No",,,"Mask",,,,"211","0",,,,,,,,,,,,,,,,,,"5K",,,,,,,,,,,,
"LV-0000193929","Pcomp","NIL","NIL","180BSL","Active","Design Utility",,"P channel gate area.","No",,,"Drawn",,,,"2","0",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193930","Ncomp","NIL","NIL","180BSL","Active","Design Utility",,"N channel gate area.","No",,,"Drawn",,,,"3","0",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193952","Zener_Nimp_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Zener_Nimp layer.","No",,,"Drawn",,,,"13","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193953","HVLDNSD","NIL","NIL","180BSL","Active","Common Design FEOL",,"HVLDNMOS Drain Extension.","No",,,"Drawn",,,,"13","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193951","DNWELL_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"DNWELL_CD layer.","No",,,"Drawn",,,,"12","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193950","DNWELL_Dummy","NIL","NIL","180BSL","Active","Fill",,"DNWELL_Dummy layer.","No",,,"Drawn",,,,"12","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193948","DNWELL_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"DNWELL_SPE layer.","No",,,"Drawn",,,,"12","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193949","DNWELL_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with DNWELL layer.","No",,,"Drawn",,,,"12","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193954","LVLDPSD","NIL","NIL","180BSL","Active","Design Utility",,"LVLDPMOS Drain Extension.","No",,,"Drawn",,,,"14","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193956","AV_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with AV layer.","No",,,"Drawn",,,,"14","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193955","HVDNW_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"HVDNW_CD layer.","No",,,"Drawn",,,,"14","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193961","POLYMEM_Dummy","NIL","NIL","180BSL","Active","Fill",,"POLYMEM_Dummy layer.","No",,,"Drawn",,,,"16","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193962","PTUB3","NIL","NIL","180BSL","Active","Marker Enablement",,"PTUB 3V to 3.9V.","No",,,"Drawn",,,,"17","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193960","POLYMEM_Label","NIL","NIL","180BSL","Active","Design Utility",,"POLYMEM_Label layer.","No",,,"Drawn",,,,"16","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193959","PTUB1","NIL","NIL","180BSL","Active","Marker Enablement",,"PTUB 1V to 1.9V.","No",,,"Drawn",,,,"16","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193957","LVLDNSD","NIL","NIL","180BSL","Active","Design Utility",,"LVLDNMOS Drain Extension.","No",,,"Drawn",,,,"15","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193958","AD_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with AD layer.","No",,,"Drawn",,,,"15","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193947","HVLDPSD","NIL","NIL","180BSL","Active","Common Design FEOL",,"HVLDPMOS Drain Extension.","No",,,"Drawn",,,,"12","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193935","LPN_dg","NIL","NIL","180BSL","Active","Design Utility",,"Drawn LPN.","No",,,"Drawn",,,,"9","1",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193936","LPN_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with LPN layer.","No",,,"Drawn",,,,"9","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193934","NEPI","NIL","NIL","180BSL","Active","Marker Enablement",,"Defines NPN transistor area within deep trench.","No",,,"Drawn",,,,"8","0",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193933","Trench_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Trench layer.","No",,,"Drawn",,,,"6","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193931","ZeroVT","NIL","NIL","180BSL","Active","DataPrep Marker",,"ZeroVT layer.","No",,,"Drawn",,,,"4","0",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193937","TP_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"TP_SPE layer.","No",,,"Drawn",,,,"10","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193939","TP_Dummy","NIL","NIL","180BSL","Active","Fill",,"TP_Dummy layer.","No",,,"Drawn",,,,"10","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193938","TP_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with TP layer.","No",,,"Drawn",,,,"10","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193944","BN_Dummy","NIL","NIL","180BSL","Active","Fill",,"BN_Dummy layer.","No",,,"Drawn",,,,"11","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193945","BN_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"BN_CD layer.","No",,,"Drawn",,,,"11","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193943","BN_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with BN layer.","No",,,"Drawn",,,,"11","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193942","BN_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"BN_SPE layer.","No",,,"Drawn",,,,"11","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193940","TP_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"TP_CD layer.","No",,,"Drawn",,,,"10","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194125","HVN_Dummy","NIL","NIL","180BSL","Active","Fill",,"HVN_Dummy layer.","No",,,"Drawn",,,,"59","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194126","HVN_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"HVN_CD layer.","No",,,"Drawn",,,,"59","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194124","HVN_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HVN layer.","No",,,"Drawn",,,,"59","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194122","LVESD_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with LVESD layer.","No",,,"Drawn",,,,"56","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194121","DualGate_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Dualgate layer.","No",,,"Drawn",,,,"55","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194127","Resistor_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Resistor layer.","No",,,"Drawn",,,,"62","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194123","HVN_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"HVN_SPE layer.","No",,,"Drawn",,,,"59","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194129","METAL_SHIELD_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with METAL_SHIELD layer.","No",,,"Drawn",,,,"68","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194133","Pad2_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Pad2 layer.","No",,,"Drawn",,,,"71","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194134","Pad2_Dummy","NIL","NIL","180BSL","Active","Fill",,"Pad2_Dummy layer.","No",,,"Drawn",,,,"71","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194132","Pad2_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Pad2_SPE layer.","No",,,"Drawn",,,,"71","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194131","METAL_SHIELD_VIA_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with METAL_SHIELD_VIA layer.","No",,,"Drawn",,,,"69","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194120","Dualgate_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"Dualgate_CD layer.","No",,,"Drawn",,,,"55","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194130","Pillar_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Pillar layer.","No",,,"Drawn",,,,"69","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194128","Resistor_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"Resistor_CD layer.","No",,,"Drawn",,,,"62","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194118","Dualgate_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Dualgate_SPE layer.","No",,,"Drawn",,,,"55","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194119","Dualgate_Dummy","NIL","NIL","180BSL","Active","Fill",,"Dualgate_Dummy layer.","No",,,"Drawn",,,,"55","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194107","VT_ADJ_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with VT_ADJ layer.","No",,,"Drawn",,,,"52","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194106","HVoxide_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HVoxide layer.","No",,,"Drawn",,,,"51","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194104","P1SLIT","NIL","NIL","180BSL","Active","Design Utility",,"Slit in Floating Gate.","No",,,"Drawn",,,,"49","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194105","PIB_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with PIB layer.","No",,,"Drawn",,,,"50","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194111","MetalTop_CD","NIL","NIL","180BSL","Active","Common Design BEOL",,"MetalTop_CD layer.","No",,,"Drawn",,,,"53","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194116","HVP_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"HVP_CD layer.","No",,,"Drawn",,,,"54","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194117","EEHV","NIL","NIL","180BSL","Active","Design Utility",,"For EEPROM.","No",,,"Drawn",,,,"54","2",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194115","HVP_Dummy","NIL","NIL","180BSL","Active","Fill",,"HVP_Dummy layer.","No",,,"Drawn",,,,"54","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194114","HVP_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HVP layer.","No",,,"Drawn",,,,"54","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194112","HV","NIL","NIL","180BSL","Active","Design Utility",,"Define High Voltage area (Thick Gate oxide area).","No",,,"Drawn",,,,"54","1",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194113","HVP_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"HVP_SPE layer.","No",,,"Drawn",,,,"54","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194135","Pad2_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"Pad2_CD layer.","No",,,"Drawn",,,,"71","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194137","PplusRes_Blk_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with PplusRes_Blk layer.","No",,,"Drawn",,,,"74","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194136","MEMW1_Label","NIL","NIL","180BSL","Active","Design Utility",,"MEMW1_Label layer.","No",,,"Drawn",,,,"72","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194159","HVNDDD2_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HVNDDD2 layer.","No",,,"Drawn",,,,"85","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194160","METAL_SHIELD2_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with METAL_SHIELD2 layer.","No",,,"Drawn",,,,"86","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194158","PreDope_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"PreDope_CD layer.","No",,,"Drawn",,,,"85","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194157","PreDope_Dummy","NIL","NIL","180BSL","Active","Fill",,"PreDope_Dummy layer.","No",,,"Drawn",,,,"85","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194155","PreDope_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"PreDope_SPE layer.","No",,,"Drawn",,,,"85","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194156","PreDope_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with PreDope layer.","No",,,"Drawn",,,,"85","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194161","METAL_SHIELD_VIA2_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with METAL_SHIELD_VIA2 layer.","No",,,"Drawn",,,,"87","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194164","LNN_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with LNN layer.","No",,,"Drawn",,,,"87","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194163","LNN_dg","NIL","NIL","180BSL","Active","Design Utility",,"Drawn LNN.","No",,,"Drawn",,,,"87","1",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194169","DRIFT_Label","NIL","NIL","180BSL","Active","Design Utility",,"(91,39) Used for LOGO or characters that do not require any logical operation/OPC, will be merged with DRIFT layer.","No",,,"Drawn",,,,"91","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194170","NH_Label","NIL","NIL","180BSL","Active","Design Utility",,"Label for NH Mask (96;39).","No",,,"Drawn",,,,"96","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194168","Win2_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"Win2_CD layer.","No",,,"Drawn",,,,"91","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194167","Win2_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Win2 layer.","No",,,"Drawn",,,,"91","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194165","HVNDDD3_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HVNDDD3 layer (88;39).","No",,,"Drawn",,,,"88","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194166","HVPDDD3_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with HVPDDD3 layer (89;39).","No",,,"Drawn",,,,"89","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194154","ZON_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with ZON layer.","No",,,"Drawn",,,,"84","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194153","PRESI_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with PRESI layer.","No",,,"Drawn",,,,"83","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194142","FuseTop_Dummy","NIL","NIL","180BSL","Active","Fill",,"FuseTop Dummy Fill.","No",,,"Drawn",,,,"75","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194143","FuseTop_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"FuseTop_CD layer.","No",,,"Drawn",,,,"75","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194141","FuseTop_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with FuseTop layer.","No",,,"Drawn",,,,"75","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194140","NLDBODY_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with NLDBODY layer.","No",,,"Drawn",,,,"75","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194138","PplusRes_Blk_Dummy","NIL","NIL","180BSL","Active","Fill",,"PplusRes_Blk_Dummy layer.","No",,,"Drawn",,,,"74","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194139","PLDBODY_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with PLDBODY layer.","No",,,"Drawn",,,,"74","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194144","METAL_SHIELD_Slot","NIL","NIL","180BSL","Active","Design Utility",,"METAL_SHIELD slot.","No",,,"Drawn",,,,"78","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194146","METAL_SHIELD_Dummy","NIL","NIL","180BSL","Active","Fill",,"Dummy for METAL_SHIELD.","No",,,"Drawn",,,,"79","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194145","DNI_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with DNI layer.","No",,,"Drawn",,,,"78","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194151","Via5_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Via5 layer.","No",,,"Drawn",,,,"82","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194152","Via5_Bar","NIL","NIL","180BSL","Active","Common Design BEOL",,"Rectangular via for connecting Metal5 and Metal6.","No",,,"Drawn",,,,"82","15",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194147","LTCRES_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with LTCRES layer.","No",,,"Drawn",,,,"80","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194103","SAB_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"SAB_CD layer.","No",,,"Drawn",,,,"49","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194101","SAB_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with SAB layer.","No",,,"Drawn",,,,"49","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194056","Via2_Dummy","NIL","NIL","180BSL","Active","Fill",,"Via2_Dummy layer.","No",,,"Drawn",,,,"38","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194057","Via2_CD","NIL","NIL","180BSL","Active","Common Design BEOL",,"Via2_CD layer.","No",,,"Drawn",,,,"38","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194055","Via2_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Via2 layer.","No",,,"Drawn",,,,"38","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194054","Via2_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Via2_SPE layer.","No",,,"Drawn",,,,"38","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194052","Pad_Dummy","NIL","NIL","180BSL","Active","Fill",,"Pad_Dummy layer.","No",,,"Drawn",,,,"37","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194053","Pad_CD","NIL","NIL","180BSL","Active","DataPrep Marker",,"Pad_CD layer.","No",,,"Drawn",,,,"37","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194058","Via2_Bar","NIL","NIL","180BSL","Active","Common Design BEOL",,"Rectangular via for connecting Metal2 and Metal3.","No",,,"Drawn",,,,"38","15",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194060","Ncap_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Ncap layer.","No",,,"Drawn",,,,"39","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194059","Trench_imp_Label","NIL","NIL","180BSL","Active","Design Utility",,"Trench_imp_Label layer.","No",,,"Drawn",,,,"38","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194065","Via3_Bar","NIL","NIL","180BSL","Active","Common Design BEOL",,"Rectangular via for connecting Metal3 and Metal4.","No",,,"Drawn",,,,"40","15",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194066","CMTCORE0","NIL","NIL","180BSL","Active","DataPrep Marker",,"CMTCORE0 layer.","No",,,"Drawn",,,,"40","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194064","Via3_CD","NIL","NIL","180BSL","Active","Common Design BEOL",,"Via3_CD layer.","No",,,"Drawn",,,,"40","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194063","Via3_Dummy","NIL","NIL","180BSL","Active","Fill",,"Via3_Dummy layer.","No",,,"Drawn",,,,"40","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194061","Via3_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Via3_SPE layer.","No",,,"Drawn",,,,"40","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194062","Via3_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Via3 layer.","No",,,"Drawn",,,,"40","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194051","Pad_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Pad layer.","No",,,"Drawn",,,,"37","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194050","Pad_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Pad_SPE layer.","No",,,"Drawn",,,,"37","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194039","Via1_Dummy","NIL","NIL","180BSL","Active","Fill",,"Via1_Dummy layer.","No",,,"Drawn",,,,"35","4",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194040","Via1_CD","NIL","NIL","180BSL","Active","Common Design BEOL",,"Via1_CD layer.","No",,,"Drawn",,,,"35","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194038","Via1_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Via1 layer.","No",,,"Drawn",,,,"35","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194037","Via1_SPE","NIL","NIL","180BSL","Active","DataPrep Marker",,"Via1_SPE layer.","No",,,"Drawn",,,,"35","30",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194035","Metal1_CD","NIL","NIL","180BSL","Active","Common Design BEOL",,"Metal1_CD layer.","No",,,"Drawn",,,,"34","32",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194036","HVPDDD_D","NIL","NIL","180BSL","Active","Common Design FEOL",,"Double-diffused drain implant in P-region (Drawn).","No",,,"Drawn",,,,"34","39",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194041","Via1_Bar","NIL","NIL","180BSL","Active","Common Design BEOL",,"Rectangular via for connecting Metal1 and Metal2.","No",,,"Drawn",,,,"35","15",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194031","Metal1_Label","MET1","label","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Metal1 layer.","Yes","DM-000013;DM-000456",,"Drawn",,,,"34","10",,,,,183,237,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194044","Metal2_Label","MET2","label","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Metal2 layer.","Yes","DM-000013;DM-000456",,"Drawn",,,,"36","10",,,,,185,237,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194071","Metal3_Label","MET3","label","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Metal3 layer.","Yes","DM-000013;DM-000456",,"Drawn",,,,"42","10",,,,,187,237,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194024","UBMPArray_Label","UBMPARRAY_Label","drawing","180BSL","Active","Design Utility",,"UBMPArray_Label layer.","Yes","DM-000013;DM-000456",,"Drawn",,,,"33","39",,,,,73,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194009","Poly2_Label","POLY2","label","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Poly2 layer.","Yes","DM-000013;DM-000456",,"Drawn",,,,"30","10",,,,,8,237,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193976","COMP_Label","COMP","label","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with COMP layer.","Yes","DM-000013;DM-000456",,"Drawn",,,,"22","10",,,,,6,237,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193988","Cu_PPI","Cu_PPI","drawing","180BSL","Active","DataPrep Marker",,"Cu_PPI layer.","Yes","DM-000013;DM-000456",,"Drawn",,,,"25","39",,,,,75,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193990","PM1_PPI","PM1_PPI","drawing","180BSL","Active","Marker Packaging",,"Polyimide1 opening for Cu_PPI.","Yes","DM-000013;DM-000456",,"Drawn",,,,"26","39",,,,,79,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194006","UBMPPeri_Label","UBMPPERI_Label","drawing","180BSL","Active","Design Utility",,"UBMPPeri_Label layer.","Yes","DM-000013;DM-000456",,"Drawn",,,,"29","39",,,,,72,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193995","PM2_PPI","PM2_PPI","drawing","180BSL","Active","Marker Packaging",,"Polyimide2 opening for Cu_PPI.","Yes","DM-000013;DM-000456",,"Drawn",,,,"27","39",,,,,80,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194000","UBMEPlate_Label","UBMPPLATE_Label","drawing","180BSL","Active","Design Utility",,"UBMEPlate_Label layer.","Yes","DM-000013;DM-000456",,"Drawn",,,,"28","39",,,,,74,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194280","MVSD","MVSD","drawing","180BSL","Active","Design Utility",,"Define Medium voltage diffusion S/D area in HV area (Thick Gate oxide area).","Yes","DM-000013;DM-000456",,"Drawn",,,,"210","0",,,,,46,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194247","UBMPArray","UBMPARRAY","drawing","180BSL","Active","Marker Packaging",,"Direct Bumping option using Array printing.","Yes","DM-000013;DM-000456",,"Drawn",,,,"184","0",,,,,42,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194248","UBMEPlate","UBMPPLATE","drawing","180BSL","Active","Marker Packaging",,"Direct Bumping option using Electroplating.","Yes","DM-000013;DM-000456",,"Drawn",,,,"185","0",,,,,43,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194289","LDMOS_XTOR","LDMOS_XTOR","drawing","180BSL","Active","Design Utility",,"To indicate LDMOS device for layout, Layer generation, LVS check, DRC.","Yes","DM-000013;DM-000456",,"Drawn",,,,"226","0",,,,,48,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194305","Schottky_diode","SCHOTTKYDIO","drawing","180BSL","Active","Marker Devices",,"Define Schottky diode area.","Yes","DM-000013;DM-000456",,"Drawn",,,,"241","0",,,,,50,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194297","HALL_MK2","HALL_MK2","drawing","180BSL","Active","Design Utility",,"Hall device option 2 (233,39).","Yes","DM-000013;DM-000456",,"Drawn",,,,"233","39",,,,,147,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194299","HALL_IMP","HALL_IMP","drawing","180BSL","Active","Design Utility",,"Separation implant to tune hall device performance (234,39).","Yes","DM-000013;DM-000456",,"Drawn",,,,"234","39",,,,,148,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194246","UBMPPeri","UBMPPERI","drawing","180BSL","Active","Marker Packaging",,"Direct Bumping option using peripheral printing.","Yes","DM-000013;DM-000456",,"Drawn",,,,"183","0",,,,,41,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194208","DV2_D","DV2_D","drawing","180BSL","Active","Common Design FEOL",,"Drawn layer to identify medium gate Oxide area.","Yes","DM-000013;DM-000456",,"Drawn",,,,"144","1",,,,,36,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194110","MetalTop_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with MetalTop layer.","No","DM-000456",,"Drawn",,,,"53","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194172","FuseWindow_D","NIL","NIL","180BSL","Active","Design Utility",,"Drawn layer for Metal Fuse window.","No","DM-000456",,"Drawn",,,,"96","1",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194150","Metal5_Label","NIL","NIL","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Metal5 layer.","No","DM-000456",,"Drawn",,,,"81","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194089","Metal4_Label","MET4","label","180BSL","Active","Design Utility",,"Used for LOGO or characters that do not require any logical operation/OPC, will be merged with Metal4 layer.","Yes","DM-000013;DM-000456",,"Drawn",,,,"46","10",,,,,189,237,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193932","NAT","NAT","drawing","180BSL","Active","Marker Devices",,"Mark layer for memory cell transistor (MC CG) and high voltage native NMOS.","Yes","DM-000013;DM-000456",,"Drawn",,,,"5","0",,,,,1,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193941","MVPSD","MVPSD","drawing","180BSL","Active","Design Utility",,"MVLDPMOS Drain.","Yes","DM-000013;DM-000456",,"Drawn",,,,"11","39",,,,,2,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193791","Metal2","MET2","drawing","180BSL","Active","Common Design BEOL",,"Metal 2 interconnect.","Yes","DM-000013;DM-000456",,"Mask",,,,"36","0",,,,,185,-1,,,,,,,,,,,,"88",,,,,,,,,,,,
"LV-0000193788","Metal1","MET1","drawing","180BSL","Active","Common Design BEOL",,"Metal 1 interconnect.","Yes","DM-000013;DM-000456",,"Mask",,,,"34","0",,,,,183,-1,,,,,,,,,,,,"80",,,,,,,,,,,,
"LV-0000193789","Via1","VIA1","drawing","180BSL","Active","Common Design BEOL",,"Metal 2 to metal 1 contact.","Yes","DM-000013;DM-000456",,"Mask",,,,"35","0",,,,,184,-1,,,,,,,,,,,,"85",,,,,,,,,,,,
"LV-0000193793","Pad","PAD","drawing","180BSL","Active","Common Design BEOL",,"Bond pad opening.","Yes","DM-000013;DM-000456",,"Mask",,,,"37","0",,,,,12,-1,,,,,,,,,,,,"95",,,,,,,,,,,,
"LV-0000193794","Via2","VIA2","drawing","180BSL","Active","Common Design BEOL",,"Metal 3 to metal 2 contact.","Yes","DM-000013;DM-000456",,"Mask",,,,"38","0",,,,,186,-1,,,,,,,,,,,,"91",,,,,,,,,,,,
"LV-0000193802","Metal3","MET3","drawing","180BSL","Active","Common Design BEOL",,"Metal 3 interconnect.","Yes","DM-000013;DM-000456",,"Mask",,,,"42","0",,,,,187,-1,,,,,,,,,,,,"93",,,,,,,,,,,,
"LV-0000193798","Via3","VIA3","drawing","180BSL","Active","Common Design BEOL",,"Metal 4 to metal 3 contact.","Yes","DM-000013;DM-000456",,"Mask",,,,"40","0",,,,,188,-1,,,,,,,,,,,,"94",,,,,,,,,,,,
"LV-0000193800","Via4","VIA4","drawing","180BSL","Active","Common Design BEOL",,"Metal 5 to metal 4 contact.","Yes","DM-000013;DM-000456",,"Mask",,,,"41","0",,,,,190,-1,,,,,,,,,,,,"97",,,,,,,,,,,,
"LV-0000193787","Contact","CNT","drawing","180BSL","Active","Common Design BEOL",,"Contact connects either Poly or COMP to Metal1.","Yes","DM-000013;DM-000456",,"Mask",,,,"33","0",,,,,11,-1,,,,,,,,,,,,"75",,,,,,,,,,,,
"LV-0000193786","Nplus","NPLUS","drawing","180BSL","Active","Common Design FEOL",,"Defines the source/drain implant region of NMOS, Nwell tap, and the contact areas of the high sheet rho poly1 resistor.","Yes","DM-000013;DM-000456",,"Mask",,,,"32","0",,,,,10,-1,,,,,,,,,,,,"65",,,,,,,,,,,,
"LV-0000193774","Nwell","NWELL","drawing","180BSL","Active","Common Design FEOL",,"P channel device substrate.","Yes","DM-000013;DM-000456",,"Mask",,,,"21","0",,,,,5,-1,,,,,,,,,,,,"05",,,,,,,,,,,,
"LV-0000193760","Trench","Trench","drawing","180BSL","Active","Common Design FEOL",,"Defines Deep Trench for NPN isolation.","Yes","DM-000013;DM-000456",,"Mask",,,,"6","0",,,,,132,-1,,,,,,,,,,,,"12",,,,,,,,,,,,
"LV-0000193764","DNWELL","DNWELL","drawing","180BSL","Active","Common Design FEOL",,"Deep Nwell.","Yes","DM-000013;DM-000456",,"Mask",,,,"12","0",,,,,3,-1,,,,,,,,,,,,"06",,,,,,,,,,,,
"LV-0000193775","COMP","COMP","drawing","180BSL","Active","Common Design FEOL",,"MOSFET S/D regions, gate area, diffused diodes, resistors and interconnect.","Yes","DM-000013;DM-000456",,"Mask",,,,"22","0",,,,,6,-1,,,,,,,,,,,,"10",,,,,,,,,,,,
"LV-0000193778","ESD","ESD","drawing","180BSL","Active","Marker ESD",,"Extra N-type Implant for ESD Transistor and Diode.","Yes","DM-000013;DM-000456",,"Mask",,,,"24","0",,,,,7,-1,,,,,,,,,,,,"67",,,,,,,,,,,,
"LV-0000193785","Pplus","PPLUS","drawing","180BSL","Active","Common Design FEOL",,"Defines the source/drain implant region of PMOS and Pwell tap.","Yes","DM-000013;DM-000456",,"Mask",,,,"31","0",,,,,9,-1,,,,,,,,,,,,"70",,,,,,,,,,,,
"LV-0000193779","DEPL","NIL","NIL","180BSL","Active","Common Design FEOL",,"Depletion implant area.","No","DM-000456",,"Mask",,,,"25","0",,,,,,,,,,,,,,,,,,"25",,,,,,,,,,,,
"LV-0000193784","Poly2","POLY2","drawing","180BSL","Active","Common Design FEOL",,"Poly 2 gate, interconnect and top plate of ONO capacitor.","Yes","DM-000013;DM-000456",,"Mask",,,,"30","0",,,,,8,-1,,,,,,,,,,,,"60",,,,,,,,,,,,
"LV-0000193806","PWHV","PWHV","drawing","180BSL","Active","Common Design FEOL",,"Define High Voltage WELL Area.","Yes","DM-000013;DM-000456",,"Mask",,,,"44","0",,,,,69,-1,,,,,,,,,,,,"04",,,,,,,,,,,,
"LV-0000193814","SAB","SAB","drawing","180BSL","Active","Design Utility",,"Defines un-salicided poly and active regions.","Yes","DM-000013;DM-000456",,"Mask",,,,"49","0",,,,,13,-1,,,,,,,,,,,,"68",,,,,,,,,,,,
"LV-0000193810","Metal4","MET4","drawing","180BSL","Active","Common Design BEOL",,"Metal 4 interconnect.","Yes","DM-000013;DM-000456",,"Mask",,,,"46","0",,,,,189,-1,,,,,,,,,,,,"96",,,,,,,,,,,,
"LV-0000193891","PNPBase","PNPBase","drawing","180BSL","Active","Marker Enablement",,"PNPBase layer.","Yes","DM-000013;DM-000456",,"Mask",,,,"191","0",,,,,130,-1,,,,,,,,,,,,"5E",,,,,,,,,,,,
"LV-0000193885","ZENER","NIL","NIL","180BSL","Active","Marker Devices",,"ZENER layer.","No","DM-000456",,"Mask",,,,"178","0",,,,,,,,,,,,,,,,,,"2C",,,,,,,,,,,,
"LV-0000193886","DVNwell","DVNWELL","drawing","180BSL","Active","Design Utility",,"For Isolated High voltage NMOS (Deep Nwell for HV_NMOS isolation).","Yes","DM-000013;DM-000456",,"Mask",,,,"181","0",,,,,71,-1,,,,,,,,,,,,"1G",,,,,,,,,,,,
"LV-0000193895","HVPDDD","HVPDDD","drawing","180BSL","Active","Common Design FEOL",,"Double-diffused drain implant in P-region.","Yes","DM-000013;DM-000456",,"Mask",,,,"197","0",,,,,58,-1,,,,,,,,,,,,"2D",,,,,,,,,,,,
"LV-0000193899","HVNDDD","NIL","NIL","180BSL","Active","Common Design FEOL",,"Double-diffused drain implant in N-region.","No","DM-000456",,"Mask",,,,"202","0",,,,,,,,,,,,,,,,,,"1K",,,,,,,,,,,,
"LV-0000193909","FuseTop2","NIL","NIL","180BSL","Active","Design Utility",,"Top plate of 2nd MIM which beneath normal MIM.","No","DM-000456",,"Mask",,,,"215","0",,,,,,,,,,,,,,,,,,"8H",,,,,,,,,,,,
"LV-0000193901","LVPWELL","LVPWELL","drawing","180BSL","Active","Common Design FEOL",,"PWell implant on Low voltage area.","Yes","DM-000013;DM-000456",,"Mask",,,,"204","0",,,,,45,-1,,,,,,,,,,,,"18",,,,,,,,,,,,
"LV-0000193903","MVPVT","MVPVT","drawing","180BSL","Active","Common Design FEOL",,"Vt implant at medium voltage P-region.","Yes","DM-000013;DM-000456",,"Mask",,,,"206","0",,,,,62,-1,,,,,,,,,,,,"2E",,,,,,,,,,,,
"LV-0000193872","PF1VA","PF1VA","drawing","180BSL","Active","Common Design FEOL",,"PF1VA layer.","Yes","DM-000013;DM-000456",,"Mask",,,,"149","0",,,,,90,-1,,,,,,,,,,,,"17",,,,,,,,,,,,
"LV-0000193848","Base","BASE","drawing","180BSL","Active","Common Design FEOL",,"NPN-Base poly. For NPN intrinsic base implant.","Yes","DM-000013;DM-000456",,"Mask",,,,"123","0",,,,,120,-1,,,,,,,,,,,,"49",,,,,,,,,,,,
"LV-0000193824","Resistor","RESISTOR","drawing","180BSL","Active","Marker Devices",,"High Sheet Rho Resistor Block.","Yes","DM-000013;DM-000456",,"Mask",,,,"62","0",,,,,14,-1,,,,,,,,,,,,"63",,,,,,,,,,,,
"LV-0000193815","NH","NH","drawing","180BSL","Active","Common Design FEOL",,"Hall Plate N Implant (50;28).","Yes","DM-000013;DM-000456",,"Mask",,,,"50","28",,,,,124,-1,,,,,,,,,,,,"AN",,,,,,,,,,,,
"LV-0000193819","MetalTop","METTOP","drawing","180BSL","Active","Common Design BEOL",,"Top Metal interconnect.","Yes","DM-000013;DM-000456",,"Mask",,,,"53","0",,,,,193,-1,,,,,,,,,,,,"98",,,,,,,,,,,,
"LV-0000193829","FuseTop","FUSETOP","drawing","180BSL","Active","Marker Devices",,"Top plate of MiM capacitors.","Yes","DM-000013;DM-000456",,"Mask",,,,"75","0",,,,,16,-1,,,,,,,,,,,,"92",,,,,,,,,,,,
"LV-0000193830","DNI","NIL","NIL","180BSL","Active","Common Design FEOL",,"DNI layer.","No","DM-000456",,"Mask",,,,"78","0",,,,,,,,,,,,,,,,,,"3C",,,,,,,,,,,,
"LV-0000193846","PISCAP","PISCAP","drawing","180BSL","Active","Marker Devices",,"Poly Insulator Silicon Capacitor.","Yes","DM-000013;DM-000456",,"Mask",,,,"120","0",,,,,30,-1,,,,,,,,,,,,"7D",,,,,,,,,,,,
"LV-0000193831","Metal5","MET5","drawing","180BSL","Active","Common Design BEOL",,"Metal 5 interconnect.","Yes","DM-000013;DM-000456",,"Mask",,,,"81","0",,,,,191,-1,,,,,,,,,,,,"9E",,,,,,,,,,,,
"LV-0000193832","Via5","VIA5","drawing","180BSL","Active","Common Design BEOL",,"Metal 6 to metal 5 contact.","Yes","DM-000013;DM-000456",,"Mask",,,,"82","0",,,,,192,-1,,,,,,,,,,,,"9D",,,,,,,,,,,,
"LV-0000193914","TANRES","NIL","NIL","180BSL","Active","Marker Devices",,"50 sq/ohms metal resistor.","No","DM-000456",,"Mask",,,,"222","0",,,,,,,,,,,,,,,,,,"8J",,,,,,,,,,,,
"LV-0000194149","Metal5_Dummy","MET5","dummy","180BSL","Active","Fill",,"Metal 5 Dummy Fill.","Yes","DM-000013;DM-000456",,"Drawn",,,,"81","4",,,,,191,1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194281","JFET","JFET","marking","180BSL","Active","Marker Enablement",,"Reserved and Design Utility levels.","Yes","DM-000013;DM-000456",,"Drawn",,,,"212","58",,,,,122,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194148","Metal5_Slot","MET5","slot","180BSL","Active","Design Utility",,"Metal5 slot.","Yes","DM-000013;DM-000456",,"Drawn",,,,"81","3",,,,,191,-3,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194109","MetalTop_Dummy","METTOP","dummy","180BSL","Active","Fill",,"MetalTop Dummy Fill.","Yes","DM-000013;DM-000456",,"Drawn",,,,"53","4",,,,,193,1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194108","MetalTop_Slot","METTOP","slot","180BSL","Active","Design Utility",,"MetalTop slot.","Yes","DM-000013;DM-000456",,"Drawn",,,,"53","3",,,,,193,-3,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194090","Metal4_Dummy","MET4","dummy","180BSL","Active","Fill",,"Metal 4 Dummy Fill.","Yes","DM-000013;DM-000456",,"Drawn",,,,"46","4",,,,,189,1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194010","Poly2_Dummy","POLY2","dummy","180BSL","Active","Fill",,"Poly 2 Dummy Fill.","Yes","DM-000013;DM-000456",,"Drawn",,,,"30","4",,,,,8,1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194030","Metal1_Slot","MET1","slot","180BSL","Active","Design Utility",,"Metal1 slot.","Yes","DM-000013;DM-000456",,"Drawn",,,,"34","3",,,,,183,-3,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193977","COMP_Dummy","COMP","dummy","180BSL","Active","Fill",,"COMP dummy fill.","Yes","DM-000013;DM-000456",,"Drawn",,,,"22","4",,,,,6,1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194032","Metal1_Dummy","MET1","dummy","180BSL","Active","Fill",,"Metal 1 Dummy Fill.","Yes","DM-000013;DM-000456",,"Drawn",,,,"34","4",,,,,183,1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000193946","PRES","PRES","marking","180BSL","Active","Marker Devices",,"Marking layer for polysilicon resistors.","Yes","DM-000013;DM-000456",,"Drawn",,,,"12","201",,,,,116,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194043","Metal2_Slot","MET2","slot","180BSL","Active","Design Utility",,"Metal2 slot.","Yes","DM-000013;DM-000456",,"Drawn",,,,"36","3",,,,,185,-3,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194072","Metal3_Dummy","MET3","dummy","180BSL","Active","Fill",,"Metal 3 Dummy Fill.","Yes","DM-000013;DM-000456",,"Drawn",,,,"42","4",,,,,187,1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194088","Metal4_Slot","MET4","slot","180BSL","Active","Design Utility",,"Metal4 slot.","Yes","DM-000013;DM-000456",,"Drawn",,,,"46","3",,,,,189,-3,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194070","Metal3_Slot","MET3","slot","180BSL","Active","Design Utility",,"Metal3 slot.","Yes","DM-000013;DM-000456",,"Drawn",,,,"42","3",,,,,187,-3,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194045","Metal2_Dummy","MET2","dummy","180BSL","Active","Fill",,"Metal 2 Dummy Fill.","Yes","DM-000013;DM-000456",,"Drawn",,,,"36","4",,,,,185,1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194387","HALL_MK","HALL_MK","marking","180BSL","Active","Marker Devices",,"Marker for Hall Device (85;17).","Yes","DM-000456",,"Drawn",,,,"85","17",,,,,708,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194422","TANRES_MK","TANRES_MK","marking","180BSL","Active","Marker Devices",,"Marking layer for TaN Resistor.","Yes","DM-000456",,"Drawn",,,,"56","17",,,,,26,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194420","PROBE_MK","PROBE_MK","marking","180BSL","Active","Design Utility",,"Marking layer for probe pad.","Yes","DM-000456",,"Drawn",,,,"13","17",,,,,142,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194421","SramCore","SRAMCORE","marking","180BSL","Active","Design SRAM",,"SRAM Mark.","Yes","DM-000456",,"Drawn",,,,"108","5",,,,,108,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194423","V5_XTOR","V5_XTOR","marking","180BSL","Active","Design Utility",,"Define 5V Transistor Marking layer.","Yes","DM-000456",,"Drawn",,,,"112","1",,,,,174,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194425","CAP_MK","CAP_MK","marking","180BSL","Active","Marker Devices",,"Marking layer for CAP_MK.","Yes","DM-000456",,"Drawn",,,,"117","5",,,,,117,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194427","MDIODE","NIL","NIL","180BSL","Active","Design Utility",,"MDiode Mark.","No","DM-000456",,"Drawn",,,,"116","5",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194419","PMNDMY","PMNDMY","marking","180BSL","Active","Fill",,"Poly and Metal Dummy Exclude Mark.","Yes","DM-000456",,"Drawn",,,,"152","5",,,,,112,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194426","LVS_PSUB2","NIL","NIL","180BSL","Active","Design Utility",,"P-substrate2 LVS Mark.","No","DM-000456",,"Drawn",,,,"23","5",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194424","DIODE_MK","LVS_DIO","marking","180BSL","Active","Marker Devices",,"Marking layer for Diode Mark.","Yes","DM-000456",,"Drawn",,,,"115","5",,,,,115,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194417","OTP_MK","OTP_MK","marking","180BSL","Active","Marker Devices",,"To define OTP area with Marking layer.","Yes","DM-000456",,"Drawn",,,,"173","5",,,,,155,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194412","MOS_MK_TYPE4","MOS_MK_TYPE4","marking","180BSL","Active","Design Utility",,"Marking layer for HVMOS With Parasitic HV BJT.","Yes","DM-000456",,"Drawn",,,,"73","17",,,,,182,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194410","MOS_MK_TYPE2","MOS_MK_TYPE2","marking","180BSL","Active","Design Utility",,"Define improved leakage 5V PMOS device.","Yes","DM-000456",,"Drawn",,,,"53","17",,,,,179,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194411","MOS_MK_TYPE3","MOS_MK_TYPE3","marking","180BSL","Active","Design Utility",,"Define Asymmetric 5V MOSFET device.","Yes","DM-000456",,"Drawn",,,,"64","17",,,,,180,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194413","MOS_SOURCE_TYPE1","MOS_SOURCE_TYPE1","marking","180BSL","Active","Design Utility",,"Maker for MOSFET Source.","Yes","DM-000456",,"Drawn",,,,"154","51",,,,,411,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194414","MTPMARK","NIL","NIL","180BSL","Active","Marker Devices",,"Marking Layer for MTP.","Yes","DM-000456",,"Drawn",,,,"122","5",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194428","10V_MK","10V_MK","marking","180BSL","Active","Design Utility",,"Marking layer for 10V devices.","Yes","DM-000456",,"Drawn",,,,"29","17",,,,,144,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194415","NDMY","NDMY","marking","180BSL","Active","Fill",,"Dummy Active Exclude Mark.","Yes","DM-000456",,"Drawn",,,,"111","5",,,,,111,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194416","OPC_drc","OPC_drc","marking","180BSL","Active","OPC",,"Marking layer for OPC design rules check.","Yes","DM-000456",,"Drawn",,,,"124","5",,,,,139,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194418","PLFUSE","PLFUSE","marking","180BSL","Active","Design Utility",,"To seperate and identify PLFUSE area from the other poly pattern ( such as anode and cathode) within eFuse.","Yes","DM-000456",,"Drawn",,,,"125","5",,,,,70,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194429","12V_MK","12V_MK","marking","180BSL","Active","Design Utility",,"Marking layer for 12V devices.","Yes","DM-000456",,"Drawn",,,,"52","12",,,,,145,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194443","RES_MK_TYPE1","NIL","NIL","180BSL","Active","Marker Devices",,"Resistor marker for type1 devices (use in combination with other markers).","No","DM-000456",,"Drawn",,,,"26","17",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194441","MHV_WELL_MK","NIL","NIL","180BSL","Active","Design Utility",,"Voltage marking layer to check well isolation in MHV (>8V <30V) cases.","No","DM-000456",,"Drawn",,,,"58","17",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194442","MV_WELL_MK","NIL","NIL","180BSL","Active","Design Utility",,"Voltage marking layer to check well isolation in MV (5-8V) cases.","No","DM-000456",,"Drawn",,,,"57","17",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194444","WELL_DIODE_MK","NIL","NIL","180BSL","Active","Marker Devices",,"Diode marking layer (new marking layer to for NW/PWHV diode).","No","DM-000456",,"Drawn",,,,"153","51",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194445","YMTP_MK","NIL","NIL","180BSL","Active","Common Design FEOL",,"Marker for YMC MTP Cell Implant Region (86;17).","No","DM-000456",,"Drawn",,,,"86","17",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194448","EFUSE_MK","NIL","NIL","180BSL","Active","Marker Devices",,"Marking layer for eFuse.","Yes","DM-000456",,"Drawn",,,,"80","5",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194446","Border","NIL","NIL","180BSL","Active","Marker Enablement",,"Border.","No","DM-000456",,"Drawn",,,,"63","0",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194447","LVS_DRAIN","NIL","NIL","180BSL","Active","Design Utility",,"Drain LVS Mark.","No","DM-000456",,"Drawn",,,,"100","7",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194440","HV_WELL_MK","NIL","NIL","180BSL","Active","Design Utility",,"Voltage marking layer to check well isolation in HV (>=30V) cases.","No","DM-000456",,"Drawn",,,,"59","17",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194438","ESD_HBM_MK","NIL","NIL","180BSL","Active","Marker ESD",,"Placed over ESD Human Body Model (HBM) structures connected to a pad and used for checking.","No","DM-000456",,"Drawn",,,,"37","17",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194439","HV_BJT","NIL","NIL","180BSL","Active","Marker Devices",,"Marker for HV BJT.","No","DM-000456",,"Drawn",,,,"70","17",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194432","24V_MK","NIL","NIL","180BSL","Active","Design Utility",,"Marking layer for 24V devices.","Yes","DM-000456",,"Drawn",,,,"30","17",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194430","16V_MK","16V_MK","marking","180BSL","Active","Design Utility",,"Marking layer for 16V devices.","Yes","DM-000456",,"Drawn",,,,"52","16",,,,,146,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194431","20V_MK","NIL","NIL","180BSL","Active","Design Utility",,"Marking layer for 20V devices.","Yes","DM-000456",,"Drawn",,,,"52","20",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194433","30V_MK","30V_MK","marking","180BSL","Active","Design Utility",,"Marking layer for 30V devices.","Yes","DM-000456",,"Drawn",,,,"31","17",,,,,149,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194434","MOS_MK_TYPE5","MOS_MK_TYPE5","marking","180BSL","Active","Marker Devices",,"Define 7 terminal fully isolated 1.5V / 5V PMOS.","Yes","DM-000456",,"Drawn",,,,"83","17",,,,,807,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194437","ELMD_MK","NIL","NIL","180BSL","Active","Design Utility",,"Marking layer for Extended LDD MOS (ELxMOS) Drain.","No","DM-000456",,"Drawn",,,,"18","17",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194435","CAP_MK_TYPE1","NIL","NIL","180BSL","Active","Marker Devices",,"Marker for capacitor type 1.","No","DM-000456",,"Drawn",,,,"62","17",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194436","CAP_MK_TYPE2","NIL","NIL","180BSL","Active","Marker Devices",,"Marker for capacitor type 2 (75;17).","No","DM-000456",,"Drawn",,,,"75","17",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194409","MOS_MK_TYPE1","MOS_MK_TYPE1","marking","180BSL","Active","Design Utility",,"High Gain MOSFET.","Yes","DM-000456",,"Drawn",,,,"151","51",,,,,157,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194407","MOM_MK","MOM_MK","marking","180BSL","Active","Marker Devices",,"Marking Layer for MOM Capacitor.","Yes","DM-000456",,"Drawn",,,,"51","17",,,,,161,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194379","DEV_NF_MK","DEV_NF_MK","marking","180BSL","Active","Marker Devices",,"Marking layer for mulit fingers unit devices for DRC, LVS purposes.","Yes","DM-000456",,"Drawn",,,,"38","17",,,,,154,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194377","40V_MK","40V_MK","marking","180BSL","Active","Design Utility",,"Marking layer for 40V devices.","Yes","DM-000456",,"Drawn",,,,"33","17",,,,,150,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194378","BDP_BLK","BDP_BLK","marking","180BSL","Active","Marker Enablement",,"Marker to block Boolean Ops and Data Prep (112;17).","Yes","DM-000456",,"Drawn",,,,"112","17",,,,,1002,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194380","DIODE_MK_TYPE1","DIODE_MK_TYPE1","marking","180BSL","Active","Marker Devices",,"Free Zener marking layer for high Voltage process with Ultra low Rdson Devices.","Yes","DM-000456",,"Drawn",,,,"79","17",,,,,28,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194381","DIODE_MK_TYPE2","DIODE_MK_TYPE2","marking","180BSL","Active","Marker Devices",,"Free Zener marking layer for standard 1.5V/5V process.","Yes","DM-000456",,"Drawn",,,,"80","17",,,,,29,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194384","ESD_CLAMP_MK","ESD_CLAMP_MK","marking","180BSL","Active","Marker ESD",,"Marking layer to identify ESD Clamp devices.","Yes","DM-000456",,"Drawn",,,,"16","17",,,,,78,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194382","DRC_BJT","DRC_BJT","marking","180BSL","Active","Design Utility",,"BJT Mark for DRC purpose.","Yes","DM-000456",,"Drawn",,,,"127","5",,,,,119,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194383","ELMD2_MK","ELMD2_MK","marking","180BSL","Active","Design Utility",,"Marking layer for Drain SAB 5V MOS and Source Drain SAB 5V NMOS.","Yes","DM-000456",,"Drawn",,,,"19","17",,,,,175,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194376","PR_bndry","prboundary","drawing","180BSL","Active","Design Utility",,"PR Boundary for cell, block or chip.","Yes","DM-000456",,"Drawn",,,,"0","0",,,,,0,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194375","RES_MK","RES_MRK","drawing","180BSL","Active","Marker Devices",,"Marking Layer for Resistor.","Yes","DM-000456",,"Drawn",,,,"110","5",,,,,110,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194369","Metal3_BLK","NIL","NIL","180BSL","Active","Marker Enablement",,"Place and Route Metal3 Blockage.","Yes","DM-000456",,"Drawn",,,,"42","5",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194367","Metal1_BLK","METAL1","blockage","180BSL","Active","Marker Enablement",,"Place and Route Metal1 Blockage.","Yes","DM-000456",,"Drawn",,,,"34","5",,,,,34,230,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194368","Metal2_BLK","NIL","NIL","180BSL","Active","Marker Enablement",,"Place and Route Metal2 Blockage.","Yes","DM-000456",,"Drawn",,,,"36","5",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194370","Metal4_BLK","NIL","NIL","180BSL","Active","Marker Enablement",,"Place and Route Metal4 Blockage.","Yes","DM-000456",,"Drawn",,,,"46","5",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194371","Metal5_BLK","METAL5","blockage","180BSL","Active","Marker Enablement",,"Place and Route Metal5 Blockage.","Yes","DM-000456",,"Drawn",,,,"81","5",,,,,81,230,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194374","IND_MK","IND_MRK","drawing","180BSL","Active","Marker Devices",,"Inductor Mark.","Yes","DM-000456",,"Drawn",,,,"151","5",,,,,121,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194372","MetalT_BLK","METAL8","blockage","180BSL","Active","Marker Enablement",,"Place and Route MetalTop Blockage.","Yes","DM-000456",,"Drawn",,,,"53","5",,,,,53,230,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194373","G1Cell2","G1Cell2","drawing","180BSL","Active","Design SRAM",,"SRAM Mark for G1Cell2.","Yes","DM-000456",,"Drawn",,,,"102","5",,,,,102,-1,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194385","ESD_MK","NIL","NIL","180BSL","Active","Marker ESD",,"Marking layer on ESD protection device.","Yes","DM-000456",,"Drawn",,,,"24","5",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194388","HVPOLYRS","HVPOLYRS","marking","180BSL","Active","Marker Devices",,"High Poly Resistor in HV area Marking layer.","Yes","DM-000456",,"Drawn",,,,"123","5",,,,,170,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194386","GUARD_RING_MK","GUARD_RING_MK","marking","180BSL","Active","Design Utility",,"Marking layer for Scribe line Guard Ring.","Yes","DM-000456",,"Drawn",,,,"167","5",,,,,140,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194401","MIM_L_MK","NIL","NIL","180BSL","Active","Design Utility",,"Identify Length of MIM capacitor.","Yes","DM-000456",,"Drawn",,,,"117","10",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194399","Latchup_MK","Latchup_MK","marking","180BSL","Active","Marker ESD",,"Marking layer for I/O latch-up rule check.","Yes","DM-000456",,"Drawn",,,,"137","5",,,,,141,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194400","MATCHED_MK","MATCHED_MK","marking","180BSL","Active","Design Utility",,"Marking layer to identify and match sensitive circuits in a site (ie 2 transistors, or 2 resistors, or 2 capacitors).","Yes","DM-000456",,"Drawn",,,,"32","17",,,,,153,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194402","MOM_M1_MK","MOM_M1_MK","marking","180BSL","Active","Design Utility",,"Marking Layer for Interdigitated MOM Capacitor area of Metal1.","Yes","DM-000456",,"Drawn",,,,"40","17",,,,,162,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194403","MOM_M2_MK","MOM_M2_MK","marking","180BSL","Active","Design Utility",,"Marking Layer for Interdigitated MOM Capacitor area of Metal2.","Yes","DM-000456",,"Drawn",,,,"41","17",,,,,163,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194406","MOM_M5_MK","MOM_M5_MK","marking","180BSL","Active","Design Utility",,"Marking Layer for Interdigitated MOM Capacitor area of Metal5.","Yes","DM-000456",,"Drawn",,,,"44","17",,,,,166,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194404","MOM_M3_MK","MOM_M3_MK","marking","180BSL","Active","Design Utility",,"Marking Layer for Interdigitated MOM Capacitor area of Metal3.","Yes","DM-000456",,"Drawn",,,,"42","17",,,,,164,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194405","MOM_M4_MK","MOM_M4_MK","marking","180BSL","Active","Design Utility",,"Marking Layer for Interdigitated MOM Capacitor area of Metal4.","Yes","DM-000456",,"Drawn",,,,"43","17",,,,,165,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194398","LVS_Source","NIL","NIL","180BSL","Active","Design Utility",,"Source LVS/DRC Mark.","Yes","DM-000456",,"Drawn",,,,"100","8",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194397","LVS_RF","LVS_RF","marking","180BSL","Active","Design Utility",,"RF LVS Mark.","Yes","DM-000456",,"Drawn",,,,"100","5",,,,,44,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194391","LVS_DONUT","LVS_DONUT","marking","180BSL","Active","Design Utility",,"Marker for donut shaped layer for LVS calculation.","Yes","DM-000456",,"Drawn",,,,"55","17",,,,,173,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194389","HV_Bias_MK","HV_Bias_MK","marking","180BSL","Active","Design Utility",,"Marking layer for Hign Voltage Biasing.","Yes","DM-000456",,"Drawn",,,,"20","17",,,,,158,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194390","LVS_BJT","LVS_BJT","marking","180BSL","Active","Design Utility",,"BJT Mark.","Yes","DM-000456",,"Drawn",,,,"118","5",,,,,118,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194392","LVS_HALL_PIN_A","LVS_HALL_PIN_A","marking","180BSL","Active","Design Utility",,"LVS marker to identify hall device input terminal a (97;17).","Yes","DM-000456",,"Drawn",,,,"97","17",,,,,709,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194393","LVS_HALL_PIN_B","LVS_HALL_PIN_B","marking","180BSL","Active","Design Utility",,"LVS marker to identify hall device input terminal b (98;17).","Yes","DM-000456",,"Drawn",,,,"98","17",,,,,710,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194396","LVS_IO","LVS_IO","marking","180BSL","Active","Design Utility",,"LVS IO Marking.","Yes","DM-000456",,"Drawn",,,,"119","5",,,,,156,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194394","LVS_HALL_PIN_C","LVS_HALL_PIN_C","marking","180BSL","Active","Design Utility",,"LVS marker to identify hall device input terminal c (99;17).","Yes","DM-000456",,"Drawn",,,,"99","17",,,,,711,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194395","LVS_HALL_PIN_D","LVS_HALL_PIN_D","marking","180BSL","Active","Design Utility",,"LVS marker to identify hall device input terminal d (111;17).","Yes","DM-000456",,"Drawn",,,,"111","17",,,,,712,6,,,,,,,,,,,,,,,,,,,,,,,,
"LV-0000194408","MOS_CAP_MK","MOS_CAP_MK","marking","180BSL","Active","Design Utility",,"MOS Capacitor LVS Mark.","Yes","DM-000456",,"Drawn",,,,"166","5",,,,,113,6,,,,,,,,,,,,,,,,,,,,,,,,