ARM GAS  /tmp/ccfpiT7W.s 			page 1


   1              		.cpu cortex-m33
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv8-m.main
  20              		.arch_extension dsp
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_GPIO_Init:
  27              	.LFB374:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/ccfpiT7W.s 			page 2


  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** DAC_HandleTypeDef hdac1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** DCACHE_HandleTypeDef hdcache1;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** XSPI_HandleTypeDef hospi1;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  54:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_DRD_FS;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE BEGIN PV */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PV */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  63:Core/Src/main.c **** void SystemClock_Config(void);
  64:Core/Src/main.c **** void PeriphCommonClock_Config(void);
  65:Core/Src/main.c **** static void MX_GPIO_Init(void);
  66:Core/Src/main.c **** static void MX_ADC1_Init(void);
  67:Core/Src/main.c **** static void MX_DAC1_Init(void);
  68:Core/Src/main.c **** static void MX_DCACHE1_Init(void);
  69:Core/Src/main.c **** static void MX_FLASH_Init(void);
  70:Core/Src/main.c **** static void MX_ICACHE_Init(void);
  71:Core/Src/main.c **** static void MX_OCTOSPI1_Init(void);
  72:Core/Src/main.c **** static void MX_SPI1_Init(void);
  73:Core/Src/main.c **** static void MX_SPI2_Init(void);
  74:Core/Src/main.c **** static void MX_USB_PCD_Init(void);
  75:Core/Src/main.c **** static void MX_RTC_Init(void);
  76:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* USER CODE END PFP */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  81:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** /* USER CODE END 0 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** /**
  86:Core/Src/main.c ****   * @brief  The application entry point.
  87:Core/Src/main.c ****   * @retval int
ARM GAS  /tmp/ccfpiT7W.s 			page 3


  88:Core/Src/main.c ****   */
  89:Core/Src/main.c **** int main(void)
  90:Core/Src/main.c **** {
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END 1 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  99:Core/Src/main.c ****   HAL_Init();
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE END Init */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* Configure the system clock */
 106:Core/Src/main.c ****   SystemClock_Config();
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Configure the peripherals common clocks */
 109:Core/Src/main.c ****   PeriphCommonClock_Config();
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* USER CODE END SysInit */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* Initialize all configured peripherals */
 116:Core/Src/main.c ****   MX_GPIO_Init();
 117:Core/Src/main.c ****   MX_ADC1_Init();
 118:Core/Src/main.c ****   MX_DAC1_Init();
 119:Core/Src/main.c ****   MX_DCACHE1_Init();
 120:Core/Src/main.c ****   MX_FLASH_Init();
 121:Core/Src/main.c ****   MX_ICACHE_Init();
 122:Core/Src/main.c ****   MX_OCTOSPI1_Init();
 123:Core/Src/main.c ****   MX_SPI1_Init();
 124:Core/Src/main.c ****   MX_SPI2_Init();
 125:Core/Src/main.c ****   MX_USB_PCD_Init();
 126:Core/Src/main.c ****   MX_RTC_Init();
 127:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* USER CODE END 2 */
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* Infinite loop */
 132:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 133:Core/Src/main.c ****   while (1)
 134:Core/Src/main.c ****   {
 135:Core/Src/main.c ****     /* USER CODE END WHILE */
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 138:Core/Src/main.c ****   }
 139:Core/Src/main.c ****   /* USER CODE END 3 */
 140:Core/Src/main.c **** }
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** /**
 143:Core/Src/main.c ****   * @brief System Clock Configuration
 144:Core/Src/main.c ****   * @retval None
ARM GAS  /tmp/ccfpiT7W.s 			page 4


 145:Core/Src/main.c ****   */
 146:Core/Src/main.c **** void SystemClock_Config(void)
 147:Core/Src/main.c **** {
 148:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 149:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 152:Core/Src/main.c ****   */
 153:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /** Configure LSE Drive Capability
 158:Core/Src/main.c ****   *  Warning : Only applied when the LSE is disabled.
 159:Core/Src/main.c ****   */
 160:Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 161:Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 164:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 165:Core/Src/main.c ****   */
 166:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 167:Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_LSE;
 168:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS_DIGITAL;
 169:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 170:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 30;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 10;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 181:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 182:Core/Src/main.c ****   {
 183:Core/Src/main.c ****     Error_Handler();
 184:Core/Src/main.c ****   }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 187:Core/Src/main.c ****   */
 188:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 189:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 190:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK3;
 191:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 198:Core/Src/main.c ****   {
 199:Core/Src/main.c ****     Error_Handler();
 200:Core/Src/main.c ****   }
 201:Core/Src/main.c **** 
ARM GAS  /tmp/ccfpiT7W.s 			page 5


 202:Core/Src/main.c ****   /** Configure the programming delay
 203:Core/Src/main.c ****   */
 204:Core/Src/main.c ****   __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 205:Core/Src/main.c **** }
 206:Core/Src/main.c **** 
 207:Core/Src/main.c **** /**
 208:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 209:Core/Src/main.c ****   * @retval None
 210:Core/Src/main.c ****   */
 211:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 212:Core/Src/main.c **** {
 213:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /** Initializes the peripherals clock
 216:Core/Src/main.c ****   */
 217:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_OSPI|RCC_PERIPHCLK_SPI1;
 218:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSE;
 219:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2M = 1;
 220:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2N = 30;
 221:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2P = 20;
 222:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 223:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2R = 5;
 224:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_3;
 225:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
 226:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 227:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVP|RCC_PLL2_DIVR;
 228:Core/Src/main.c ****   PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_PLL2R;
 229:Core/Src/main.c ****   PeriphClkInitStruct.Spi1ClockSelection = RCC_SPI1CLKSOURCE_PLL2P;
 230:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 231:Core/Src/main.c ****   {
 232:Core/Src/main.c ****     Error_Handler();
 233:Core/Src/main.c ****   }
 234:Core/Src/main.c **** }
 235:Core/Src/main.c **** 
 236:Core/Src/main.c **** /**
 237:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 238:Core/Src/main.c ****   * @param None
 239:Core/Src/main.c ****   * @retval None
 240:Core/Src/main.c ****   */
 241:Core/Src/main.c **** static void MX_ADC1_Init(void)
 242:Core/Src/main.c **** {
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /** Common config
 255:Core/Src/main.c ****   */
 256:Core/Src/main.c ****   hadc1.Instance = ADC1;
 257:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 258:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
ARM GAS  /tmp/ccfpiT7W.s 			page 6


 259:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 260:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 261:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 262:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 263:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 264:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 265:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 266:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 267:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 268:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 269:Core/Src/main.c ****   hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 270:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 271:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 272:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 273:Core/Src/main.c ****   {
 274:Core/Src/main.c ****     Error_Handler();
 275:Core/Src/main.c ****   }
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /** Configure Regular Channel
 278:Core/Src/main.c ****   */
 279:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 280:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 281:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 282:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 283:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 284:Core/Src/main.c ****   sConfig.Offset = 0;
 285:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 286:Core/Src/main.c ****   {
 287:Core/Src/main.c ****     Error_Handler();
 288:Core/Src/main.c ****   }
 289:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 292:Core/Src/main.c **** 
 293:Core/Src/main.c **** }
 294:Core/Src/main.c **** 
 295:Core/Src/main.c **** /**
 296:Core/Src/main.c ****   * @brief DAC1 Initialization Function
 297:Core/Src/main.c ****   * @param None
 298:Core/Src/main.c ****   * @retval None
 299:Core/Src/main.c ****   */
 300:Core/Src/main.c **** static void MX_DAC1_Init(void)
 301:Core/Src/main.c **** {
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE BEGIN DAC1_Init 0 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE END DAC1_Init 0 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****   DAC_ChannelConfTypeDef sConfig = {0};
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /* USER CODE BEGIN DAC1_Init 1 */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /* USER CODE END DAC1_Init 1 */
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /** DAC Initialization
 314:Core/Src/main.c ****   */
 315:Core/Src/main.c ****   hdac1.Instance = DAC1;
ARM GAS  /tmp/ccfpiT7W.s 			page 7


 316:Core/Src/main.c ****   if (HAL_DAC_Init(&hdac1) != HAL_OK)
 317:Core/Src/main.c ****   {
 318:Core/Src/main.c ****     Error_Handler();
 319:Core/Src/main.c ****   }
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /** DAC channel OUT1 config
 322:Core/Src/main.c ****   */
 323:Core/Src/main.c ****   sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 324:Core/Src/main.c ****   sConfig.DAC_DMADoubleDataMode = DISABLE;
 325:Core/Src/main.c ****   sConfig.DAC_SignedFormat = ENABLE;
 326:Core/Src/main.c ****   sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 327:Core/Src/main.c ****   sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 328:Core/Src/main.c ****   sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 329:Core/Src/main.c ****   sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 330:Core/Src/main.c ****   sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 331:Core/Src/main.c ****   if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 332:Core/Src/main.c ****   {
 333:Core/Src/main.c ****     Error_Handler();
 334:Core/Src/main.c ****   }
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /** DAC channel OUT2 config
 337:Core/Src/main.c ****   */
 338:Core/Src/main.c ****   if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 339:Core/Src/main.c ****   {
 340:Core/Src/main.c ****     Error_Handler();
 341:Core/Src/main.c ****   }
 342:Core/Src/main.c ****   /* USER CODE BEGIN DAC1_Init 2 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   /* USER CODE END DAC1_Init 2 */
 345:Core/Src/main.c **** 
 346:Core/Src/main.c **** }
 347:Core/Src/main.c **** 
 348:Core/Src/main.c **** /**
 349:Core/Src/main.c ****   * @brief DCACHE1 Initialization Function
 350:Core/Src/main.c ****   * @param None
 351:Core/Src/main.c ****   * @retval None
 352:Core/Src/main.c ****   */
 353:Core/Src/main.c **** static void MX_DCACHE1_Init(void)
 354:Core/Src/main.c **** {
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /* USER CODE BEGIN DCACHE1_Init 0 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /* USER CODE END DCACHE1_Init 0 */
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /* USER CODE BEGIN DCACHE1_Init 1 */
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   /* USER CODE END DCACHE1_Init 1 */
 363:Core/Src/main.c ****   hdcache1.Instance = DCACHE1;
 364:Core/Src/main.c ****   hdcache1.Init.ReadBurstType = DCACHE_READ_BURST_INCR;
 365:Core/Src/main.c ****   if (HAL_DCACHE_Init(&hdcache1) != HAL_OK)
 366:Core/Src/main.c ****   {
 367:Core/Src/main.c ****     Error_Handler();
 368:Core/Src/main.c ****   }
 369:Core/Src/main.c ****   /* USER CODE BEGIN DCACHE1_Init 2 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE END DCACHE1_Init 2 */
 372:Core/Src/main.c **** 
ARM GAS  /tmp/ccfpiT7W.s 			page 8


 373:Core/Src/main.c **** }
 374:Core/Src/main.c **** 
 375:Core/Src/main.c **** /**
 376:Core/Src/main.c ****   * @brief FLASH Initialization Function
 377:Core/Src/main.c ****   * @param None
 378:Core/Src/main.c ****   * @retval None
 379:Core/Src/main.c ****   */
 380:Core/Src/main.c **** static void MX_FLASH_Init(void)
 381:Core/Src/main.c **** {
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* USER CODE BEGIN FLASH_Init 0 */
 384:Core/Src/main.c **** 
 385:Core/Src/main.c ****   /* USER CODE END FLASH_Init 0 */
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /* USER CODE BEGIN FLASH_Init 1 */
 388:Core/Src/main.c **** 
 389:Core/Src/main.c ****   /* USER CODE END FLASH_Init 1 */
 390:Core/Src/main.c ****   if (HAL_FLASH_Unlock() != HAL_OK)
 391:Core/Src/main.c ****   {
 392:Core/Src/main.c ****     Error_Handler();
 393:Core/Src/main.c ****   }
 394:Core/Src/main.c ****   if (HAL_FLASH_Lock() != HAL_OK)
 395:Core/Src/main.c ****   {
 396:Core/Src/main.c ****     Error_Handler();
 397:Core/Src/main.c ****   }
 398:Core/Src/main.c ****   /* USER CODE BEGIN FLASH_Init 2 */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE END FLASH_Init 2 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c **** }
 403:Core/Src/main.c **** 
 404:Core/Src/main.c **** /**
 405:Core/Src/main.c ****   * @brief ICACHE Initialization Function
 406:Core/Src/main.c ****   * @param None
 407:Core/Src/main.c ****   * @retval None
 408:Core/Src/main.c ****   */
 409:Core/Src/main.c **** static void MX_ICACHE_Init(void)
 410:Core/Src/main.c **** {
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /* USER CODE BEGIN ICACHE_Init 0 */
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   /* USER CODE END ICACHE_Init 0 */
 415:Core/Src/main.c **** 
 416:Core/Src/main.c ****   ICACHE_RegionConfigTypeDef pRegionConfig = {0};
 417:Core/Src/main.c **** 
 418:Core/Src/main.c ****   /* USER CODE BEGIN ICACHE_Init 1 */
 419:Core/Src/main.c **** 
 420:Core/Src/main.c ****   /* USER CODE END ICACHE_Init 1 */
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****   /** Configure and enable region 0 for memory remapping
 423:Core/Src/main.c ****   */
 424:Core/Src/main.c ****   pRegionConfig.BaseAddress = 0x0;
 425:Core/Src/main.c ****   pRegionConfig.RemapAddress = 0x90000000;
 426:Core/Src/main.c ****   pRegionConfig.Size = ICACHE_REGIONSIZE_2MB;
 427:Core/Src/main.c ****   pRegionConfig.TrafficRoute = ICACHE_MASTER1_PORT;
 428:Core/Src/main.c ****   pRegionConfig.OutputBurstType = ICACHE_OUTPUT_BURST_INCR;
 429:Core/Src/main.c ****   if (HAL_ICACHE_EnableRemapRegion(ICACHE_REGION_0, &pRegionConfig) != HAL_OK)
ARM GAS  /tmp/ccfpiT7W.s 			page 9


 430:Core/Src/main.c ****   {
 431:Core/Src/main.c ****     Error_Handler();
 432:Core/Src/main.c ****   }
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   /** Enable instruction cache (default 2-ways set associative cache)
 435:Core/Src/main.c ****   */
 436:Core/Src/main.c ****   if (HAL_ICACHE_Enable() != HAL_OK)
 437:Core/Src/main.c ****   {
 438:Core/Src/main.c ****     Error_Handler();
 439:Core/Src/main.c ****   }
 440:Core/Src/main.c ****   /* USER CODE BEGIN ICACHE_Init 2 */
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   /* USER CODE END ICACHE_Init 2 */
 443:Core/Src/main.c **** 
 444:Core/Src/main.c **** }
 445:Core/Src/main.c **** 
 446:Core/Src/main.c **** /**
 447:Core/Src/main.c ****   * @brief OCTOSPI1 Initialization Function
 448:Core/Src/main.c ****   * @param None
 449:Core/Src/main.c ****   * @retval None
 450:Core/Src/main.c ****   */
 451:Core/Src/main.c **** static void MX_OCTOSPI1_Init(void)
 452:Core/Src/main.c **** {
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /* USER CODE BEGIN OCTOSPI1_Init 0 */
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   /* USER CODE END OCTOSPI1_Init 0 */
 457:Core/Src/main.c **** 
 458:Core/Src/main.c ****   /* USER CODE BEGIN OCTOSPI1_Init 1 */
 459:Core/Src/main.c **** 
 460:Core/Src/main.c ****   /* USER CODE END OCTOSPI1_Init 1 */
 461:Core/Src/main.c ****   /* OCTOSPI1 parameter configuration*/
 462:Core/Src/main.c ****   hospi1.Instance = OCTOSPI1;
 463:Core/Src/main.c ****   hospi1.Init.FifoThresholdByte = 1;
 464:Core/Src/main.c ****   hospi1.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 465:Core/Src/main.c ****   hospi1.Init.MemoryType = HAL_XSPI_MEMTYPE_MICRON;
 466:Core/Src/main.c ****   hospi1.Init.MemorySize = HAL_XSPI_SIZE_16B;
 467:Core/Src/main.c ****   hospi1.Init.ChipSelectHighTimeCycle = 1;
 468:Core/Src/main.c ****   hospi1.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 469:Core/Src/main.c ****   hospi1.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 470:Core/Src/main.c ****   hospi1.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
 471:Core/Src/main.c ****   hospi1.Init.ClockPrescaler = 0;
 472:Core/Src/main.c ****   hospi1.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 473:Core/Src/main.c ****   hospi1.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
 474:Core/Src/main.c ****   hospi1.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
 475:Core/Src/main.c ****   hospi1.Init.DelayBlockBypass = HAL_XSPI_DELAY_BLOCK_BYPASS;
 476:Core/Src/main.c ****   hospi1.Init.Refresh = 0;
 477:Core/Src/main.c ****   if (HAL_XSPI_Init(&hospi1) != HAL_OK)
 478:Core/Src/main.c ****   {
 479:Core/Src/main.c ****     Error_Handler();
 480:Core/Src/main.c ****   }
 481:Core/Src/main.c ****   /* USER CODE BEGIN OCTOSPI1_Init 2 */
 482:Core/Src/main.c **** 
 483:Core/Src/main.c ****   /* USER CODE END OCTOSPI1_Init 2 */
 484:Core/Src/main.c **** 
 485:Core/Src/main.c **** }
 486:Core/Src/main.c **** 
ARM GAS  /tmp/ccfpiT7W.s 			page 10


 487:Core/Src/main.c **** /**
 488:Core/Src/main.c ****   * @brief RTC Initialization Function
 489:Core/Src/main.c ****   * @param None
 490:Core/Src/main.c ****   * @retval None
 491:Core/Src/main.c ****   */
 492:Core/Src/main.c **** static void MX_RTC_Init(void)
 493:Core/Src/main.c **** {
 494:Core/Src/main.c **** 
 495:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 496:Core/Src/main.c **** 
 497:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 498:Core/Src/main.c **** 
 499:Core/Src/main.c ****   RTC_PrivilegeStateTypeDef privilegeState = {0};
 500:Core/Src/main.c **** 
 501:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 502:Core/Src/main.c **** 
 503:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****   /** Initialize RTC Only
 506:Core/Src/main.c ****   */
 507:Core/Src/main.c ****   hrtc.Instance = RTC;
 508:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 509:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 510:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 511:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 512:Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 513:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 514:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 515:Core/Src/main.c ****   hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 516:Core/Src/main.c ****   hrtc.Init.BinMode = RTC_BINARY_NONE;
 517:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 518:Core/Src/main.c ****   {
 519:Core/Src/main.c ****     Error_Handler();
 520:Core/Src/main.c ****   }
 521:Core/Src/main.c ****   privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 522:Core/Src/main.c ****   privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 523:Core/Src/main.c ****   privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 524:Core/Src/main.c ****   privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 525:Core/Src/main.c ****   if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 526:Core/Src/main.c ****   {
 527:Core/Src/main.c ****     Error_Handler();
 528:Core/Src/main.c ****   }
 529:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 530:Core/Src/main.c **** 
 531:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 532:Core/Src/main.c **** 
 533:Core/Src/main.c **** }
 534:Core/Src/main.c **** 
 535:Core/Src/main.c **** /**
 536:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 537:Core/Src/main.c ****   * @param None
 538:Core/Src/main.c ****   * @retval None
 539:Core/Src/main.c ****   */
 540:Core/Src/main.c **** static void MX_SPI1_Init(void)
 541:Core/Src/main.c **** {
 542:Core/Src/main.c **** 
 543:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
ARM GAS  /tmp/ccfpiT7W.s 			page 11


 544:Core/Src/main.c **** 
 545:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 546:Core/Src/main.c **** 
 547:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 548:Core/Src/main.c **** 
 549:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 550:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 551:Core/Src/main.c ****   hspi1.Instance = SPI1;
 552:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 553:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 554:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 555:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 556:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 557:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 558:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 559:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 560:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 561:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 562:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x7;
 563:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 564:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 565:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 566:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 567:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 568:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 569:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 570:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 571:Core/Src/main.c ****   hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 572:Core/Src/main.c ****   hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 573:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 574:Core/Src/main.c ****   {
 575:Core/Src/main.c ****     Error_Handler();
 576:Core/Src/main.c ****   }
 577:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 578:Core/Src/main.c **** 
 579:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 580:Core/Src/main.c **** 
 581:Core/Src/main.c **** }
 582:Core/Src/main.c **** 
 583:Core/Src/main.c **** /**
 584:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 585:Core/Src/main.c ****   * @param None
 586:Core/Src/main.c ****   * @retval None
 587:Core/Src/main.c ****   */
 588:Core/Src/main.c **** static void MX_SPI2_Init(void)
 589:Core/Src/main.c **** {
 590:Core/Src/main.c **** 
 591:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 592:Core/Src/main.c **** 
 593:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 594:Core/Src/main.c **** 
 595:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 596:Core/Src/main.c **** 
 597:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 598:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 599:Core/Src/main.c ****   hspi2.Instance = SPI2;
 600:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
ARM GAS  /tmp/ccfpiT7W.s 			page 12


 601:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 602:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 603:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 604:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 605:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 606:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 607:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 608:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 609:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 610:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 0x7;
 611:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 612:Core/Src/main.c ****   hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 613:Core/Src/main.c ****   hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 614:Core/Src/main.c ****   hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 615:Core/Src/main.c ****   hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 616:Core/Src/main.c ****   hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 617:Core/Src/main.c ****   hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 618:Core/Src/main.c ****   hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 619:Core/Src/main.c ****   hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 620:Core/Src/main.c ****   hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 621:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 622:Core/Src/main.c ****   {
 623:Core/Src/main.c ****     Error_Handler();
 624:Core/Src/main.c ****   }
 625:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 626:Core/Src/main.c **** 
 627:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 628:Core/Src/main.c **** 
 629:Core/Src/main.c **** }
 630:Core/Src/main.c **** 
 631:Core/Src/main.c **** /**
 632:Core/Src/main.c ****   * @brief USB Initialization Function
 633:Core/Src/main.c ****   * @param None
 634:Core/Src/main.c ****   * @retval None
 635:Core/Src/main.c ****   */
 636:Core/Src/main.c **** static void MX_USB_PCD_Init(void)
 637:Core/Src/main.c **** {
 638:Core/Src/main.c **** 
 639:Core/Src/main.c ****   /* USER CODE BEGIN USB_Init 0 */
 640:Core/Src/main.c **** 
 641:Core/Src/main.c ****   /* USER CODE END USB_Init 0 */
 642:Core/Src/main.c **** 
 643:Core/Src/main.c ****   /* USER CODE BEGIN USB_Init 1 */
 644:Core/Src/main.c **** 
 645:Core/Src/main.c ****   /* USER CODE END USB_Init 1 */
 646:Core/Src/main.c ****   hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 647:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 648:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 649:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 650:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 651:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 652:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 653:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 654:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 655:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 656:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 657:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
ARM GAS  /tmp/ccfpiT7W.s 			page 13


 658:Core/Src/main.c ****   {
 659:Core/Src/main.c ****     Error_Handler();
 660:Core/Src/main.c ****   }
 661:Core/Src/main.c ****   /* USER CODE BEGIN USB_Init 2 */
 662:Core/Src/main.c **** 
 663:Core/Src/main.c ****   /* USER CODE END USB_Init 2 */
 664:Core/Src/main.c **** 
 665:Core/Src/main.c **** }
 666:Core/Src/main.c **** 
 667:Core/Src/main.c **** /**
 668:Core/Src/main.c ****   * @brief GPIO Initialization Function
 669:Core/Src/main.c ****   * @param None
 670:Core/Src/main.c ****   * @retval None
 671:Core/Src/main.c ****   */
 672:Core/Src/main.c **** static void MX_GPIO_Init(void)
 673:Core/Src/main.c **** {
  29              		.loc 1 673 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 24
  36              		.cfi_offset 4, -24
  37              		.cfi_offset 5, -20
  38              		.cfi_offset 6, -16
  39              		.cfi_offset 7, -12
  40              		.cfi_offset 8, -8
  41              		.cfi_offset 14, -4
  42 0004 8AB0     		sub	sp, sp, #40
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 64
 674:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 674 3 view .LVU1
  46              		.loc 1 674 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0594     		str	r4, [sp, #20]
  49 000a 0694     		str	r4, [sp, #24]
  50 000c 0794     		str	r4, [sp, #28]
  51 000e 0894     		str	r4, [sp, #32]
  52 0010 0994     		str	r4, [sp, #36]
 675:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 676:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 677:Core/Src/main.c **** 
 678:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 679:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  53              		.loc 1 679 3 is_stmt 1 view .LVU3
  54              	.LBB4:
  55              		.loc 1 679 3 view .LVU4
  56              		.loc 1 679 3 view .LVU5
  57 0012 414B     		ldr	r3, .L3
  58 0014 D3F88C20 		ldr	r2, [r3, #140]
  59 0018 42F00402 		orr	r2, r2, #4
  60 001c C3F88C20 		str	r2, [r3, #140]
  61              		.loc 1 679 3 view .LVU6
  62 0020 D3F88C20 		ldr	r2, [r3, #140]
  63 0024 02F00402 		and	r2, r2, #4
ARM GAS  /tmp/ccfpiT7W.s 			page 14


  64 0028 0192     		str	r2, [sp, #4]
  65              		.loc 1 679 3 view .LVU7
  66 002a 019A     		ldr	r2, [sp, #4]
  67              	.LBE4:
  68              		.loc 1 679 3 view .LVU8
 680:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  69              		.loc 1 680 3 view .LVU9
  70              	.LBB5:
  71              		.loc 1 680 3 view .LVU10
  72              		.loc 1 680 3 view .LVU11
  73 002c D3F88C20 		ldr	r2, [r3, #140]
  74 0030 42F08002 		orr	r2, r2, #128
  75 0034 C3F88C20 		str	r2, [r3, #140]
  76              		.loc 1 680 3 view .LVU12
  77 0038 D3F88C20 		ldr	r2, [r3, #140]
  78 003c 02F08002 		and	r2, r2, #128
  79 0040 0292     		str	r2, [sp, #8]
  80              		.loc 1 680 3 view .LVU13
  81 0042 029A     		ldr	r2, [sp, #8]
  82              	.LBE5:
  83              		.loc 1 680 3 view .LVU14
 681:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  84              		.loc 1 681 3 view .LVU15
  85              	.LBB6:
  86              		.loc 1 681 3 view .LVU16
  87              		.loc 1 681 3 view .LVU17
  88 0044 D3F88C20 		ldr	r2, [r3, #140]
  89 0048 42F00102 		orr	r2, r2, #1
  90 004c C3F88C20 		str	r2, [r3, #140]
  91              		.loc 1 681 3 view .LVU18
  92 0050 D3F88C20 		ldr	r2, [r3, #140]
  93 0054 02F00102 		and	r2, r2, #1
  94 0058 0392     		str	r2, [sp, #12]
  95              		.loc 1 681 3 view .LVU19
  96 005a 039A     		ldr	r2, [sp, #12]
  97              	.LBE6:
  98              		.loc 1 681 3 view .LVU20
 682:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  99              		.loc 1 682 3 view .LVU21
 100              	.LBB7:
 101              		.loc 1 682 3 view .LVU22
 102              		.loc 1 682 3 view .LVU23
 103 005c D3F88C20 		ldr	r2, [r3, #140]
 104 0060 42F00202 		orr	r2, r2, #2
 105 0064 C3F88C20 		str	r2, [r3, #140]
 106              		.loc 1 682 3 view .LVU24
 107 0068 D3F88C30 		ldr	r3, [r3, #140]
 108 006c 03F00203 		and	r3, r3, #2
 109 0070 0493     		str	r3, [sp, #16]
 110              		.loc 1 682 3 view .LVU25
 111 0072 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
 113              		.loc 1 682 3 view .LVU26
 683:Core/Src/main.c **** 
 684:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 685:Core/Src/main.c ****   HAL_GPIO_WritePin(DisplayCMD_GPIO_Port, DisplayCMD_Pin, GPIO_PIN_SET);
 114              		.loc 1 685 3 view .LVU27
ARM GAS  /tmp/ccfpiT7W.s 			page 15


 115 0074 294D     		ldr	r5, .L3+4
 116 0076 0122     		movs	r2, #1
 117 0078 4FF48041 		mov	r1, #16384
 118 007c 2846     		mov	r0, r5
 119 007e FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 686:Core/Src/main.c **** 
 687:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 688:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 121              		.loc 1 688 3 view .LVU28
 122 0082 DFF8A480 		ldr	r8, .L3+16
 123 0086 2246     		mov	r2, r4
 124 0088 4FF4C061 		mov	r1, #1536
 125 008c 4046     		mov	r0, r8
 126 008e FFF7FEFF 		bl	HAL_GPIO_WritePin
 127              	.LVL1:
 689:Core/Src/main.c **** 
 690:Core/Src/main.c ****   /*Configure GPIO pin : Button1_Pin */
 691:Core/Src/main.c ****   GPIO_InitStruct.Pin = Button1_Pin;
 128              		.loc 1 691 3 view .LVU29
 129              		.loc 1 691 23 is_stmt 0 view .LVU30
 130 0092 4FF40053 		mov	r3, #8192
 131 0096 0593     		str	r3, [sp, #20]
 692:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 132              		.loc 1 692 3 is_stmt 1 view .LVU31
 133              		.loc 1 692 24 is_stmt 0 view .LVU32
 134 0098 0694     		str	r4, [sp, #24]
 693:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 135              		.loc 1 693 3 is_stmt 1 view .LVU33
 136              		.loc 1 693 24 is_stmt 0 view .LVU34
 137 009a 0226     		movs	r6, #2
 138 009c 0796     		str	r6, [sp, #28]
 694:Core/Src/main.c ****   HAL_GPIO_Init(Button1_GPIO_Port, &GPIO_InitStruct);
 139              		.loc 1 694 3 is_stmt 1 view .LVU35
 140 009e 05A9     		add	r1, sp, #20
 141 00a0 1F48     		ldr	r0, .L3+8
 142 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 143              	.LVL2:
 695:Core/Src/main.c **** 
 696:Core/Src/main.c ****   /*Configure GPIO pin : Button2_Pin */
 697:Core/Src/main.c ****   GPIO_InitStruct.Pin = Button2_Pin;
 144              		.loc 1 697 3 view .LVU36
 145              		.loc 1 697 23 is_stmt 0 view .LVU37
 146 00a6 0596     		str	r6, [sp, #20]
 698:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 147              		.loc 1 698 3 is_stmt 1 view .LVU38
 148              		.loc 1 698 24 is_stmt 0 view .LVU39
 149 00a8 0694     		str	r4, [sp, #24]
 699:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 150              		.loc 1 699 3 is_stmt 1 view .LVU40
 151              		.loc 1 699 24 is_stmt 0 view .LVU41
 152 00aa 0796     		str	r6, [sp, #28]
 700:Core/Src/main.c ****   HAL_GPIO_Init(Button2_GPIO_Port, &GPIO_InitStruct);
 153              		.loc 1 700 3 is_stmt 1 view .LVU42
 154 00ac 05A9     		add	r1, sp, #20
 155 00ae 1D48     		ldr	r0, .L3+12
 156 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccfpiT7W.s 			page 16


 157              	.LVL3:
 701:Core/Src/main.c **** 
 702:Core/Src/main.c ****   /*Configure GPIO pin : DisplayCMD_Pin */
 703:Core/Src/main.c ****   GPIO_InitStruct.Pin = DisplayCMD_Pin;
 158              		.loc 1 703 3 view .LVU43
 159              		.loc 1 703 23 is_stmt 0 view .LVU44
 160 00b4 4FF48043 		mov	r3, #16384
 161 00b8 0593     		str	r3, [sp, #20]
 704:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 162              		.loc 1 704 3 is_stmt 1 view .LVU45
 163              		.loc 1 704 24 is_stmt 0 view .LVU46
 164 00ba 0127     		movs	r7, #1
 165 00bc 0697     		str	r7, [sp, #24]
 705:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 166              		.loc 1 705 3 is_stmt 1 view .LVU47
 167              		.loc 1 705 24 is_stmt 0 view .LVU48
 168 00be 0794     		str	r4, [sp, #28]
 706:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 169              		.loc 1 706 3 is_stmt 1 view .LVU49
 170              		.loc 1 706 25 is_stmt 0 view .LVU50
 171 00c0 0894     		str	r4, [sp, #32]
 707:Core/Src/main.c ****   HAL_GPIO_Init(DisplayCMD_GPIO_Port, &GPIO_InitStruct);
 172              		.loc 1 707 3 is_stmt 1 view .LVU51
 173 00c2 05A9     		add	r1, sp, #20
 174 00c4 2846     		mov	r0, r5
 175 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 176              	.LVL4:
 708:Core/Src/main.c **** 
 709:Core/Src/main.c ****   /*Configure GPIO pin : DisplayTE_Pin */
 710:Core/Src/main.c ****   GPIO_InitStruct.Pin = DisplayTE_Pin;
 177              		.loc 1 710 3 view .LVU52
 178              		.loc 1 710 23 is_stmt 0 view .LVU53
 179 00ca 4FF48073 		mov	r3, #256
 180 00ce 0593     		str	r3, [sp, #20]
 711:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 181              		.loc 1 711 3 is_stmt 1 view .LVU54
 182              		.loc 1 711 24 is_stmt 0 view .LVU55
 183 00d0 0694     		str	r4, [sp, #24]
 712:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 184              		.loc 1 712 3 is_stmt 1 view .LVU56
 185              		.loc 1 712 24 is_stmt 0 view .LVU57
 186 00d2 0794     		str	r4, [sp, #28]
 713:Core/Src/main.c ****   HAL_GPIO_Init(DisplayTE_GPIO_Port, &GPIO_InitStruct);
 187              		.loc 1 713 3 is_stmt 1 view .LVU58
 188 00d4 05A9     		add	r1, sp, #20
 189 00d6 4046     		mov	r0, r8
 190 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL5:
 714:Core/Src/main.c **** 
 715:Core/Src/main.c ****   /*Configure GPIO pins : LED1_Pin LED2_Pin */
 716:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 192              		.loc 1 716 3 view .LVU59
 193              		.loc 1 716 23 is_stmt 0 view .LVU60
 194 00dc 4FF4C063 		mov	r3, #1536
 195 00e0 0593     		str	r3, [sp, #20]
 717:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 196              		.loc 1 717 3 is_stmt 1 view .LVU61
ARM GAS  /tmp/ccfpiT7W.s 			page 17


 197              		.loc 1 717 24 is_stmt 0 view .LVU62
 198 00e2 0697     		str	r7, [sp, #24]
 718:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 199              		.loc 1 718 3 is_stmt 1 view .LVU63
 200              		.loc 1 718 24 is_stmt 0 view .LVU64
 201 00e4 0794     		str	r4, [sp, #28]
 719:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 202              		.loc 1 719 3 is_stmt 1 view .LVU65
 203              		.loc 1 719 25 is_stmt 0 view .LVU66
 204 00e6 0894     		str	r4, [sp, #32]
 720:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 205              		.loc 1 720 3 is_stmt 1 view .LVU67
 206 00e8 05A9     		add	r1, sp, #20
 207 00ea 4046     		mov	r0, r8
 208 00ec FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL6:
 721:Core/Src/main.c **** 
 722:Core/Src/main.c ****   /*Configure GPIO pin : DetectSD_Pin */
 723:Core/Src/main.c ****   GPIO_InitStruct.Pin = DetectSD_Pin;
 210              		.loc 1 723 3 view .LVU68
 211              		.loc 1 723 23 is_stmt 0 view .LVU69
 212 00f0 4023     		movs	r3, #64
 213 00f2 0593     		str	r3, [sp, #20]
 724:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 214              		.loc 1 724 3 is_stmt 1 view .LVU70
 215              		.loc 1 724 24 is_stmt 0 view .LVU71
 216 00f4 0694     		str	r4, [sp, #24]
 725:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 217              		.loc 1 725 3 is_stmt 1 view .LVU72
 218              		.loc 1 725 24 is_stmt 0 view .LVU73
 219 00f6 0797     		str	r7, [sp, #28]
 726:Core/Src/main.c ****   HAL_GPIO_Init(DetectSD_GPIO_Port, &GPIO_InitStruct);
 220              		.loc 1 726 3 is_stmt 1 view .LVU74
 221 00f8 05A9     		add	r1, sp, #20
 222 00fa 2846     		mov	r0, r5
 223 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 224              	.LVL7:
 727:Core/Src/main.c **** 
 728:Core/Src/main.c ****   /*Configure GPIO pins : Button3_Pin Button4_Pin */
 729:Core/Src/main.c ****   GPIO_InitStruct.Pin = Button3_Pin|Button4_Pin;
 225              		.loc 1 729 3 view .LVU75
 226              		.loc 1 729 23 is_stmt 0 view .LVU76
 227 0100 4FF4C073 		mov	r3, #384
 228 0104 0593     		str	r3, [sp, #20]
 730:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 229              		.loc 1 730 3 is_stmt 1 view .LVU77
 230              		.loc 1 730 24 is_stmt 0 view .LVU78
 231 0106 0694     		str	r4, [sp, #24]
 731:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 232              		.loc 1 731 3 is_stmt 1 view .LVU79
 233              		.loc 1 731 24 is_stmt 0 view .LVU80
 234 0108 0796     		str	r6, [sp, #28]
 732:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 235              		.loc 1 732 3 is_stmt 1 view .LVU81
 236 010a 05A9     		add	r1, sp, #20
 237 010c 2846     		mov	r0, r5
 238 010e FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccfpiT7W.s 			page 18


 239              	.LVL8:
 733:Core/Src/main.c **** 
 734:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 735:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 736:Core/Src/main.c **** }
 240              		.loc 1 736 1 is_stmt 0 view .LVU82
 241 0112 0AB0     		add	sp, sp, #40
 242              	.LCFI2:
 243              		.cfi_def_cfa_offset 24
 244              		@ sp needed
 245 0114 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 246              	.L4:
 247              		.align	2
 248              	.L3:
 249 0118 000C0244 		.word	1140984832
 250 011c 00040242 		.word	1107428352
 251 0120 00080242 		.word	1107429376
 252 0124 001C0242 		.word	1107434496
 253 0128 00000242 		.word	1107427328
 254              		.cfi_endproc
 255              	.LFE374:
 257              		.section	.text.Error_Handler,"ax",%progbits
 258              		.align	1
 259              		.global	Error_Handler
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 263              		.fpu fpv4-sp-d16
 265              	Error_Handler:
 266              	.LFB375:
 737:Core/Src/main.c **** 
 738:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 739:Core/Src/main.c **** 
 740:Core/Src/main.c **** /* USER CODE END 4 */
 741:Core/Src/main.c **** 
 742:Core/Src/main.c **** /**
 743:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 744:Core/Src/main.c ****   * @retval None
 745:Core/Src/main.c ****   */
 746:Core/Src/main.c **** void Error_Handler(void)
 747:Core/Src/main.c **** {
 267              		.loc 1 747 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ Volatile: function does not return.
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272              		@ link register save eliminated.
 748:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 749:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 750:Core/Src/main.c ****   __disable_irq();
 273              		.loc 1 750 3 view .LVU84
 274              	.LBB8:
 275              	.LBI8:
 276              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
ARM GAS  /tmp/ccfpiT7W.s 			page 19


   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccfpiT7W.s 			page 20


  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
ARM GAS  /tmp/ccfpiT7W.s 			page 21


 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
ARM GAS  /tmp/ccfpiT7W.s 			page 22


 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
ARM GAS  /tmp/ccfpiT7W.s 			page 23


 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
ARM GAS  /tmp/ccfpiT7W.s 			page 24


 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccfpiT7W.s 			page 25


 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccfpiT7W.s 			page 26


 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
ARM GAS  /tmp/ccfpiT7W.s 			page 27


 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccfpiT7W.s 			page 28


 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
ARM GAS  /tmp/ccfpiT7W.s 			page 29


 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
ARM GAS  /tmp/ccfpiT7W.s 			page 30


 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
ARM GAS  /tmp/ccfpiT7W.s 			page 31


 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  /tmp/ccfpiT7W.s 			page 32


 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccfpiT7W.s 			page 33


 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
ARM GAS  /tmp/ccfpiT7W.s 			page 34


 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccfpiT7W.s 			page 35


 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 277              		.loc 2 960 27 view .LVU85
 278              	.LBB9:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 279              		.loc 2 962 3 view .LVU86
 280              		.syntax unified
 281              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 282 0000 72B6     		cpsid i
 283              	@ 0 "" 2
 284              		.thumb
 285              		.syntax unified
 286              	.L6:
ARM GAS  /tmp/ccfpiT7W.s 			page 36


 287              	.LBE9:
 288              	.LBE8:
 751:Core/Src/main.c ****   while (1)
 289              		.loc 1 751 3 discriminator 1 view .LVU87
 752:Core/Src/main.c ****   {
 753:Core/Src/main.c ****   }
 290              		.loc 1 753 3 discriminator 1 view .LVU88
 751:Core/Src/main.c ****   while (1)
 291              		.loc 1 751 9 discriminator 1 view .LVU89
 292 0002 FEE7     		b	.L6
 293              		.cfi_endproc
 294              	.LFE375:
 296              		.section	.text.MX_ADC1_Init,"ax",%progbits
 297              		.align	1
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 301              		.fpu fpv4-sp-d16
 303              	MX_ADC1_Init:
 304              	.LFB364:
 242:Core/Src/main.c **** 
 305              		.loc 1 242 1 view -0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 32
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309 0000 00B5     		push	{lr}
 310              	.LCFI3:
 311              		.cfi_def_cfa_offset 4
 312              		.cfi_offset 14, -4
 313 0002 89B0     		sub	sp, sp, #36
 314              	.LCFI4:
 315              		.cfi_def_cfa_offset 40
 248:Core/Src/main.c **** 
 316              		.loc 1 248 3 view .LVU91
 248:Core/Src/main.c **** 
 317              		.loc 1 248 26 is_stmt 0 view .LVU92
 318 0004 2022     		movs	r2, #32
 319 0006 0021     		movs	r1, #0
 320 0008 6846     		mov	r0, sp
 321 000a FFF7FEFF 		bl	memset
 322              	.LVL9:
 256:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 323              		.loc 1 256 3 is_stmt 1 view .LVU93
 256:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 324              		.loc 1 256 18 is_stmt 0 view .LVU94
 325 000e 1A48     		ldr	r0, .L13
 326 0010 1A4B     		ldr	r3, .L13+4
 327 0012 0360     		str	r3, [r0]
 257:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 328              		.loc 1 257 3 is_stmt 1 view .LVU95
 257:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 329              		.loc 1 257 29 is_stmt 0 view .LVU96
 330 0014 0023     		movs	r3, #0
 331 0016 4360     		str	r3, [r0, #4]
 258:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 332              		.loc 1 258 3 is_stmt 1 view .LVU97
 258:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
ARM GAS  /tmp/ccfpiT7W.s 			page 37


 333              		.loc 1 258 25 is_stmt 0 view .LVU98
 334 0018 8360     		str	r3, [r0, #8]
 259:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 335              		.loc 1 259 3 is_stmt 1 view .LVU99
 259:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 336              		.loc 1 259 24 is_stmt 0 view .LVU100
 337 001a 4FF40042 		mov	r2, #32768
 338 001e C260     		str	r2, [r0, #12]
 260:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 339              		.loc 1 260 3 is_stmt 1 view .LVU101
 260:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 340              		.loc 1 260 27 is_stmt 0 view .LVU102
 341 0020 0361     		str	r3, [r0, #16]
 261:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 342              		.loc 1 261 3 is_stmt 1 view .LVU103
 261:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 343              		.loc 1 261 27 is_stmt 0 view .LVU104
 344 0022 0422     		movs	r2, #4
 345 0024 4261     		str	r2, [r0, #20]
 262:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 346              		.loc 1 262 3 is_stmt 1 view .LVU105
 262:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 347              		.loc 1 262 31 is_stmt 0 view .LVU106
 348 0026 0376     		strb	r3, [r0, #24]
 263:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 349              		.loc 1 263 3 is_stmt 1 view .LVU107
 263:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 350              		.loc 1 263 33 is_stmt 0 view .LVU108
 351 0028 4376     		strb	r3, [r0, #25]
 264:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 352              		.loc 1 264 3 is_stmt 1 view .LVU109
 264:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 353              		.loc 1 264 30 is_stmt 0 view .LVU110
 354 002a 0122     		movs	r2, #1
 355 002c C261     		str	r2, [r0, #28]
 265:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 356              		.loc 1 265 3 is_stmt 1 view .LVU111
 265:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 357              		.loc 1 265 36 is_stmt 0 view .LVU112
 358 002e 80F82030 		strb	r3, [r0, #32]
 266:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 359              		.loc 1 266 3 is_stmt 1 view .LVU113
 266:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 360              		.loc 1 266 31 is_stmt 0 view .LVU114
 361 0032 8362     		str	r3, [r0, #40]
 267:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 362              		.loc 1 267 3 is_stmt 1 view .LVU115
 267:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 363              		.loc 1 267 35 is_stmt 0 view .LVU116
 364 0034 C362     		str	r3, [r0, #44]
 268:Core/Src/main.c ****   hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 365              		.loc 1 268 3 is_stmt 1 view .LVU117
 268:Core/Src/main.c ****   hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 366              		.loc 1 268 36 is_stmt 0 view .LVU118
 367 0036 80F83430 		strb	r3, [r0, #52]
 269:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 368              		.loc 1 269 3 is_stmt 1 view .LVU119
ARM GAS  /tmp/ccfpiT7W.s 			page 38


 269:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 369              		.loc 1 269 27 is_stmt 0 view .LVU120
 370 003a 0363     		str	r3, [r0, #48]
 270:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 371              		.loc 1 270 3 is_stmt 1 view .LVU121
 270:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 372              		.loc 1 270 22 is_stmt 0 view .LVU122
 373 003c 8363     		str	r3, [r0, #56]
 271:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 374              		.loc 1 271 3 is_stmt 1 view .LVU123
 271:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 375              		.loc 1 271 31 is_stmt 0 view .LVU124
 376 003e 80F83C30 		strb	r3, [r0, #60]
 272:Core/Src/main.c ****   {
 377              		.loc 1 272 3 is_stmt 1 view .LVU125
 272:Core/Src/main.c ****   {
 378              		.loc 1 272 7 is_stmt 0 view .LVU126
 379 0042 FFF7FEFF 		bl	HAL_ADC_Init
 380              	.LVL10:
 272:Core/Src/main.c ****   {
 381              		.loc 1 272 6 view .LVU127
 382 0046 90B9     		cbnz	r0, .L11
 279:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 383              		.loc 1 279 3 is_stmt 1 view .LVU128
 279:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 384              		.loc 1 279 19 is_stmt 0 view .LVU129
 385 0048 0D4B     		ldr	r3, .L13+8
 386 004a 0093     		str	r3, [sp]
 280:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 387              		.loc 1 280 3 is_stmt 1 view .LVU130
 280:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 388              		.loc 1 280 16 is_stmt 0 view .LVU131
 389 004c 0623     		movs	r3, #6
 390 004e 0193     		str	r3, [sp, #4]
 281:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 391              		.loc 1 281 3 is_stmt 1 view .LVU132
 281:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 392              		.loc 1 281 24 is_stmt 0 view .LVU133
 393 0050 0023     		movs	r3, #0
 394 0052 0293     		str	r3, [sp, #8]
 282:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 395              		.loc 1 282 3 is_stmt 1 view .LVU134
 282:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 396              		.loc 1 282 22 is_stmt 0 view .LVU135
 397 0054 7F22     		movs	r2, #127
 398 0056 0392     		str	r2, [sp, #12]
 283:Core/Src/main.c ****   sConfig.Offset = 0;
 399              		.loc 1 283 3 is_stmt 1 view .LVU136
 283:Core/Src/main.c ****   sConfig.Offset = 0;
 400              		.loc 1 283 24 is_stmt 0 view .LVU137
 401 0058 0422     		movs	r2, #4
 402 005a 0492     		str	r2, [sp, #16]
 284:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 403              		.loc 1 284 3 is_stmt 1 view .LVU138
 284:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 404              		.loc 1 284 18 is_stmt 0 view .LVU139
 405 005c 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/ccfpiT7W.s 			page 39


 285:Core/Src/main.c ****   {
 406              		.loc 1 285 3 is_stmt 1 view .LVU140
 285:Core/Src/main.c ****   {
 407              		.loc 1 285 7 is_stmt 0 view .LVU141
 408 005e 6946     		mov	r1, sp
 409 0060 0548     		ldr	r0, .L13
 410 0062 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 411              	.LVL11:
 285:Core/Src/main.c ****   {
 412              		.loc 1 285 6 view .LVU142
 413 0066 20B9     		cbnz	r0, .L12
 293:Core/Src/main.c **** 
 414              		.loc 1 293 1 view .LVU143
 415 0068 09B0     		add	sp, sp, #36
 416              	.LCFI5:
 417              		.cfi_remember_state
 418              		.cfi_def_cfa_offset 4
 419              		@ sp needed
 420 006a 5DF804FB 		ldr	pc, [sp], #4
 421              	.L11:
 422              	.LCFI6:
 423              		.cfi_restore_state
 274:Core/Src/main.c ****   }
 424              		.loc 1 274 5 is_stmt 1 view .LVU144
 425 006e FFF7FEFF 		bl	Error_Handler
 426              	.LVL12:
 427              	.L12:
 287:Core/Src/main.c ****   }
 428              		.loc 1 287 5 view .LVU145
 429 0072 FFF7FEFF 		bl	Error_Handler
 430              	.LVL13:
 431              	.L14:
 432 0076 00BF     		.align	2
 433              	.L13:
 434 0078 00000000 		.word	.LANCHOR0
 435 007c 00800242 		.word	1107460096
 436 0080 02003004 		.word	70254594
 437              		.cfi_endproc
 438              	.LFE364:
 440              		.section	.text.MX_DAC1_Init,"ax",%progbits
 441              		.align	1
 442              		.syntax unified
 443              		.thumb
 444              		.thumb_func
 445              		.fpu fpv4-sp-d16
 447              	MX_DAC1_Init:
 448              	.LFB365:
 301:Core/Src/main.c **** 
 449              		.loc 1 301 1 view -0
 450              		.cfi_startproc
 451              		@ args = 0, pretend = 0, frame = 48
 452              		@ frame_needed = 0, uses_anonymous_args = 0
 453 0000 00B5     		push	{lr}
 454              	.LCFI7:
 455              		.cfi_def_cfa_offset 4
 456              		.cfi_offset 14, -4
 457 0002 8DB0     		sub	sp, sp, #52
ARM GAS  /tmp/ccfpiT7W.s 			page 40


 458              	.LCFI8:
 459              		.cfi_def_cfa_offset 56
 307:Core/Src/main.c **** 
 460              		.loc 1 307 3 view .LVU147
 307:Core/Src/main.c **** 
 461              		.loc 1 307 26 is_stmt 0 view .LVU148
 462 0004 2C22     		movs	r2, #44
 463 0006 0021     		movs	r1, #0
 464 0008 01A8     		add	r0, sp, #4
 465 000a FFF7FEFF 		bl	memset
 466              	.LVL14:
 315:Core/Src/main.c ****   if (HAL_DAC_Init(&hdac1) != HAL_OK)
 467              		.loc 1 315 3 is_stmt 1 view .LVU149
 315:Core/Src/main.c ****   if (HAL_DAC_Init(&hdac1) != HAL_OK)
 468              		.loc 1 315 18 is_stmt 0 view .LVU150
 469 000e 1348     		ldr	r0, .L23
 470 0010 134B     		ldr	r3, .L23+4
 471 0012 0360     		str	r3, [r0]
 316:Core/Src/main.c ****   {
 472              		.loc 1 316 3 is_stmt 1 view .LVU151
 316:Core/Src/main.c ****   {
 473              		.loc 1 316 7 is_stmt 0 view .LVU152
 474 0014 FFF7FEFF 		bl	HAL_DAC_Init
 475              	.LVL15:
 316:Core/Src/main.c ****   {
 476              		.loc 1 316 6 view .LVU153
 477 0018 C8B9     		cbnz	r0, .L20
 323:Core/Src/main.c ****   sConfig.DAC_DMADoubleDataMode = DISABLE;
 478              		.loc 1 323 3 is_stmt 1 view .LVU154
 323:Core/Src/main.c ****   sConfig.DAC_DMADoubleDataMode = DISABLE;
 479              		.loc 1 323 29 is_stmt 0 view .LVU155
 480 001a 0022     		movs	r2, #0
 481 001c 0192     		str	r2, [sp, #4]
 324:Core/Src/main.c ****   sConfig.DAC_SignedFormat = ENABLE;
 482              		.loc 1 324 3 is_stmt 1 view .LVU156
 324:Core/Src/main.c ****   sConfig.DAC_SignedFormat = ENABLE;
 483              		.loc 1 324 33 is_stmt 0 view .LVU157
 484 001e 8DF80820 		strb	r2, [sp, #8]
 325:Core/Src/main.c ****   sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 485              		.loc 1 325 3 is_stmt 1 view .LVU158
 325:Core/Src/main.c ****   sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 486              		.loc 1 325 28 is_stmt 0 view .LVU159
 487 0022 0123     		movs	r3, #1
 488 0024 8DF80930 		strb	r3, [sp, #9]
 326:Core/Src/main.c ****   sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 489              		.loc 1 326 3 is_stmt 1 view .LVU160
 326:Core/Src/main.c ****   sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 490              		.loc 1 326 29 is_stmt 0 view .LVU161
 491 0028 0392     		str	r2, [sp, #12]
 327:Core/Src/main.c ****   sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 492              		.loc 1 327 3 is_stmt 1 view .LVU162
 327:Core/Src/main.c ****   sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 493              		.loc 1 327 23 is_stmt 0 view .LVU163
 494 002a 0492     		str	r2, [sp, #16]
 328:Core/Src/main.c ****   sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 495              		.loc 1 328 3 is_stmt 1 view .LVU164
 328:Core/Src/main.c ****   sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
ARM GAS  /tmp/ccfpiT7W.s 			page 41


 496              		.loc 1 328 28 is_stmt 0 view .LVU165
 497 002c 0592     		str	r2, [sp, #20]
 329:Core/Src/main.c ****   sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 498              		.loc 1 329 3 is_stmt 1 view .LVU166
 329:Core/Src/main.c ****   sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 499              		.loc 1 329 39 is_stmt 0 view .LVU167
 500 002e 0693     		str	r3, [sp, #24]
 330:Core/Src/main.c ****   if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 501              		.loc 1 330 3 is_stmt 1 view .LVU168
 330:Core/Src/main.c ****   if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 502              		.loc 1 330 28 is_stmt 0 view .LVU169
 503 0030 0792     		str	r2, [sp, #28]
 331:Core/Src/main.c ****   {
 504              		.loc 1 331 3 is_stmt 1 view .LVU170
 331:Core/Src/main.c ****   {
 505              		.loc 1 331 7 is_stmt 0 view .LVU171
 506 0032 01A9     		add	r1, sp, #4
 507 0034 0948     		ldr	r0, .L23
 508 0036 FFF7FEFF 		bl	HAL_DAC_ConfigChannel
 509              	.LVL16:
 331:Core/Src/main.c ****   {
 510              		.loc 1 331 6 view .LVU172
 511 003a 50B9     		cbnz	r0, .L21
 338:Core/Src/main.c ****   {
 512              		.loc 1 338 3 is_stmt 1 view .LVU173
 338:Core/Src/main.c ****   {
 513              		.loc 1 338 7 is_stmt 0 view .LVU174
 514 003c 1022     		movs	r2, #16
 515 003e 01A9     		add	r1, sp, #4
 516 0040 0648     		ldr	r0, .L23
 517 0042 FFF7FEFF 		bl	HAL_DAC_ConfigChannel
 518              	.LVL17:
 338:Core/Src/main.c ****   {
 519              		.loc 1 338 6 view .LVU175
 520 0046 30B9     		cbnz	r0, .L22
 346:Core/Src/main.c **** 
 521              		.loc 1 346 1 view .LVU176
 522 0048 0DB0     		add	sp, sp, #52
 523              	.LCFI9:
 524              		.cfi_remember_state
 525              		.cfi_def_cfa_offset 4
 526              		@ sp needed
 527 004a 5DF804FB 		ldr	pc, [sp], #4
 528              	.L20:
 529              	.LCFI10:
 530              		.cfi_restore_state
 318:Core/Src/main.c ****   }
 531              		.loc 1 318 5 is_stmt 1 view .LVU177
 532 004e FFF7FEFF 		bl	Error_Handler
 533              	.LVL18:
 534              	.L21:
 333:Core/Src/main.c ****   }
 535              		.loc 1 333 5 view .LVU178
 536 0052 FFF7FEFF 		bl	Error_Handler
 537              	.LVL19:
 538              	.L22:
 340:Core/Src/main.c ****   }
ARM GAS  /tmp/ccfpiT7W.s 			page 42


 539              		.loc 1 340 5 view .LVU179
 540 0056 FFF7FEFF 		bl	Error_Handler
 541              	.LVL20:
 542              	.L24:
 543 005a 00BF     		.align	2
 544              	.L23:
 545 005c 00000000 		.word	.LANCHOR1
 546 0060 00840242 		.word	1107461120
 547              		.cfi_endproc
 548              	.LFE365:
 550              		.section	.text.MX_DCACHE1_Init,"ax",%progbits
 551              		.align	1
 552              		.syntax unified
 553              		.thumb
 554              		.thumb_func
 555              		.fpu fpv4-sp-d16
 557              	MX_DCACHE1_Init:
 558              	.LFB366:
 354:Core/Src/main.c **** 
 559              		.loc 1 354 1 view -0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 0
 562              		@ frame_needed = 0, uses_anonymous_args = 0
 563 0000 08B5     		push	{r3, lr}
 564              	.LCFI11:
 565              		.cfi_def_cfa_offset 8
 566              		.cfi_offset 3, -8
 567              		.cfi_offset 14, -4
 363:Core/Src/main.c ****   hdcache1.Init.ReadBurstType = DCACHE_READ_BURST_INCR;
 568              		.loc 1 363 3 view .LVU181
 363:Core/Src/main.c ****   hdcache1.Init.ReadBurstType = DCACHE_READ_BURST_INCR;
 569              		.loc 1 363 21 is_stmt 0 view .LVU182
 570 0002 0648     		ldr	r0, .L29
 571 0004 064B     		ldr	r3, .L29+4
 572 0006 0360     		str	r3, [r0]
 364:Core/Src/main.c ****   if (HAL_DCACHE_Init(&hdcache1) != HAL_OK)
 573              		.loc 1 364 3 is_stmt 1 view .LVU183
 364:Core/Src/main.c ****   if (HAL_DCACHE_Init(&hdcache1) != HAL_OK)
 574              		.loc 1 364 31 is_stmt 0 view .LVU184
 575 0008 4FF00043 		mov	r3, #-2147483648
 576 000c 4360     		str	r3, [r0, #4]
 365:Core/Src/main.c ****   {
 577              		.loc 1 365 3 is_stmt 1 view .LVU185
 365:Core/Src/main.c ****   {
 578              		.loc 1 365 7 is_stmt 0 view .LVU186
 579 000e FFF7FEFF 		bl	HAL_DCACHE_Init
 580              	.LVL21:
 365:Core/Src/main.c ****   {
 581              		.loc 1 365 6 view .LVU187
 582 0012 00B9     		cbnz	r0, .L28
 373:Core/Src/main.c **** 
 583              		.loc 1 373 1 view .LVU188
 584 0014 08BD     		pop	{r3, pc}
 585              	.L28:
 367:Core/Src/main.c ****   }
 586              		.loc 1 367 5 is_stmt 1 view .LVU189
 587 0016 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccfpiT7W.s 			page 43


 588              	.LVL22:
 589              	.L30:
 590 001a 00BF     		.align	2
 591              	.L29:
 592 001c 00000000 		.word	.LANCHOR2
 593 0020 00140340 		.word	1073943552
 594              		.cfi_endproc
 595              	.LFE366:
 597              		.section	.text.MX_FLASH_Init,"ax",%progbits
 598              		.align	1
 599              		.syntax unified
 600              		.thumb
 601              		.thumb_func
 602              		.fpu fpv4-sp-d16
 604              	MX_FLASH_Init:
 605              	.LFB367:
 381:Core/Src/main.c **** 
 606              		.loc 1 381 1 view -0
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 0
 609              		@ frame_needed = 0, uses_anonymous_args = 0
 610 0000 08B5     		push	{r3, lr}
 611              	.LCFI12:
 612              		.cfi_def_cfa_offset 8
 613              		.cfi_offset 3, -8
 614              		.cfi_offset 14, -4
 390:Core/Src/main.c ****   {
 615              		.loc 1 390 3 view .LVU191
 390:Core/Src/main.c ****   {
 616              		.loc 1 390 7 is_stmt 0 view .LVU192
 617 0002 FFF7FEFF 		bl	HAL_FLASH_Unlock
 618              	.LVL23:
 390:Core/Src/main.c ****   {
 619              		.loc 1 390 6 view .LVU193
 620 0006 18B9     		cbnz	r0, .L35
 394:Core/Src/main.c ****   {
 621              		.loc 1 394 3 is_stmt 1 view .LVU194
 394:Core/Src/main.c ****   {
 622              		.loc 1 394 7 is_stmt 0 view .LVU195
 623 0008 FFF7FEFF 		bl	HAL_FLASH_Lock
 624              	.LVL24:
 394:Core/Src/main.c ****   {
 625              		.loc 1 394 6 view .LVU196
 626 000c 10B9     		cbnz	r0, .L36
 402:Core/Src/main.c **** 
 627              		.loc 1 402 1 view .LVU197
 628 000e 08BD     		pop	{r3, pc}
 629              	.L35:
 392:Core/Src/main.c ****   }
 630              		.loc 1 392 5 is_stmt 1 view .LVU198
 631 0010 FFF7FEFF 		bl	Error_Handler
 632              	.LVL25:
 633              	.L36:
 396:Core/Src/main.c ****   }
 634              		.loc 1 396 5 view .LVU199
 635 0014 FFF7FEFF 		bl	Error_Handler
 636              	.LVL26:
ARM GAS  /tmp/ccfpiT7W.s 			page 44


 637              		.cfi_endproc
 638              	.LFE367:
 640              		.section	.text.MX_ICACHE_Init,"ax",%progbits
 641              		.align	1
 642              		.syntax unified
 643              		.thumb
 644              		.thumb_func
 645              		.fpu fpv4-sp-d16
 647              	MX_ICACHE_Init:
 648              	.LFB368:
 410:Core/Src/main.c **** 
 649              		.loc 1 410 1 view -0
 650              		.cfi_startproc
 651              		@ args = 0, pretend = 0, frame = 24
 652              		@ frame_needed = 0, uses_anonymous_args = 0
 653 0000 00B5     		push	{lr}
 654              	.LCFI13:
 655              		.cfi_def_cfa_offset 4
 656              		.cfi_offset 14, -4
 657 0002 87B0     		sub	sp, sp, #28
 658              	.LCFI14:
 659              		.cfi_def_cfa_offset 32
 416:Core/Src/main.c **** 
 660              		.loc 1 416 3 view .LVU201
 416:Core/Src/main.c **** 
 661              		.loc 1 416 30 is_stmt 0 view .LVU202
 662 0004 0020     		movs	r0, #0
 663 0006 0190     		str	r0, [sp, #4]
 664 0008 0290     		str	r0, [sp, #8]
 665 000a 0390     		str	r0, [sp, #12]
 666 000c 0490     		str	r0, [sp, #16]
 667 000e 0590     		str	r0, [sp, #20]
 424:Core/Src/main.c ****   pRegionConfig.RemapAddress = 0x90000000;
 668              		.loc 1 424 3 is_stmt 1 view .LVU203
 425:Core/Src/main.c ****   pRegionConfig.Size = ICACHE_REGIONSIZE_2MB;
 669              		.loc 1 425 3 view .LVU204
 425:Core/Src/main.c ****   pRegionConfig.Size = ICACHE_REGIONSIZE_2MB;
 670              		.loc 1 425 30 is_stmt 0 view .LVU205
 671 0010 4FF01043 		mov	r3, #-1879048192
 672 0014 0293     		str	r3, [sp, #8]
 426:Core/Src/main.c ****   pRegionConfig.TrafficRoute = ICACHE_MASTER1_PORT;
 673              		.loc 1 426 3 is_stmt 1 view .LVU206
 426:Core/Src/main.c ****   pRegionConfig.TrafficRoute = ICACHE_MASTER1_PORT;
 674              		.loc 1 426 22 is_stmt 0 view .LVU207
 675 0016 0123     		movs	r3, #1
 676 0018 0393     		str	r3, [sp, #12]
 427:Core/Src/main.c ****   pRegionConfig.OutputBurstType = ICACHE_OUTPUT_BURST_INCR;
 677              		.loc 1 427 3 is_stmt 1 view .LVU208
 428:Core/Src/main.c ****   if (HAL_ICACHE_EnableRemapRegion(ICACHE_REGION_0, &pRegionConfig) != HAL_OK)
 678              		.loc 1 428 3 view .LVU209
 428:Core/Src/main.c ****   if (HAL_ICACHE_EnableRemapRegion(ICACHE_REGION_0, &pRegionConfig) != HAL_OK)
 679              		.loc 1 428 33 is_stmt 0 view .LVU210
 680 001a 4FF00043 		mov	r3, #-2147483648
 681 001e 0593     		str	r3, [sp, #20]
 429:Core/Src/main.c ****   {
 682              		.loc 1 429 3 is_stmt 1 view .LVU211
 429:Core/Src/main.c ****   {
ARM GAS  /tmp/ccfpiT7W.s 			page 45


 683              		.loc 1 429 7 is_stmt 0 view .LVU212
 684 0020 01A9     		add	r1, sp, #4
 685 0022 FFF7FEFF 		bl	HAL_ICACHE_EnableRemapRegion
 686              	.LVL27:
 429:Core/Src/main.c ****   {
 687              		.loc 1 429 6 view .LVU213
 688 0026 28B9     		cbnz	r0, .L41
 436:Core/Src/main.c ****   {
 689              		.loc 1 436 3 is_stmt 1 view .LVU214
 436:Core/Src/main.c ****   {
 690              		.loc 1 436 7 is_stmt 0 view .LVU215
 691 0028 FFF7FEFF 		bl	HAL_ICACHE_Enable
 692              	.LVL28:
 436:Core/Src/main.c ****   {
 693              		.loc 1 436 6 view .LVU216
 694 002c 20B9     		cbnz	r0, .L42
 444:Core/Src/main.c **** 
 695              		.loc 1 444 1 view .LVU217
 696 002e 07B0     		add	sp, sp, #28
 697              	.LCFI15:
 698              		.cfi_remember_state
 699              		.cfi_def_cfa_offset 4
 700              		@ sp needed
 701 0030 5DF804FB 		ldr	pc, [sp], #4
 702              	.L41:
 703              	.LCFI16:
 704              		.cfi_restore_state
 431:Core/Src/main.c ****   }
 705              		.loc 1 431 5 is_stmt 1 view .LVU218
 706 0034 FFF7FEFF 		bl	Error_Handler
 707              	.LVL29:
 708              	.L42:
 438:Core/Src/main.c ****   }
 709              		.loc 1 438 5 view .LVU219
 710 0038 FFF7FEFF 		bl	Error_Handler
 711              	.LVL30:
 712              		.cfi_endproc
 713              	.LFE368:
 715              		.section	.text.MX_OCTOSPI1_Init,"ax",%progbits
 716              		.align	1
 717              		.syntax unified
 718              		.thumb
 719              		.thumb_func
 720              		.fpu fpv4-sp-d16
 722              	MX_OCTOSPI1_Init:
 723              	.LFB369:
 452:Core/Src/main.c **** 
 724              		.loc 1 452 1 view -0
 725              		.cfi_startproc
 726              		@ args = 0, pretend = 0, frame = 0
 727              		@ frame_needed = 0, uses_anonymous_args = 0
 728 0000 08B5     		push	{r3, lr}
 729              	.LCFI17:
 730              		.cfi_def_cfa_offset 8
 731              		.cfi_offset 3, -8
 732              		.cfi_offset 14, -4
 462:Core/Src/main.c ****   hospi1.Init.FifoThresholdByte = 1;
ARM GAS  /tmp/ccfpiT7W.s 			page 46


 733              		.loc 1 462 3 view .LVU221
 462:Core/Src/main.c ****   hospi1.Init.FifoThresholdByte = 1;
 734              		.loc 1 462 19 is_stmt 0 view .LVU222
 735 0002 0D48     		ldr	r0, .L47
 736 0004 0D4B     		ldr	r3, .L47+4
 737 0006 0360     		str	r3, [r0]
 463:Core/Src/main.c ****   hospi1.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 738              		.loc 1 463 3 is_stmt 1 view .LVU223
 463:Core/Src/main.c ****   hospi1.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 739              		.loc 1 463 33 is_stmt 0 view .LVU224
 740 0008 0122     		movs	r2, #1
 741 000a 4260     		str	r2, [r0, #4]
 464:Core/Src/main.c ****   hospi1.Init.MemoryType = HAL_XSPI_MEMTYPE_MICRON;
 742              		.loc 1 464 3 is_stmt 1 view .LVU225
 464:Core/Src/main.c ****   hospi1.Init.MemoryType = HAL_XSPI_MEMTYPE_MICRON;
 743              		.loc 1 464 26 is_stmt 0 view .LVU226
 744 000c 0023     		movs	r3, #0
 745 000e 8360     		str	r3, [r0, #8]
 465:Core/Src/main.c ****   hospi1.Init.MemorySize = HAL_XSPI_SIZE_16B;
 746              		.loc 1 465 3 is_stmt 1 view .LVU227
 465:Core/Src/main.c ****   hospi1.Init.MemorySize = HAL_XSPI_SIZE_16B;
 747              		.loc 1 465 26 is_stmt 0 view .LVU228
 748 0010 C360     		str	r3, [r0, #12]
 466:Core/Src/main.c ****   hospi1.Init.ChipSelectHighTimeCycle = 1;
 749              		.loc 1 466 3 is_stmt 1 view .LVU229
 466:Core/Src/main.c ****   hospi1.Init.ChipSelectHighTimeCycle = 1;
 750              		.loc 1 466 26 is_stmt 0 view .LVU230
 751 0012 0361     		str	r3, [r0, #16]
 467:Core/Src/main.c ****   hospi1.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 752              		.loc 1 467 3 is_stmt 1 view .LVU231
 467:Core/Src/main.c ****   hospi1.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 753              		.loc 1 467 39 is_stmt 0 view .LVU232
 754 0014 4261     		str	r2, [r0, #20]
 468:Core/Src/main.c ****   hospi1.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 755              		.loc 1 468 3 is_stmt 1 view .LVU233
 468:Core/Src/main.c ****   hospi1.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 756              		.loc 1 468 32 is_stmt 0 view .LVU234
 757 0016 8361     		str	r3, [r0, #24]
 469:Core/Src/main.c ****   hospi1.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
 758              		.loc 1 469 3 is_stmt 1 view .LVU235
 469:Core/Src/main.c ****   hospi1.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
 759              		.loc 1 469 25 is_stmt 0 view .LVU236
 760 0018 C361     		str	r3, [r0, #28]
 470:Core/Src/main.c ****   hospi1.Init.ClockPrescaler = 0;
 761              		.loc 1 470 3 is_stmt 1 view .LVU237
 470:Core/Src/main.c ****   hospi1.Init.ClockPrescaler = 0;
 762              		.loc 1 470 24 is_stmt 0 view .LVU238
 763 001a 0362     		str	r3, [r0, #32]
 471:Core/Src/main.c ****   hospi1.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 764              		.loc 1 471 3 is_stmt 1 view .LVU239
 471:Core/Src/main.c ****   hospi1.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 765              		.loc 1 471 30 is_stmt 0 view .LVU240
 766 001c 4362     		str	r3, [r0, #36]
 472:Core/Src/main.c ****   hospi1.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
 767              		.loc 1 472 3 is_stmt 1 view .LVU241
 472:Core/Src/main.c ****   hospi1.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
 768              		.loc 1 472 30 is_stmt 0 view .LVU242
ARM GAS  /tmp/ccfpiT7W.s 			page 47


 769 001e 8362     		str	r3, [r0, #40]
 473:Core/Src/main.c ****   hospi1.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
 770              		.loc 1 473 3 is_stmt 1 view .LVU243
 473:Core/Src/main.c ****   hospi1.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
 771              		.loc 1 473 37 is_stmt 0 view .LVU244
 772 0020 C362     		str	r3, [r0, #44]
 474:Core/Src/main.c ****   hospi1.Init.DelayBlockBypass = HAL_XSPI_DELAY_BLOCK_BYPASS;
 773              		.loc 1 474 3 is_stmt 1 view .LVU245
 474:Core/Src/main.c ****   hospi1.Init.DelayBlockBypass = HAL_XSPI_DELAY_BLOCK_BYPASS;
 774              		.loc 1 474 34 is_stmt 0 view .LVU246
 775 0022 0363     		str	r3, [r0, #48]
 475:Core/Src/main.c ****   hospi1.Init.Refresh = 0;
 776              		.loc 1 475 3 is_stmt 1 view .LVU247
 475:Core/Src/main.c ****   hospi1.Init.Refresh = 0;
 777              		.loc 1 475 32 is_stmt 0 view .LVU248
 778 0024 0822     		movs	r2, #8
 779 0026 4263     		str	r2, [r0, #52]
 476:Core/Src/main.c ****   if (HAL_XSPI_Init(&hospi1) != HAL_OK)
 780              		.loc 1 476 3 is_stmt 1 view .LVU249
 476:Core/Src/main.c ****   if (HAL_XSPI_Init(&hospi1) != HAL_OK)
 781              		.loc 1 476 23 is_stmt 0 view .LVU250
 782 0028 8363     		str	r3, [r0, #56]
 477:Core/Src/main.c ****   {
 783              		.loc 1 477 3 is_stmt 1 view .LVU251
 477:Core/Src/main.c ****   {
 784              		.loc 1 477 7 is_stmt 0 view .LVU252
 785 002a FFF7FEFF 		bl	HAL_XSPI_Init
 786              	.LVL31:
 477:Core/Src/main.c ****   {
 787              		.loc 1 477 6 view .LVU253
 788 002e 00B9     		cbnz	r0, .L46
 485:Core/Src/main.c **** 
 789              		.loc 1 485 1 view .LVU254
 790 0030 08BD     		pop	{r3, pc}
 791              	.L46:
 479:Core/Src/main.c ****   }
 792              		.loc 1 479 5 is_stmt 1 view .LVU255
 793 0032 FFF7FEFF 		bl	Error_Handler
 794              	.LVL32:
 795              	.L48:
 796 0036 00BF     		.align	2
 797              	.L47:
 798 0038 00000000 		.word	.LANCHOR3
 799 003c 00140047 		.word	1191187456
 800              		.cfi_endproc
 801              	.LFE369:
 803              		.section	.text.MX_SPI1_Init,"ax",%progbits
 804              		.align	1
 805              		.syntax unified
 806              		.thumb
 807              		.thumb_func
 808              		.fpu fpv4-sp-d16
 810              	MX_SPI1_Init:
 811              	.LFB371:
 541:Core/Src/main.c **** 
 812              		.loc 1 541 1 view -0
 813              		.cfi_startproc
ARM GAS  /tmp/ccfpiT7W.s 			page 48


 814              		@ args = 0, pretend = 0, frame = 0
 815              		@ frame_needed = 0, uses_anonymous_args = 0
 816 0000 08B5     		push	{r3, lr}
 817              	.LCFI18:
 818              		.cfi_def_cfa_offset 8
 819              		.cfi_offset 3, -8
 820              		.cfi_offset 14, -4
 551:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 821              		.loc 1 551 3 view .LVU257
 551:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 822              		.loc 1 551 18 is_stmt 0 view .LVU258
 823 0002 1348     		ldr	r0, .L53
 824 0004 134B     		ldr	r3, .L53+4
 825 0006 0360     		str	r3, [r0]
 552:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 826              		.loc 1 552 3 is_stmt 1 view .LVU259
 552:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 827              		.loc 1 552 19 is_stmt 0 view .LVU260
 828 0008 4FF48003 		mov	r3, #4194304
 829 000c 4360     		str	r3, [r0, #4]
 553:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 830              		.loc 1 553 3 is_stmt 1 view .LVU261
 553:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 831              		.loc 1 553 24 is_stmt 0 view .LVU262
 832 000e 0023     		movs	r3, #0
 833 0010 8360     		str	r3, [r0, #8]
 554:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 834              		.loc 1 554 3 is_stmt 1 view .LVU263
 554:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 835              		.loc 1 554 23 is_stmt 0 view .LVU264
 836 0012 0722     		movs	r2, #7
 837 0014 C260     		str	r2, [r0, #12]
 555:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 838              		.loc 1 555 3 is_stmt 1 view .LVU265
 555:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 839              		.loc 1 555 26 is_stmt 0 view .LVU266
 840 0016 0361     		str	r3, [r0, #16]
 556:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 841              		.loc 1 556 3 is_stmt 1 view .LVU267
 556:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 842              		.loc 1 556 23 is_stmt 0 view .LVU268
 843 0018 4361     		str	r3, [r0, #20]
 557:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 844              		.loc 1 557 3 is_stmt 1 view .LVU269
 557:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 845              		.loc 1 557 18 is_stmt 0 view .LVU270
 846 001a 4FF00051 		mov	r1, #536870912
 847 001e 8161     		str	r1, [r0, #24]
 558:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 848              		.loc 1 558 3 is_stmt 1 view .LVU271
 558:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 849              		.loc 1 558 32 is_stmt 0 view .LVU272
 850 0020 C361     		str	r3, [r0, #28]
 559:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 851              		.loc 1 559 3 is_stmt 1 view .LVU273
 559:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 852              		.loc 1 559 23 is_stmt 0 view .LVU274
ARM GAS  /tmp/ccfpiT7W.s 			page 49


 853 0022 0362     		str	r3, [r0, #32]
 560:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 854              		.loc 1 560 3 is_stmt 1 view .LVU275
 560:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 855              		.loc 1 560 21 is_stmt 0 view .LVU276
 856 0024 4362     		str	r3, [r0, #36]
 561:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x7;
 857              		.loc 1 561 3 is_stmt 1 view .LVU277
 561:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x7;
 858              		.loc 1 561 29 is_stmt 0 view .LVU278
 859 0026 8362     		str	r3, [r0, #40]
 562:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 860              		.loc 1 562 3 is_stmt 1 view .LVU279
 562:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 861              		.loc 1 562 28 is_stmt 0 view .LVU280
 862 0028 C262     		str	r2, [r0, #44]
 563:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 863              		.loc 1 563 3 is_stmt 1 view .LVU281
 563:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 864              		.loc 1 563 23 is_stmt 0 view .LVU282
 865 002a 4FF08042 		mov	r2, #1073741824
 866 002e 4263     		str	r2, [r0, #52]
 564:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 867              		.loc 1 564 3 is_stmt 1 view .LVU283
 564:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 868              		.loc 1 564 26 is_stmt 0 view .LVU284
 869 0030 8363     		str	r3, [r0, #56]
 565:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 870              		.loc 1 565 3 is_stmt 1 view .LVU285
 565:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 871              		.loc 1 565 28 is_stmt 0 view .LVU286
 872 0032 C363     		str	r3, [r0, #60]
 566:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 873              		.loc 1 566 3 is_stmt 1 view .LVU287
 566:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 874              		.loc 1 566 31 is_stmt 0 view .LVU288
 875 0034 8364     		str	r3, [r0, #72]
 567:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 876              		.loc 1 567 3 is_stmt 1 view .LVU289
 567:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 877              		.loc 1 567 38 is_stmt 0 view .LVU290
 878 0036 C364     		str	r3, [r0, #76]
 568:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 879              		.loc 1 568 3 is_stmt 1 view .LVU291
 568:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 880              		.loc 1 568 37 is_stmt 0 view .LVU292
 881 0038 0365     		str	r3, [r0, #80]
 569:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 882              		.loc 1 569 3 is_stmt 1 view .LVU293
 569:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 883              		.loc 1 569 32 is_stmt 0 view .LVU294
 884 003a 4365     		str	r3, [r0, #84]
 570:Core/Src/main.c ****   hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 885              		.loc 1 570 3 is_stmt 1 view .LVU295
 570:Core/Src/main.c ****   hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 886              		.loc 1 570 21 is_stmt 0 view .LVU296
 887 003c 8365     		str	r3, [r0, #88]
ARM GAS  /tmp/ccfpiT7W.s 			page 50


 571:Core/Src/main.c ****   hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 888              		.loc 1 571 3 is_stmt 1 view .LVU297
 571:Core/Src/main.c ****   hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 889              		.loc 1 571 36 is_stmt 0 view .LVU298
 890 003e C365     		str	r3, [r0, #92]
 572:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 891              		.loc 1 572 3 is_stmt 1 view .LVU299
 572:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 892              		.loc 1 572 28 is_stmt 0 view .LVU300
 893 0040 0366     		str	r3, [r0, #96]
 573:Core/Src/main.c ****   {
 894              		.loc 1 573 3 is_stmt 1 view .LVU301
 573:Core/Src/main.c ****   {
 895              		.loc 1 573 7 is_stmt 0 view .LVU302
 896 0042 FFF7FEFF 		bl	HAL_SPI_Init
 897              	.LVL33:
 573:Core/Src/main.c ****   {
 898              		.loc 1 573 6 view .LVU303
 899 0046 00B9     		cbnz	r0, .L52
 581:Core/Src/main.c **** 
 900              		.loc 1 581 1 view .LVU304
 901 0048 08BD     		pop	{r3, pc}
 902              	.L52:
 575:Core/Src/main.c ****   }
 903              		.loc 1 575 5 is_stmt 1 view .LVU305
 904 004a FFF7FEFF 		bl	Error_Handler
 905              	.LVL34:
 906              	.L54:
 907 004e 00BF     		.align	2
 908              	.L53:
 909 0050 00000000 		.word	.LANCHOR4
 910 0054 00300140 		.word	1073819648
 911              		.cfi_endproc
 912              	.LFE371:
 914              		.section	.text.MX_SPI2_Init,"ax",%progbits
 915              		.align	1
 916              		.syntax unified
 917              		.thumb
 918              		.thumb_func
 919              		.fpu fpv4-sp-d16
 921              	MX_SPI2_Init:
 922              	.LFB372:
 589:Core/Src/main.c **** 
 923              		.loc 1 589 1 view -0
 924              		.cfi_startproc
 925              		@ args = 0, pretend = 0, frame = 0
 926              		@ frame_needed = 0, uses_anonymous_args = 0
 927 0000 08B5     		push	{r3, lr}
 928              	.LCFI19:
 929              		.cfi_def_cfa_offset 8
 930              		.cfi_offset 3, -8
 931              		.cfi_offset 14, -4
 599:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 932              		.loc 1 599 3 view .LVU307
 599:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 933              		.loc 1 599 18 is_stmt 0 view .LVU308
 934 0002 1548     		ldr	r0, .L59
ARM GAS  /tmp/ccfpiT7W.s 			page 51


 935 0004 154B     		ldr	r3, .L59+4
 936 0006 0360     		str	r3, [r0]
 600:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 937              		.loc 1 600 3 is_stmt 1 view .LVU309
 600:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 938              		.loc 1 600 19 is_stmt 0 view .LVU310
 939 0008 4FF48003 		mov	r3, #4194304
 940 000c 4360     		str	r3, [r0, #4]
 601:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 941              		.loc 1 601 3 is_stmt 1 view .LVU311
 601:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 942              		.loc 1 601 24 is_stmt 0 view .LVU312
 943 000e 4FF40033 		mov	r3, #131072
 944 0012 8360     		str	r3, [r0, #8]
 602:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 945              		.loc 1 602 3 is_stmt 1 view .LVU313
 602:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 946              		.loc 1 602 23 is_stmt 0 view .LVU314
 947 0014 0722     		movs	r2, #7
 948 0016 C260     		str	r2, [r0, #12]
 603:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 949              		.loc 1 603 3 is_stmt 1 view .LVU315
 603:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 950              		.loc 1 603 26 is_stmt 0 view .LVU316
 951 0018 0023     		movs	r3, #0
 952 001a 0361     		str	r3, [r0, #16]
 604:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 953              		.loc 1 604 3 is_stmt 1 view .LVU317
 604:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 954              		.loc 1 604 23 is_stmt 0 view .LVU318
 955 001c 4361     		str	r3, [r0, #20]
 605:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 956              		.loc 1 605 3 is_stmt 1 view .LVU319
 605:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 957              		.loc 1 605 18 is_stmt 0 view .LVU320
 958 001e 4FF08061 		mov	r1, #67108864
 959 0022 8161     		str	r1, [r0, #24]
 606:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 960              		.loc 1 606 3 is_stmt 1 view .LVU321
 606:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 961              		.loc 1 606 32 is_stmt 0 view .LVU322
 962 0024 4FF08051 		mov	r1, #268435456
 963 0028 C161     		str	r1, [r0, #28]
 607:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 964              		.loc 1 607 3 is_stmt 1 view .LVU323
 607:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 965              		.loc 1 607 23 is_stmt 0 view .LVU324
 966 002a 0362     		str	r3, [r0, #32]
 608:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 967              		.loc 1 608 3 is_stmt 1 view .LVU325
 608:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 968              		.loc 1 608 21 is_stmt 0 view .LVU326
 969 002c 4362     		str	r3, [r0, #36]
 609:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 0x7;
 970              		.loc 1 609 3 is_stmt 1 view .LVU327
 609:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 0x7;
 971              		.loc 1 609 29 is_stmt 0 view .LVU328
ARM GAS  /tmp/ccfpiT7W.s 			page 52


 972 002e 8362     		str	r3, [r0, #40]
 610:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 973              		.loc 1 610 3 is_stmt 1 view .LVU329
 610:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 974              		.loc 1 610 28 is_stmt 0 view .LVU330
 975 0030 C262     		str	r2, [r0, #44]
 611:Core/Src/main.c ****   hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 976              		.loc 1 611 3 is_stmt 1 view .LVU331
 611:Core/Src/main.c ****   hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 977              		.loc 1 611 23 is_stmt 0 view .LVU332
 978 0032 4FF08042 		mov	r2, #1073741824
 979 0036 4263     		str	r2, [r0, #52]
 612:Core/Src/main.c ****   hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 980              		.loc 1 612 3 is_stmt 1 view .LVU333
 612:Core/Src/main.c ****   hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 981              		.loc 1 612 26 is_stmt 0 view .LVU334
 982 0038 8363     		str	r3, [r0, #56]
 613:Core/Src/main.c ****   hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 983              		.loc 1 613 3 is_stmt 1 view .LVU335
 613:Core/Src/main.c ****   hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 984              		.loc 1 613 28 is_stmt 0 view .LVU336
 985 003a C363     		str	r3, [r0, #60]
 614:Core/Src/main.c ****   hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 986              		.loc 1 614 3 is_stmt 1 view .LVU337
 614:Core/Src/main.c ****   hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 987              		.loc 1 614 31 is_stmt 0 view .LVU338
 988 003c 8364     		str	r3, [r0, #72]
 615:Core/Src/main.c ****   hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 989              		.loc 1 615 3 is_stmt 1 view .LVU339
 615:Core/Src/main.c ****   hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 990              		.loc 1 615 38 is_stmt 0 view .LVU340
 991 003e C364     		str	r3, [r0, #76]
 616:Core/Src/main.c ****   hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 992              		.loc 1 616 3 is_stmt 1 view .LVU341
 616:Core/Src/main.c ****   hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 993              		.loc 1 616 37 is_stmt 0 view .LVU342
 994 0040 0365     		str	r3, [r0, #80]
 617:Core/Src/main.c ****   hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 995              		.loc 1 617 3 is_stmt 1 view .LVU343
 617:Core/Src/main.c ****   hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 996              		.loc 1 617 32 is_stmt 0 view .LVU344
 997 0042 4365     		str	r3, [r0, #84]
 618:Core/Src/main.c ****   hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 998              		.loc 1 618 3 is_stmt 1 view .LVU345
 618:Core/Src/main.c ****   hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 999              		.loc 1 618 21 is_stmt 0 view .LVU346
 1000 0044 8365     		str	r3, [r0, #88]
 619:Core/Src/main.c ****   hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 1001              		.loc 1 619 3 is_stmt 1 view .LVU347
 619:Core/Src/main.c ****   hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 1002              		.loc 1 619 36 is_stmt 0 view .LVU348
 1003 0046 C365     		str	r3, [r0, #92]
 620:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1004              		.loc 1 620 3 is_stmt 1 view .LVU349
 620:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1005              		.loc 1 620 28 is_stmt 0 view .LVU350
 1006 0048 0366     		str	r3, [r0, #96]
ARM GAS  /tmp/ccfpiT7W.s 			page 53


 621:Core/Src/main.c ****   {
 1007              		.loc 1 621 3 is_stmt 1 view .LVU351
 621:Core/Src/main.c ****   {
 1008              		.loc 1 621 7 is_stmt 0 view .LVU352
 1009 004a FFF7FEFF 		bl	HAL_SPI_Init
 1010              	.LVL35:
 621:Core/Src/main.c ****   {
 1011              		.loc 1 621 6 view .LVU353
 1012 004e 00B9     		cbnz	r0, .L58
 629:Core/Src/main.c **** 
 1013              		.loc 1 629 1 view .LVU354
 1014 0050 08BD     		pop	{r3, pc}
 1015              	.L58:
 623:Core/Src/main.c ****   }
 1016              		.loc 1 623 5 is_stmt 1 view .LVU355
 1017 0052 FFF7FEFF 		bl	Error_Handler
 1018              	.LVL36:
 1019              	.L60:
 1020 0056 00BF     		.align	2
 1021              	.L59:
 1022 0058 00000000 		.word	.LANCHOR5
 1023 005c 00380040 		.word	1073756160
 1024              		.cfi_endproc
 1025              	.LFE372:
 1027              		.section	.text.MX_USB_PCD_Init,"ax",%progbits
 1028              		.align	1
 1029              		.syntax unified
 1030              		.thumb
 1031              		.thumb_func
 1032              		.fpu fpv4-sp-d16
 1034              	MX_USB_PCD_Init:
 1035              	.LFB373:
 637:Core/Src/main.c **** 
 1036              		.loc 1 637 1 view -0
 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 0
 1039              		@ frame_needed = 0, uses_anonymous_args = 0
 1040 0000 08B5     		push	{r3, lr}
 1041              	.LCFI20:
 1042              		.cfi_def_cfa_offset 8
 1043              		.cfi_offset 3, -8
 1044              		.cfi_offset 14, -4
 646:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 1045              		.loc 1 646 3 view .LVU357
 646:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 1046              		.loc 1 646 28 is_stmt 0 view .LVU358
 1047 0002 0B48     		ldr	r0, .L65
 1048 0004 0B4B     		ldr	r3, .L65+4
 1049 0006 0360     		str	r3, [r0]
 647:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 1050              		.loc 1 647 3 is_stmt 1 view .LVU359
 647:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 1051              		.loc 1 647 38 is_stmt 0 view .LVU360
 1052 0008 0823     		movs	r3, #8
 1053 000a 0371     		strb	r3, [r0, #4]
 648:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1054              		.loc 1 648 3 is_stmt 1 view .LVU361
ARM GAS  /tmp/ccfpiT7W.s 			page 54


 648:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1055              		.loc 1 648 30 is_stmt 0 view .LVU362
 1056 000c 0223     		movs	r3, #2
 1057 000e C371     		strb	r3, [r0, #7]
 649:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 1058              		.loc 1 649 3 is_stmt 1 view .LVU363
 649:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 1059              		.loc 1 649 35 is_stmt 0 view .LVU364
 1060 0010 4372     		strb	r3, [r0, #9]
 650:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 1061              		.loc 1 650 3 is_stmt 1 view .LVU365
 650:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 1062              		.loc 1 650 35 is_stmt 0 view .LVU366
 1063 0012 0023     		movs	r3, #0
 1064 0014 8372     		strb	r3, [r0, #10]
 651:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 1065              		.loc 1 651 3 is_stmt 1 view .LVU367
 651:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 1066              		.loc 1 651 41 is_stmt 0 view .LVU368
 1067 0016 C372     		strb	r3, [r0, #11]
 652:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 1068              		.loc 1 652 3 is_stmt 1 view .LVU369
 652:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 1069              		.loc 1 652 35 is_stmt 0 view .LVU370
 1070 0018 0373     		strb	r3, [r0, #12]
 653:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 1071              		.loc 1 653 3 is_stmt 1 view .LVU371
 653:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 1072              		.loc 1 653 48 is_stmt 0 view .LVU372
 1073 001a 4373     		strb	r3, [r0, #13]
 654:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 1074              		.loc 1 654 3 is_stmt 1 view .LVU373
 654:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 1075              		.loc 1 654 44 is_stmt 0 view .LVU374
 1076 001c 8373     		strb	r3, [r0, #14]
 655:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 1077              		.loc 1 655 3 is_stmt 1 view .LVU375
 655:Core/Src/main.c ****   hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 1078              		.loc 1 655 49 is_stmt 0 view .LVU376
 1079 001e C373     		strb	r3, [r0, #15]
 656:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 1080              		.loc 1 656 3 is_stmt 1 view .LVU377
 656:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 1081              		.loc 1 656 48 is_stmt 0 view .LVU378
 1082 0020 0374     		strb	r3, [r0, #16]
 657:Core/Src/main.c ****   {
 1083              		.loc 1 657 3 is_stmt 1 view .LVU379
 657:Core/Src/main.c ****   {
 1084              		.loc 1 657 7 is_stmt 0 view .LVU380
 1085 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1086              	.LVL37:
 657:Core/Src/main.c ****   {
 1087              		.loc 1 657 6 view .LVU381
 1088 0026 00B9     		cbnz	r0, .L64
 665:Core/Src/main.c **** 
 1089              		.loc 1 665 1 view .LVU382
 1090 0028 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccfpiT7W.s 			page 55


 1091              	.L64:
 659:Core/Src/main.c ****   }
 1092              		.loc 1 659 5 is_stmt 1 view .LVU383
 1093 002a FFF7FEFF 		bl	Error_Handler
 1094              	.LVL38:
 1095              	.L66:
 1096 002e 00BF     		.align	2
 1097              	.L65:
 1098 0030 00000000 		.word	.LANCHOR6
 1099 0034 00600140 		.word	1073831936
 1100              		.cfi_endproc
 1101              	.LFE373:
 1103              		.section	.text.MX_RTC_Init,"ax",%progbits
 1104              		.align	1
 1105              		.syntax unified
 1106              		.thumb
 1107              		.thumb_func
 1108              		.fpu fpv4-sp-d16
 1110              	MX_RTC_Init:
 1111              	.LFB370:
 493:Core/Src/main.c **** 
 1112              		.loc 1 493 1 view -0
 1113              		.cfi_startproc
 1114              		@ args = 0, pretend = 0, frame = 32
 1115              		@ frame_needed = 0, uses_anonymous_args = 0
 1116 0000 00B5     		push	{lr}
 1117              	.LCFI21:
 1118              		.cfi_def_cfa_offset 4
 1119              		.cfi_offset 14, -4
 1120 0002 89B0     		sub	sp, sp, #36
 1121              	.LCFI22:
 1122              		.cfi_def_cfa_offset 40
 499:Core/Src/main.c **** 
 1123              		.loc 1 499 3 view .LVU385
 499:Core/Src/main.c **** 
 1124              		.loc 1 499 29 is_stmt 0 view .LVU386
 1125 0004 0023     		movs	r3, #0
 1126 0006 0193     		str	r3, [sp, #4]
 1127 0008 0293     		str	r3, [sp, #8]
 1128 000a 0393     		str	r3, [sp, #12]
 1129 000c 0493     		str	r3, [sp, #16]
 1130 000e 0593     		str	r3, [sp, #20]
 1131 0010 0693     		str	r3, [sp, #24]
 1132 0012 0793     		str	r3, [sp, #28]
 507:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 1133              		.loc 1 507 3 is_stmt 1 view .LVU387
 507:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 1134              		.loc 1 507 17 is_stmt 0 view .LVU388
 1135 0014 1148     		ldr	r0, .L73
 1136 0016 124A     		ldr	r2, .L73+4
 1137 0018 0260     		str	r2, [r0]
 508:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1138              		.loc 1 508 3 is_stmt 1 view .LVU389
 508:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1139              		.loc 1 508 24 is_stmt 0 view .LVU390
 1140 001a 4360     		str	r3, [r0, #4]
 509:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
ARM GAS  /tmp/ccfpiT7W.s 			page 56


 1141              		.loc 1 509 3 is_stmt 1 view .LVU391
 509:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 1142              		.loc 1 509 26 is_stmt 0 view .LVU392
 1143 001c 7F22     		movs	r2, #127
 1144 001e 8260     		str	r2, [r0, #8]
 510:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 1145              		.loc 1 510 3 is_stmt 1 view .LVU393
 510:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 1146              		.loc 1 510 25 is_stmt 0 view .LVU394
 1147 0020 FF22     		movs	r2, #255
 1148 0022 C260     		str	r2, [r0, #12]
 511:Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 1149              		.loc 1 511 3 is_stmt 1 view .LVU395
 511:Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 1150              		.loc 1 511 20 is_stmt 0 view .LVU396
 1151 0024 0361     		str	r3, [r0, #16]
 512:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1152              		.loc 1 512 3 is_stmt 1 view .LVU397
 512:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1153              		.loc 1 512 25 is_stmt 0 view .LVU398
 1154 0026 4361     		str	r3, [r0, #20]
 513:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1155              		.loc 1 513 3 is_stmt 1 view .LVU399
 513:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1156              		.loc 1 513 28 is_stmt 0 view .LVU400
 1157 0028 8361     		str	r3, [r0, #24]
 514:Core/Src/main.c ****   hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 1158              		.loc 1 514 3 is_stmt 1 view .LVU401
 514:Core/Src/main.c ****   hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 1159              		.loc 1 514 24 is_stmt 0 view .LVU402
 1160 002a 4FF08042 		mov	r2, #1073741824
 1161 002e C261     		str	r2, [r0, #28]
 515:Core/Src/main.c ****   hrtc.Init.BinMode = RTC_BINARY_NONE;
 1162              		.loc 1 515 3 is_stmt 1 view .LVU403
 515:Core/Src/main.c ****   hrtc.Init.BinMode = RTC_BINARY_NONE;
 1163              		.loc 1 515 26 is_stmt 0 view .LVU404
 1164 0030 0362     		str	r3, [r0, #32]
 516:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1165              		.loc 1 516 3 is_stmt 1 view .LVU405
 516:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1166              		.loc 1 516 21 is_stmt 0 view .LVU406
 1167 0032 4362     		str	r3, [r0, #36]
 517:Core/Src/main.c ****   {
 1168              		.loc 1 517 3 is_stmt 1 view .LVU407
 517:Core/Src/main.c ****   {
 1169              		.loc 1 517 7 is_stmt 0 view .LVU408
 1170 0034 FFF7FEFF 		bl	HAL_RTC_Init
 1171              	.LVL39:
 517:Core/Src/main.c ****   {
 1172              		.loc 1 517 6 view .LVU409
 1173 0038 60B9     		cbnz	r0, .L71
 521:Core/Src/main.c ****   privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 1174              		.loc 1 521 3 is_stmt 1 view .LVU410
 521:Core/Src/main.c ****   privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 1175              		.loc 1 521 35 is_stmt 0 view .LVU411
 1176 003a 0023     		movs	r3, #0
 1177 003c 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccfpiT7W.s 			page 57


 522:Core/Src/main.c ****   privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 1178              		.loc 1 522 3 is_stmt 1 view .LVU412
 522:Core/Src/main.c ****   privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 1179              		.loc 1 522 41 is_stmt 0 view .LVU413
 1180 003e 0493     		str	r3, [sp, #16]
 523:Core/Src/main.c ****   privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 1181              		.loc 1 523 3 is_stmt 1 view .LVU414
 523:Core/Src/main.c ****   privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 1182              		.loc 1 523 43 is_stmt 0 view .LVU415
 1183 0040 0593     		str	r3, [sp, #20]
 524:Core/Src/main.c ****   if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 1184              		.loc 1 524 3 is_stmt 1 view .LVU416
 524:Core/Src/main.c ****   if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 1185              		.loc 1 524 43 is_stmt 0 view .LVU417
 1186 0042 0693     		str	r3, [sp, #24]
 525:Core/Src/main.c ****   {
 1187              		.loc 1 525 3 is_stmt 1 view .LVU418
 525:Core/Src/main.c ****   {
 1188              		.loc 1 525 7 is_stmt 0 view .LVU419
 1189 0044 01A9     		add	r1, sp, #4
 1190 0046 0548     		ldr	r0, .L73
 1191 0048 FFF7FEFF 		bl	HAL_RTCEx_PrivilegeModeSet
 1192              	.LVL40:
 525:Core/Src/main.c ****   {
 1193              		.loc 1 525 6 view .LVU420
 1194 004c 20B9     		cbnz	r0, .L72
 533:Core/Src/main.c **** 
 1195              		.loc 1 533 1 view .LVU421
 1196 004e 09B0     		add	sp, sp, #36
 1197              	.LCFI23:
 1198              		.cfi_remember_state
 1199              		.cfi_def_cfa_offset 4
 1200              		@ sp needed
 1201 0050 5DF804FB 		ldr	pc, [sp], #4
 1202              	.L71:
 1203              	.LCFI24:
 1204              		.cfi_restore_state
 519:Core/Src/main.c ****   }
 1205              		.loc 1 519 5 is_stmt 1 view .LVU422
 1206 0054 FFF7FEFF 		bl	Error_Handler
 1207              	.LVL41:
 1208              	.L72:
 527:Core/Src/main.c ****   }
 1209              		.loc 1 527 5 view .LVU423
 1210 0058 FFF7FEFF 		bl	Error_Handler
 1211              	.LVL42:
 1212              	.L74:
 1213              		.align	2
 1214              	.L73:
 1215 005c 00000000 		.word	.LANCHOR7
 1216 0060 00780044 		.word	1140881408
 1217              		.cfi_endproc
 1218              	.LFE370:
 1220              		.section	.text.SystemClock_Config,"ax",%progbits
 1221              		.align	1
 1222              		.global	SystemClock_Config
 1223              		.syntax unified
ARM GAS  /tmp/ccfpiT7W.s 			page 58


 1224              		.thumb
 1225              		.thumb_func
 1226              		.fpu fpv4-sp-d16
 1228              	SystemClock_Config:
 1229              	.LFB362:
 147:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1230              		.loc 1 147 1 view -0
 1231              		.cfi_startproc
 1232              		@ args = 0, pretend = 0, frame = 112
 1233              		@ frame_needed = 0, uses_anonymous_args = 0
 1234 0000 00B5     		push	{lr}
 1235              	.LCFI25:
 1236              		.cfi_def_cfa_offset 4
 1237              		.cfi_offset 14, -4
 1238 0002 9DB0     		sub	sp, sp, #116
 1239              	.LCFI26:
 1240              		.cfi_def_cfa_offset 120
 148:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1241              		.loc 1 148 3 view .LVU425
 148:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1242              		.loc 1 148 22 is_stmt 0 view .LVU426
 1243 0004 5022     		movs	r2, #80
 1244 0006 0021     		movs	r1, #0
 1245 0008 08A8     		add	r0, sp, #32
 1246 000a FFF7FEFF 		bl	memset
 1247              	.LVL43:
 149:Core/Src/main.c **** 
 1248              		.loc 1 149 3 is_stmt 1 view .LVU427
 149:Core/Src/main.c **** 
 1249              		.loc 1 149 22 is_stmt 0 view .LVU428
 1250 000e 0023     		movs	r3, #0
 1251 0010 0293     		str	r3, [sp, #8]
 1252 0012 0393     		str	r3, [sp, #12]
 1253 0014 0493     		str	r3, [sp, #16]
 1254 0016 0593     		str	r3, [sp, #20]
 1255 0018 0693     		str	r3, [sp, #24]
 1256 001a 0793     		str	r3, [sp, #28]
 153:Core/Src/main.c **** 
 1257              		.loc 1 153 3 is_stmt 1 view .LVU429
 1258              	.LBB10:
 153:Core/Src/main.c **** 
 1259              		.loc 1 153 3 view .LVU430
 153:Core/Src/main.c **** 
 1260              		.loc 1 153 3 view .LVU431
 1261 001c 284B     		ldr	r3, .L82
 1262 001e 1A69     		ldr	r2, [r3, #16]
 1263 0020 42F03002 		orr	r2, r2, #48
 1264 0024 1A61     		str	r2, [r3, #16]
 153:Core/Src/main.c **** 
 1265              		.loc 1 153 3 view .LVU432
 1266 0026 1B69     		ldr	r3, [r3, #16]
 1267 0028 03F03003 		and	r3, r3, #48
 1268 002c 0193     		str	r3, [sp, #4]
 153:Core/Src/main.c **** 
 1269              		.loc 1 153 3 view .LVU433
 1270 002e 019B     		ldr	r3, [sp, #4]
 1271              	.LBE10:
ARM GAS  /tmp/ccfpiT7W.s 			page 59


 153:Core/Src/main.c **** 
 1272              		.loc 1 153 3 view .LVU434
 155:Core/Src/main.c **** 
 1273              		.loc 1 155 3 view .LVU435
 1274              	.L76:
 155:Core/Src/main.c **** 
 1275              		.loc 1 155 48 discriminator 1 view .LVU436
 155:Core/Src/main.c **** 
 1276              		.loc 1 155 8 discriminator 1 view .LVU437
 155:Core/Src/main.c **** 
 1277              		.loc 1 155 10 is_stmt 0 discriminator 1 view .LVU438
 1278 0030 234B     		ldr	r3, .L82
 1279 0032 5B69     		ldr	r3, [r3, #20]
 155:Core/Src/main.c **** 
 1280              		.loc 1 155 8 discriminator 1 view .LVU439
 1281 0034 13F0080F 		tst	r3, #8
 1282 0038 FAD0     		beq	.L76
 160:Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 1283              		.loc 1 160 3 is_stmt 1 view .LVU440
 1284 003a FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1285              	.LVL44:
 161:Core/Src/main.c **** 
 1286              		.loc 1 161 3 view .LVU441
 1287 003e 214A     		ldr	r2, .L82+4
 1288 0040 D2F8F030 		ldr	r3, [r2, #240]
 1289 0044 23F01803 		bic	r3, r3, #24
 1290 0048 C2F8F030 		str	r3, [r2, #240]
 166:Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_LSE;
 1291              		.loc 1 166 3 view .LVU442
 166:Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_LSE;
 1292              		.loc 1 166 36 is_stmt 0 view .LVU443
 1293 004c 0D23     		movs	r3, #13
 1294 004e 0893     		str	r3, [sp, #32]
 168:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 1295              		.loc 1 168 3 is_stmt 1 view .LVU444
 168:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 1296              		.loc 1 168 30 is_stmt 0 view .LVU445
 1297 0050 4FF4A813 		mov	r3, #1376256
 1298 0054 0993     		str	r3, [sp, #36]
 169:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1299              		.loc 1 169 3 is_stmt 1 view .LVU446
 169:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1300              		.loc 1 169 30 is_stmt 0 view .LVU447
 1301 0056 0122     		movs	r2, #1
 1302 0058 0A92     		str	r2, [sp, #40]
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1303              		.loc 1 170 3 is_stmt 1 view .LVU448
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1304              		.loc 1 170 30 is_stmt 0 view .LVU449
 1305 005a 4FF08063 		mov	r3, #67108864
 1306 005e 0E93     		str	r3, [sp, #56]
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 1307              		.loc 1 171 3 is_stmt 1 view .LVU450
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 1308              		.loc 1 171 34 is_stmt 0 view .LVU451
 1309 0060 0223     		movs	r3, #2
 1310 0062 1293     		str	r3, [sp, #72]
ARM GAS  /tmp/ccfpiT7W.s 			page 60


 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1311              		.loc 1 172 3 is_stmt 1 view .LVU452
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1312              		.loc 1 172 35 is_stmt 0 view .LVU453
 1313 0064 0321     		movs	r1, #3
 1314 0066 1391     		str	r1, [sp, #76]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 30;
 1315              		.loc 1 173 3 is_stmt 1 view .LVU454
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 30;
 1316              		.loc 1 173 30 is_stmt 0 view .LVU455
 1317 0068 1492     		str	r2, [sp, #80]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1318              		.loc 1 174 3 is_stmt 1 view .LVU456
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1319              		.loc 1 174 30 is_stmt 0 view .LVU457
 1320 006a 1E22     		movs	r2, #30
 1321 006c 1592     		str	r2, [sp, #84]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 10;
 1322              		.loc 1 175 3 is_stmt 1 view .LVU458
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 10;
 1323              		.loc 1 175 30 is_stmt 0 view .LVU459
 1324 006e 1693     		str	r3, [sp, #88]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1325              		.loc 1 176 3 is_stmt 1 view .LVU460
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1326              		.loc 1 176 30 is_stmt 0 view .LVU461
 1327 0070 0A22     		movs	r2, #10
 1328 0072 1792     		str	r2, [sp, #92]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 1329              		.loc 1 177 3 is_stmt 1 view .LVU462
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 1330              		.loc 1 177 30 is_stmt 0 view .LVU463
 1331 0074 1893     		str	r3, [sp, #96]
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 1332              		.loc 1 178 3 is_stmt 1 view .LVU464
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 1333              		.loc 1 178 32 is_stmt 0 view .LVU465
 1334 0076 0C23     		movs	r3, #12
 1335 0078 1993     		str	r3, [sp, #100]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1336              		.loc 1 179 3 is_stmt 1 view .LVU466
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1337              		.loc 1 179 35 is_stmt 0 view .LVU467
 1338 007a 0023     		movs	r3, #0
 1339 007c 1A93     		str	r3, [sp, #104]
 180:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1340              		.loc 1 180 3 is_stmt 1 view .LVU468
 180:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1341              		.loc 1 180 34 is_stmt 0 view .LVU469
 1342 007e 1B93     		str	r3, [sp, #108]
 181:Core/Src/main.c ****   {
 1343              		.loc 1 181 3 is_stmt 1 view .LVU470
 181:Core/Src/main.c ****   {
 1344              		.loc 1 181 7 is_stmt 0 view .LVU471
 1345 0080 08A8     		add	r0, sp, #32
 1346 0082 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1347              	.LVL45:
ARM GAS  /tmp/ccfpiT7W.s 			page 61


 181:Core/Src/main.c ****   {
 1348              		.loc 1 181 6 view .LVU472
 1349 0086 B8B9     		cbnz	r0, .L80
 188:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1350              		.loc 1 188 3 is_stmt 1 view .LVU473
 188:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1351              		.loc 1 188 31 is_stmt 0 view .LVU474
 1352 0088 1F23     		movs	r3, #31
 1353 008a 0293     		str	r3, [sp, #8]
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1354              		.loc 1 191 3 is_stmt 1 view .LVU475
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1355              		.loc 1 191 34 is_stmt 0 view .LVU476
 1356 008c 0323     		movs	r3, #3
 1357 008e 0393     		str	r3, [sp, #12]
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1358              		.loc 1 192 3 is_stmt 1 view .LVU477
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1359              		.loc 1 192 35 is_stmt 0 view .LVU478
 1360 0090 0023     		movs	r3, #0
 1361 0092 0493     		str	r3, [sp, #16]
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1362              		.loc 1 193 3 is_stmt 1 view .LVU479
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1363              		.loc 1 193 36 is_stmt 0 view .LVU480
 1364 0094 0593     		str	r3, [sp, #20]
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 1365              		.loc 1 194 3 is_stmt 1 view .LVU481
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 1366              		.loc 1 194 36 is_stmt 0 view .LVU482
 1367 0096 0693     		str	r3, [sp, #24]
 195:Core/Src/main.c **** 
 1368              		.loc 1 195 3 is_stmt 1 view .LVU483
 195:Core/Src/main.c **** 
 1369              		.loc 1 195 36 is_stmt 0 view .LVU484
 1370 0098 0793     		str	r3, [sp, #28]
 197:Core/Src/main.c ****   {
 1371              		.loc 1 197 3 is_stmt 1 view .LVU485
 197:Core/Src/main.c ****   {
 1372              		.loc 1 197 7 is_stmt 0 view .LVU486
 1373 009a 0521     		movs	r1, #5
 1374 009c 02A8     		add	r0, sp, #8
 1375 009e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1376              	.LVL46:
 197:Core/Src/main.c ****   {
 1377              		.loc 1 197 6 view .LVU487
 1378 00a2 58B9     		cbnz	r0, .L81
 204:Core/Src/main.c **** }
 1379              		.loc 1 204 3 is_stmt 1 view .LVU488
 1380 00a4 084A     		ldr	r2, .L82+8
 1381 00a6 1368     		ldr	r3, [r2]
 1382 00a8 23F03003 		bic	r3, r3, #48
 1383 00ac 43F02003 		orr	r3, r3, #32
 1384 00b0 1360     		str	r3, [r2]
 205:Core/Src/main.c **** 
 1385              		.loc 1 205 1 is_stmt 0 view .LVU489
 1386 00b2 1DB0     		add	sp, sp, #116
ARM GAS  /tmp/ccfpiT7W.s 			page 62


 1387              	.LCFI27:
 1388              		.cfi_remember_state
 1389              		.cfi_def_cfa_offset 4
 1390              		@ sp needed
 1391 00b4 5DF804FB 		ldr	pc, [sp], #4
 1392              	.L80:
 1393              	.LCFI28:
 1394              		.cfi_restore_state
 183:Core/Src/main.c ****   }
 1395              		.loc 1 183 5 is_stmt 1 view .LVU490
 1396 00b8 FFF7FEFF 		bl	Error_Handler
 1397              	.LVL47:
 1398              	.L81:
 199:Core/Src/main.c ****   }
 1399              		.loc 1 199 5 view .LVU491
 1400 00bc FFF7FEFF 		bl	Error_Handler
 1401              	.LVL48:
 1402              	.L83:
 1403              		.align	2
 1404              	.L82:
 1405 00c0 00080244 		.word	1140983808
 1406 00c4 000C0244 		.word	1140984832
 1407 00c8 00200240 		.word	1073881088
 1408              		.cfi_endproc
 1409              	.LFE362:
 1411              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 1412              		.align	1
 1413              		.global	PeriphCommonClock_Config
 1414              		.syntax unified
 1415              		.thumb
 1416              		.thumb_func
 1417              		.fpu fpv4-sp-d16
 1419              	PeriphCommonClock_Config:
 1420              	.LFB363:
 212:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1421              		.loc 1 212 1 view -0
 1422              		.cfi_startproc
 1423              		@ args = 0, pretend = 0, frame = 208
 1424              		@ frame_needed = 0, uses_anonymous_args = 0
 1425 0000 00B5     		push	{lr}
 1426              	.LCFI29:
 1427              		.cfi_def_cfa_offset 4
 1428              		.cfi_offset 14, -4
 1429 0002 B5B0     		sub	sp, sp, #212
 1430              	.LCFI30:
 1431              		.cfi_def_cfa_offset 216
 213:Core/Src/main.c **** 
 1432              		.loc 1 213 3 view .LVU493
 213:Core/Src/main.c **** 
 1433              		.loc 1 213 28 is_stmt 0 view .LVU494
 1434 0004 D022     		movs	r2, #208
 1435 0006 0021     		movs	r1, #0
 1436 0008 6846     		mov	r0, sp
 1437 000a FFF7FEFF 		bl	memset
 1438              	.LVL49:
 217:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSE;
 1439              		.loc 1 217 3 is_stmt 1 view .LVU495
ARM GAS  /tmp/ccfpiT7W.s 			page 63


 217:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSE;
 1440              		.loc 1 217 44 is_stmt 0 view .LVU496
 1441 000e 4FF00062 		mov	r2, #134217728
 1442 0012 0223     		movs	r3, #2
 1443 0014 CDE90023 		strd	r2, [sp]
 218:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2M = 1;
 1444              		.loc 1 218 3 is_stmt 1 view .LVU497
 218:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2M = 1;
 1445              		.loc 1 218 39 is_stmt 0 view .LVU498
 1446 0018 0323     		movs	r3, #3
 1447 001a 0293     		str	r3, [sp, #8]
 219:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2N = 30;
 1448              		.loc 1 219 3 is_stmt 1 view .LVU499
 219:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2N = 30;
 1449              		.loc 1 219 34 is_stmt 0 view .LVU500
 1450 001c 0123     		movs	r3, #1
 1451 001e 0393     		str	r3, [sp, #12]
 220:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2P = 20;
 1452              		.loc 1 220 3 is_stmt 1 view .LVU501
 220:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2P = 20;
 1453              		.loc 1 220 34 is_stmt 0 view .LVU502
 1454 0020 1E22     		movs	r2, #30
 1455 0022 0492     		str	r2, [sp, #16]
 221:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 1456              		.loc 1 221 3 is_stmt 1 view .LVU503
 221:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 1457              		.loc 1 221 34 is_stmt 0 view .LVU504
 1458 0024 1422     		movs	r2, #20
 1459 0026 0592     		str	r2, [sp, #20]
 222:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2R = 5;
 1460              		.loc 1 222 3 is_stmt 1 view .LVU505
 222:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2R = 5;
 1461              		.loc 1 222 34 is_stmt 0 view .LVU506
 1462 0028 0222     		movs	r2, #2
 1463 002a 0692     		str	r2, [sp, #24]
 223:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_3;
 1464              		.loc 1 223 3 is_stmt 1 view .LVU507
 223:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_3;
 1465              		.loc 1 223 34 is_stmt 0 view .LVU508
 1466 002c 0521     		movs	r1, #5
 1467 002e 0791     		str	r1, [sp, #28]
 224:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
 1468              		.loc 1 224 3 is_stmt 1 view .LVU509
 224:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
 1469              		.loc 1 224 36 is_stmt 0 view .LVU510
 1470 0030 0C21     		movs	r1, #12
 1471 0032 0891     		str	r1, [sp, #32]
 225:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 1472              		.loc 1 225 3 is_stmt 1 view .LVU511
 226:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVP|RCC_PLL2_DIVR;
 1473              		.loc 1 226 3 view .LVU512
 227:Core/Src/main.c ****   PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_PLL2R;
 1474              		.loc 1 227 3 view .LVU513
 227:Core/Src/main.c ****   PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_PLL2R;
 1475              		.loc 1 227 41 is_stmt 0 view .LVU514
 1476 0034 4FF4A021 		mov	r1, #327680
 1477 0038 0B91     		str	r1, [sp, #44]
ARM GAS  /tmp/ccfpiT7W.s 			page 64


 228:Core/Src/main.c ****   PeriphClkInitStruct.Spi1ClockSelection = RCC_SPI1CLKSOURCE_PLL2P;
 1478              		.loc 1 228 3 is_stmt 1 view .LVU515
 228:Core/Src/main.c ****   PeriphClkInitStruct.Spi1ClockSelection = RCC_SPI1CLKSOURCE_PLL2P;
 1479              		.loc 1 228 42 is_stmt 0 view .LVU516
 1480 003a 2A92     		str	r2, [sp, #168]
 229:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1481              		.loc 1 229 3 is_stmt 1 view .LVU517
 229:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1482              		.loc 1 229 42 is_stmt 0 view .LVU518
 1483 003c 2B93     		str	r3, [sp, #172]
 230:Core/Src/main.c ****   {
 1484              		.loc 1 230 3 is_stmt 1 view .LVU519
 230:Core/Src/main.c ****   {
 1485              		.loc 1 230 7 is_stmt 0 view .LVU520
 1486 003e 6846     		mov	r0, sp
 1487 0040 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1488              	.LVL50:
 230:Core/Src/main.c ****   {
 1489              		.loc 1 230 6 view .LVU521
 1490 0044 10B9     		cbnz	r0, .L87
 234:Core/Src/main.c **** 
 1491              		.loc 1 234 1 view .LVU522
 1492 0046 35B0     		add	sp, sp, #212
 1493              	.LCFI31:
 1494              		.cfi_remember_state
 1495              		.cfi_def_cfa_offset 4
 1496              		@ sp needed
 1497 0048 5DF804FB 		ldr	pc, [sp], #4
 1498              	.L87:
 1499              	.LCFI32:
 1500              		.cfi_restore_state
 232:Core/Src/main.c ****   }
 1501              		.loc 1 232 5 is_stmt 1 view .LVU523
 1502 004c FFF7FEFF 		bl	Error_Handler
 1503              	.LVL51:
 1504              		.cfi_endproc
 1505              	.LFE363:
 1507              		.section	.text.main,"ax",%progbits
 1508              		.align	1
 1509              		.global	main
 1510              		.syntax unified
 1511              		.thumb
 1512              		.thumb_func
 1513              		.fpu fpv4-sp-d16
 1515              	main:
 1516              	.LFB361:
  90:Core/Src/main.c **** 
 1517              		.loc 1 90 1 view -0
 1518              		.cfi_startproc
 1519              		@ Volatile: function does not return.
 1520              		@ args = 0, pretend = 0, frame = 0
 1521              		@ frame_needed = 0, uses_anonymous_args = 0
 1522 0000 08B5     		push	{r3, lr}
 1523              	.LCFI33:
 1524              		.cfi_def_cfa_offset 8
 1525              		.cfi_offset 3, -8
 1526              		.cfi_offset 14, -4
ARM GAS  /tmp/ccfpiT7W.s 			page 65


  99:Core/Src/main.c **** 
 1527              		.loc 1 99 3 view .LVU525
 1528 0002 FFF7FEFF 		bl	HAL_Init
 1529              	.LVL52:
 106:Core/Src/main.c **** 
 1530              		.loc 1 106 3 view .LVU526
 1531 0006 FFF7FEFF 		bl	SystemClock_Config
 1532              	.LVL53:
 109:Core/Src/main.c **** 
 1533              		.loc 1 109 3 view .LVU527
 1534 000a FFF7FEFF 		bl	PeriphCommonClock_Config
 1535              	.LVL54:
 116:Core/Src/main.c ****   MX_ADC1_Init();
 1536              		.loc 1 116 3 view .LVU528
 1537 000e FFF7FEFF 		bl	MX_GPIO_Init
 1538              	.LVL55:
 117:Core/Src/main.c ****   MX_DAC1_Init();
 1539              		.loc 1 117 3 view .LVU529
 1540 0012 FFF7FEFF 		bl	MX_ADC1_Init
 1541              	.LVL56:
 118:Core/Src/main.c ****   MX_DCACHE1_Init();
 1542              		.loc 1 118 3 view .LVU530
 1543 0016 FFF7FEFF 		bl	MX_DAC1_Init
 1544              	.LVL57:
 119:Core/Src/main.c ****   MX_FLASH_Init();
 1545              		.loc 1 119 3 view .LVU531
 1546 001a FFF7FEFF 		bl	MX_DCACHE1_Init
 1547              	.LVL58:
 120:Core/Src/main.c ****   MX_ICACHE_Init();
 1548              		.loc 1 120 3 view .LVU532
 1549 001e FFF7FEFF 		bl	MX_FLASH_Init
 1550              	.LVL59:
 121:Core/Src/main.c ****   MX_OCTOSPI1_Init();
 1551              		.loc 1 121 3 view .LVU533
 1552 0022 FFF7FEFF 		bl	MX_ICACHE_Init
 1553              	.LVL60:
 122:Core/Src/main.c ****   MX_SPI1_Init();
 1554              		.loc 1 122 3 view .LVU534
 1555 0026 FFF7FEFF 		bl	MX_OCTOSPI1_Init
 1556              	.LVL61:
 123:Core/Src/main.c ****   MX_SPI2_Init();
 1557              		.loc 1 123 3 view .LVU535
 1558 002a FFF7FEFF 		bl	MX_SPI1_Init
 1559              	.LVL62:
 124:Core/Src/main.c ****   MX_USB_PCD_Init();
 1560              		.loc 1 124 3 view .LVU536
 1561 002e FFF7FEFF 		bl	MX_SPI2_Init
 1562              	.LVL63:
 125:Core/Src/main.c ****   MX_RTC_Init();
 1563              		.loc 1 125 3 view .LVU537
 1564 0032 FFF7FEFF 		bl	MX_USB_PCD_Init
 1565              	.LVL64:
 126:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1566              		.loc 1 126 3 view .LVU538
 1567 0036 FFF7FEFF 		bl	MX_RTC_Init
 1568              	.LVL65:
 1569              	.L89:
ARM GAS  /tmp/ccfpiT7W.s 			page 66


 133:Core/Src/main.c ****   {
 1570              		.loc 1 133 3 discriminator 1 view .LVU539
 138:Core/Src/main.c ****   /* USER CODE END 3 */
 1571              		.loc 1 138 3 discriminator 1 view .LVU540
 133:Core/Src/main.c ****   {
 1572              		.loc 1 133 9 discriminator 1 view .LVU541
 1573 003a FEE7     		b	.L89
 1574              		.cfi_endproc
 1575              	.LFE361:
 1577              		.global	hpcd_USB_DRD_FS
 1578              		.global	hspi2
 1579              		.global	hspi1
 1580              		.global	hrtc
 1581              		.global	hospi1
 1582              		.global	hdcache1
 1583              		.global	hdac1
 1584              		.global	hadc1
 1585              		.section	.bss.hadc1,"aw",%nobits
 1586              		.align	2
 1587              		.set	.LANCHOR0,. + 0
 1590              	hadc1:
 1591 0000 00000000 		.space	104
 1591      00000000 
 1591      00000000 
 1591      00000000 
 1591      00000000 
 1592              		.section	.bss.hdac1,"aw",%nobits
 1593              		.align	2
 1594              		.set	.LANCHOR1,. + 0
 1597              	hdac1:
 1598 0000 00000000 		.space	20
 1598      00000000 
 1598      00000000 
 1598      00000000 
 1598      00000000 
 1599              		.section	.bss.hdcache1,"aw",%nobits
 1600              		.align	2
 1601              		.set	.LANCHOR2,. + 0
 1604              	hdcache1:
 1605 0000 00000000 		.space	44
 1605      00000000 
 1605      00000000 
 1605      00000000 
 1605      00000000 
 1606              		.section	.bss.hospi1,"aw",%nobits
 1607              		.align	2
 1608              		.set	.LANCHOR3,. + 0
 1611              	hospi1:
 1612 0000 00000000 		.space	92
 1612      00000000 
 1612      00000000 
 1612      00000000 
 1612      00000000 
 1613              		.section	.bss.hpcd_USB_DRD_FS,"aw",%nobits
 1614              		.align	2
 1615              		.set	.LANCHOR6,. + 0
 1618              	hpcd_USB_DRD_FS:
ARM GAS  /tmp/ccfpiT7W.s 			page 67


 1619 0000 00000000 		.space	736
 1619      00000000 
 1619      00000000 
 1619      00000000 
 1619      00000000 
 1620              		.section	.bss.hrtc,"aw",%nobits
 1621              		.align	2
 1622              		.set	.LANCHOR7,. + 0
 1625              	hrtc:
 1626 0000 00000000 		.space	48
 1626      00000000 
 1626      00000000 
 1626      00000000 
 1626      00000000 
 1627              		.section	.bss.hspi1,"aw",%nobits
 1628              		.align	2
 1629              		.set	.LANCHOR4,. + 0
 1632              	hspi1:
 1633 0000 00000000 		.space	144
 1633      00000000 
 1633      00000000 
 1633      00000000 
 1633      00000000 
 1634              		.section	.bss.hspi2,"aw",%nobits
 1635              		.align	2
 1636              		.set	.LANCHOR5,. + 0
 1639              	hspi2:
 1640 0000 00000000 		.space	144
 1640      00000000 
 1640      00000000 
 1640      00000000 
 1640      00000000 
 1641              		.text
 1642              	.Letext0:
 1643              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1644              		.file 4 "Drivers/CMSIS/Device/ST/STM32H5xx/Include/stm32h533xx.h"
 1645              		.file 5 "Drivers/CMSIS/Device/ST/STM32H5xx/Include/stm32h5xx.h"
 1646              		.file 6 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_def.h"
 1647              		.file 7 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_rcc.h"
 1648              		.file 8 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_rcc_ex.h"
 1649              		.file 9 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_gpio.h"
 1650              		.file 10 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_icache.h"
 1651              		.file 11 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_dcache.h"
 1652              		.file 12 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_dma.h"
 1653              		.file 13 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_dma_ex.h"
 1654              		.file 14 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_adc.h"
 1655              		.file 15 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_dac.h"
 1656              		.file 16 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_xspi.h"
 1657              		.file 17 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_rtc.h"
 1658              		.file 18 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_rtc_ex.h"
 1659              		.file 19 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_spi.h"
 1660              		.file 20 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_usb.h"
 1661              		.file 21 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_pcd.h"
 1662              		.file 22 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_flash.h"
 1663              		.file 23 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_pwr.h"
 1664              		.file 24 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal.h"
 1665              		.file 25 "<built-in>"
ARM GAS  /tmp/ccfpiT7W.s 			page 68


ARM GAS  /tmp/ccfpiT7W.s 			page 69


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccfpiT7W.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccfpiT7W.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccfpiT7W.s:249    .text.MX_GPIO_Init:0000000000000118 $d
     /tmp/ccfpiT7W.s:258    .text.Error_Handler:0000000000000000 $t
     /tmp/ccfpiT7W.s:265    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccfpiT7W.s:297    .text.MX_ADC1_Init:0000000000000000 $t
     /tmp/ccfpiT7W.s:303    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
     /tmp/ccfpiT7W.s:434    .text.MX_ADC1_Init:0000000000000078 $d
     /tmp/ccfpiT7W.s:441    .text.MX_DAC1_Init:0000000000000000 $t
     /tmp/ccfpiT7W.s:447    .text.MX_DAC1_Init:0000000000000000 MX_DAC1_Init
     /tmp/ccfpiT7W.s:545    .text.MX_DAC1_Init:000000000000005c $d
     /tmp/ccfpiT7W.s:551    .text.MX_DCACHE1_Init:0000000000000000 $t
     /tmp/ccfpiT7W.s:557    .text.MX_DCACHE1_Init:0000000000000000 MX_DCACHE1_Init
     /tmp/ccfpiT7W.s:592    .text.MX_DCACHE1_Init:000000000000001c $d
     /tmp/ccfpiT7W.s:598    .text.MX_FLASH_Init:0000000000000000 $t
     /tmp/ccfpiT7W.s:604    .text.MX_FLASH_Init:0000000000000000 MX_FLASH_Init
     /tmp/ccfpiT7W.s:641    .text.MX_ICACHE_Init:0000000000000000 $t
     /tmp/ccfpiT7W.s:647    .text.MX_ICACHE_Init:0000000000000000 MX_ICACHE_Init
     /tmp/ccfpiT7W.s:716    .text.MX_OCTOSPI1_Init:0000000000000000 $t
     /tmp/ccfpiT7W.s:722    .text.MX_OCTOSPI1_Init:0000000000000000 MX_OCTOSPI1_Init
     /tmp/ccfpiT7W.s:798    .text.MX_OCTOSPI1_Init:0000000000000038 $d
     /tmp/ccfpiT7W.s:804    .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccfpiT7W.s:810    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccfpiT7W.s:909    .text.MX_SPI1_Init:0000000000000050 $d
     /tmp/ccfpiT7W.s:915    .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccfpiT7W.s:921    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccfpiT7W.s:1022   .text.MX_SPI2_Init:0000000000000058 $d
     /tmp/ccfpiT7W.s:1028   .text.MX_USB_PCD_Init:0000000000000000 $t
     /tmp/ccfpiT7W.s:1034   .text.MX_USB_PCD_Init:0000000000000000 MX_USB_PCD_Init
     /tmp/ccfpiT7W.s:1098   .text.MX_USB_PCD_Init:0000000000000030 $d
     /tmp/ccfpiT7W.s:1104   .text.MX_RTC_Init:0000000000000000 $t
     /tmp/ccfpiT7W.s:1110   .text.MX_RTC_Init:0000000000000000 MX_RTC_Init
     /tmp/ccfpiT7W.s:1215   .text.MX_RTC_Init:000000000000005c $d
     /tmp/ccfpiT7W.s:1221   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccfpiT7W.s:1228   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccfpiT7W.s:1405   .text.SystemClock_Config:00000000000000c0 $d
     /tmp/ccfpiT7W.s:1412   .text.PeriphCommonClock_Config:0000000000000000 $t
     /tmp/ccfpiT7W.s:1419   .text.PeriphCommonClock_Config:0000000000000000 PeriphCommonClock_Config
     /tmp/ccfpiT7W.s:1508   .text.main:0000000000000000 $t
     /tmp/ccfpiT7W.s:1515   .text.main:0000000000000000 main
     /tmp/ccfpiT7W.s:1618   .bss.hpcd_USB_DRD_FS:0000000000000000 hpcd_USB_DRD_FS
     /tmp/ccfpiT7W.s:1639   .bss.hspi2:0000000000000000 hspi2
     /tmp/ccfpiT7W.s:1632   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccfpiT7W.s:1625   .bss.hrtc:0000000000000000 hrtc
     /tmp/ccfpiT7W.s:1611   .bss.hospi1:0000000000000000 hospi1
     /tmp/ccfpiT7W.s:1604   .bss.hdcache1:0000000000000000 hdcache1
     /tmp/ccfpiT7W.s:1597   .bss.hdac1:0000000000000000 hdac1
     /tmp/ccfpiT7W.s:1590   .bss.hadc1:0000000000000000 hadc1
     /tmp/ccfpiT7W.s:1586   .bss.hadc1:0000000000000000 $d
     /tmp/ccfpiT7W.s:1593   .bss.hdac1:0000000000000000 $d
     /tmp/ccfpiT7W.s:1600   .bss.hdcache1:0000000000000000 $d
     /tmp/ccfpiT7W.s:1607   .bss.hospi1:0000000000000000 $d
     /tmp/ccfpiT7W.s:1614   .bss.hpcd_USB_DRD_FS:0000000000000000 $d
     /tmp/ccfpiT7W.s:1621   .bss.hrtc:0000000000000000 $d
     /tmp/ccfpiT7W.s:1628   .bss.hspi1:0000000000000000 $d
ARM GAS  /tmp/ccfpiT7W.s 			page 70


     /tmp/ccfpiT7W.s:1635   .bss.hspi2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_DAC_Init
HAL_DAC_ConfigChannel
HAL_DCACHE_Init
HAL_FLASH_Unlock
HAL_FLASH_Lock
HAL_ICACHE_EnableRemapRegion
HAL_ICACHE_Enable
HAL_XSPI_Init
HAL_SPI_Init
HAL_PCD_Init
HAL_RTC_Init
HAL_RTCEx_PrivilegeModeSet
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
