<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>e1000_ich8lan.h source code [dpdk_1805/drivers/net/e1000/base/e1000_ich8lan.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_1805/drivers/net/e1000/base/e1000_ich8lan.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>dpdk_1805</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>e1000</a>/<a href='./'>base</a>/<a href='e1000_ich8lan.h.html'>e1000_ich8lan.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Copyright (c) 2001-2015, Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i>All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i>modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i> 1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="10">10</th><td><i>    this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i> 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i>    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i>    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i> 3. Neither the name of the Intel Corporation nor the names of its</i></td></tr>
<tr><th id="17">17</th><td><i>    contributors may be used to endorse or promote products derived from</i></td></tr>
<tr><th id="18">18</th><td><i>    this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i>IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i>ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="24">24</th><td><i>LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i>CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i>SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i>INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i>CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i>ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i></i></td></tr>
<tr><th id="32">32</th><td><i>***************************************************************************/</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_E1000_ICH8LAN_H_">_E1000_ICH8LAN_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_E1000_ICH8LAN_H_" data-ref="_M/_E1000_ICH8LAN_H_">_E1000_ICH8LAN_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_GFPREG" data-ref="_M/ICH_FLASH_GFPREG">ICH_FLASH_GFPREG</dfn>		0x0000</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_HSFSTS" data-ref="_M/ICH_FLASH_HSFSTS">ICH_FLASH_HSFSTS</dfn>		0x0004</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_HSFCTL" data-ref="_M/ICH_FLASH_HSFCTL">ICH_FLASH_HSFCTL</dfn>		0x0006</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FADDR" data-ref="_M/ICH_FLASH_FADDR">ICH_FLASH_FADDR</dfn>			0x0008</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FDATA0" data-ref="_M/ICH_FLASH_FDATA0">ICH_FLASH_FDATA0</dfn>		0x0010</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/* Requires up to 10 seconds when MNG might be accessing part. */</i></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_READ_COMMAND_TIMEOUT" data-ref="_M/ICH_FLASH_READ_COMMAND_TIMEOUT">ICH_FLASH_READ_COMMAND_TIMEOUT</dfn>	10000000</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_WRITE_COMMAND_TIMEOUT" data-ref="_M/ICH_FLASH_WRITE_COMMAND_TIMEOUT">ICH_FLASH_WRITE_COMMAND_TIMEOUT</dfn>	10000000</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_ERASE_COMMAND_TIMEOUT" data-ref="_M/ICH_FLASH_ERASE_COMMAND_TIMEOUT">ICH_FLASH_ERASE_COMMAND_TIMEOUT</dfn>	10000000</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_LINEAR_ADDR_MASK" data-ref="_M/ICH_FLASH_LINEAR_ADDR_MASK">ICH_FLASH_LINEAR_ADDR_MASK</dfn>	0x00FFFFFF</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_CYCLE_REPEAT_COUNT" data-ref="_M/ICH_FLASH_CYCLE_REPEAT_COUNT">ICH_FLASH_CYCLE_REPEAT_COUNT</dfn>	10</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/ICH_CYCLE_READ" data-ref="_M/ICH_CYCLE_READ">ICH_CYCLE_READ</dfn>			0</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/ICH_CYCLE_WRITE" data-ref="_M/ICH_CYCLE_WRITE">ICH_CYCLE_WRITE</dfn>			2</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/ICH_CYCLE_ERASE" data-ref="_M/ICH_CYCLE_ERASE">ICH_CYCLE_ERASE</dfn>			3</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/FLASH_GFPREG_BASE_MASK" data-ref="_M/FLASH_GFPREG_BASE_MASK">FLASH_GFPREG_BASE_MASK</dfn>		0x1FFF</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/FLASH_SECTOR_ADDR_SHIFT" data-ref="_M/FLASH_SECTOR_ADDR_SHIFT">FLASH_SECTOR_ADDR_SHIFT</dfn>		12</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SEG_SIZE_256" data-ref="_M/ICH_FLASH_SEG_SIZE_256">ICH_FLASH_SEG_SIZE_256</dfn>		256</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SEG_SIZE_4K" data-ref="_M/ICH_FLASH_SEG_SIZE_4K">ICH_FLASH_SEG_SIZE_4K</dfn>		4096</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SEG_SIZE_8K" data-ref="_M/ICH_FLASH_SEG_SIZE_8K">ICH_FLASH_SEG_SIZE_8K</dfn>		8192</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SEG_SIZE_64K" data-ref="_M/ICH_FLASH_SEG_SIZE_64K">ICH_FLASH_SEG_SIZE_64K</dfn>		65536</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/E1000_ICH_FWSM_RSPCIPHY" data-ref="_M/E1000_ICH_FWSM_RSPCIPHY">E1000_ICH_FWSM_RSPCIPHY</dfn>	0x00000040 /* Reset PHY on PCI Reset */</u></td></tr>
<tr><th id="63">63</th><td><i>/* FW established a valid mode */</i></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/E1000_ICH_FWSM_FW_VALID" data-ref="_M/E1000_ICH_FWSM_FW_VALID">E1000_ICH_FWSM_FW_VALID</dfn>	0x00008000</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/E1000_ICH_FWSM_PCIM2PCI" data-ref="_M/E1000_ICH_FWSM_PCIM2PCI">E1000_ICH_FWSM_PCIM2PCI</dfn>	0x01000000 /* ME PCIm-to-PCI active */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/E1000_ICH_FWSM_PCIM2PCI_COUNT" data-ref="_M/E1000_ICH_FWSM_PCIM2PCI_COUNT">E1000_ICH_FWSM_PCIM2PCI_COUNT</dfn>	2000</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/E1000_ICH_MNG_IAMT_MODE" data-ref="_M/E1000_ICH_MNG_IAMT_MODE">E1000_ICH_MNG_IAMT_MODE</dfn>		0x2</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM_WLOCK_MAC_MASK" data-ref="_M/E1000_FWSM_WLOCK_MAC_MASK">E1000_FWSM_WLOCK_MAC_MASK</dfn>	0x0380</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM_WLOCK_MAC_SHIFT" data-ref="_M/E1000_FWSM_WLOCK_MAC_SHIFT">E1000_FWSM_WLOCK_MAC_SHIFT</dfn>	7</u></td></tr>
<tr><th id="72">72</th><td><u>#<span data-ppcond="72">if</span> !defined(<span class="macro" data-ref="_M/EXTERNAL_RELEASE">EXTERNAL_RELEASE</span>) || defined(<a class="macro" href="e1000_osdep.h.html#137" data-ref="_M/ULP_SUPPORT">ULP_SUPPORT</a>)</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM_ULP_CFG_DONE" data-ref="_M/E1000_FWSM_ULP_CFG_DONE">E1000_FWSM_ULP_CFG_DONE</dfn>		0x00000400  /* Low power cfg done */</u></td></tr>
<tr><th id="74">74</th><td><u>#<span data-ppcond="72">endif</span> /* !EXTERNAL_RELEASE || ULP_SUPPORT */</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>/* Shared Receive Address Registers */</i></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/E1000_SHRAL_PCH_LPT" data-ref="_M/E1000_SHRAL_PCH_LPT">E1000_SHRAL_PCH_LPT</dfn>(_i)		(0x05408 + ((_i) * 8))</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/E1000_SHRAH_PCH_LPT" data-ref="_M/E1000_SHRAH_PCH_LPT">E1000_SHRAH_PCH_LPT</dfn>(_i)		(0x0540C + ((_i) * 8))</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#<span data-ppcond="80">if</span> !defined(<span class="macro" data-ref="_M/EXTERNAL_RELEASE">EXTERNAL_RELEASE</span>) || defined(<a class="macro" href="e1000_osdep.h.html#137" data-ref="_M/ULP_SUPPORT">ULP_SUPPORT</a>)</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/E1000_H2ME" data-ref="_M/E1000_H2ME">E1000_H2ME</dfn>		0x05B50    /* Host to ME */</u></td></tr>
<tr><th id="82">82</th><td><u>#<span data-ppcond="80">endif</span> /* !EXTERNAL_RELEASE || ULP_SUPPORT */</u></td></tr>
<tr><th id="83">83</th><td><u>#<span data-ppcond="83">if</span> !defined(<span class="macro" data-ref="_M/EXTERNAL_RELEASE">EXTERNAL_RELEASE</span>) || defined(<a class="macro" href="e1000_osdep.h.html#137" data-ref="_M/ULP_SUPPORT">ULP_SUPPORT</a>)</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/E1000_H2ME_ULP" data-ref="_M/E1000_H2ME_ULP">E1000_H2ME_ULP</dfn>		0x00000800 /* ULP Indication Bit */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/E1000_H2ME_ENFORCE_SETTINGS" data-ref="_M/E1000_H2ME_ENFORCE_SETTINGS">E1000_H2ME_ENFORCE_SETTINGS</dfn>	0x00001000 /* Enforce Settings */</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#<span data-ppcond="83">endif</span> /* !EXTERNAL_RELEASE || ULP_SUPPORT */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEFAULT_ICH8LAN" data-ref="_M/ID_LED_DEFAULT_ICH8LAN">ID_LED_DEFAULT_ICH8LAN</dfn>	((ID_LED_DEF1_DEF2 &lt;&lt; 12) | \</u></td></tr>
<tr><th id="89">89</th><td><u>				 (ID_LED_OFF1_OFF2 &lt;&lt;  8) | \</u></td></tr>
<tr><th id="90">90</th><td><u>				 (ID_LED_OFF1_ON2  &lt;&lt;  4) | \</u></td></tr>
<tr><th id="91">91</th><td><u>				 (ID_LED_DEF1_DEF2))</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/E1000_ICH_NVM_SIG_WORD" data-ref="_M/E1000_ICH_NVM_SIG_WORD">E1000_ICH_NVM_SIG_WORD</dfn>		0x13</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/E1000_ICH_NVM_SIG_MASK" data-ref="_M/E1000_ICH_NVM_SIG_MASK">E1000_ICH_NVM_SIG_MASK</dfn>		0xC000</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/E1000_ICH_NVM_VALID_SIG_MASK" data-ref="_M/E1000_ICH_NVM_VALID_SIG_MASK">E1000_ICH_NVM_VALID_SIG_MASK</dfn>	0xC0</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/E1000_ICH_NVM_SIG_VALUE" data-ref="_M/E1000_ICH_NVM_SIG_VALUE">E1000_ICH_NVM_SIG_VALUE</dfn>		0x80</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/E1000_ICH8_LAN_INIT_TIMEOUT" data-ref="_M/E1000_ICH8_LAN_INIT_TIMEOUT">E1000_ICH8_LAN_INIT_TIMEOUT</dfn>	1500</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#<span data-ppcond="100">if</span> !defined(<span class="macro" data-ref="_M/EXTERNAL_RELEASE">EXTERNAL_RELEASE</span>) || defined(<a class="macro" href="e1000_osdep.h.html#137" data-ref="_M/ULP_SUPPORT">ULP_SUPPORT</a>)</u></td></tr>
<tr><th id="101">101</th><td><i>/* FEXT register bit definition */</i></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXT_PHY_CABLE_DISCONNECTED" data-ref="_M/E1000_FEXT_PHY_CABLE_DISCONNECTED">E1000_FEXT_PHY_CABLE_DISCONNECTED</dfn>	0x00000004</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#<span data-ppcond="100">endif</span> /* !EXTERNAL_RELEASE || ULP_SUPPORT */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM_SW_CONFIG" data-ref="_M/E1000_FEXTNVM_SW_CONFIG">E1000_FEXTNVM_SW_CONFIG</dfn>		1</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM_SW_CONFIG_ICH8M" data-ref="_M/E1000_FEXTNVM_SW_CONFIG_ICH8M">E1000_FEXTNVM_SW_CONFIG_ICH8M</dfn>	(1 &lt;&lt; 27) /* different on ICH8M */</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM3_PHY_CFG_COUNTER_MASK" data-ref="_M/E1000_FEXTNVM3_PHY_CFG_COUNTER_MASK">E1000_FEXTNVM3_PHY_CFG_COUNTER_MASK</dfn>	0x0C000000</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM3_PHY_CFG_COUNTER_50MSEC" data-ref="_M/E1000_FEXTNVM3_PHY_CFG_COUNTER_50MSEC">E1000_FEXTNVM3_PHY_CFG_COUNTER_50MSEC</dfn>	0x08000000</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM4_BEACON_DURATION_MASK" data-ref="_M/E1000_FEXTNVM4_BEACON_DURATION_MASK">E1000_FEXTNVM4_BEACON_DURATION_MASK</dfn>	0x7</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM4_BEACON_DURATION_8USEC" data-ref="_M/E1000_FEXTNVM4_BEACON_DURATION_8USEC">E1000_FEXTNVM4_BEACON_DURATION_8USEC</dfn>	0x7</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM4_BEACON_DURATION_16USEC" data-ref="_M/E1000_FEXTNVM4_BEACON_DURATION_16USEC">E1000_FEXTNVM4_BEACON_DURATION_16USEC</dfn>	0x3</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM6_REQ_PLL_CLK" data-ref="_M/E1000_FEXTNVM6_REQ_PLL_CLK">E1000_FEXTNVM6_REQ_PLL_CLK</dfn>	0x00000100</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM6_ENABLE_K1_ENTRY_CONDITION" data-ref="_M/E1000_FEXTNVM6_ENABLE_K1_ENTRY_CONDITION">E1000_FEXTNVM6_ENABLE_K1_ENTRY_CONDITION</dfn>	0x00000200</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM6_K1_OFF_ENABLE" data-ref="_M/E1000_FEXTNVM6_K1_OFF_ENABLE">E1000_FEXTNVM6_K1_OFF_ENABLE</dfn>	0x80000000</u></td></tr>
<tr><th id="118">118</th><td><i>/* bit for disabling packet buffer read */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM7_DISABLE_PB_READ" data-ref="_M/E1000_FEXTNVM7_DISABLE_PB_READ">E1000_FEXTNVM7_DISABLE_PB_READ</dfn>	0x00040000</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM7_SIDE_CLK_UNGATE" data-ref="_M/E1000_FEXTNVM7_SIDE_CLK_UNGATE">E1000_FEXTNVM7_SIDE_CLK_UNGATE</dfn>	0x00000004</u></td></tr>
<tr><th id="121">121</th><td><u>#<span data-ppcond="121">if</span> !defined(<span class="macro" data-ref="_M/EXTERNAL_RELEASE">EXTERNAL_RELEASE</span>) || defined(<a class="macro" href="e1000_osdep.h.html#137" data-ref="_M/ULP_SUPPORT">ULP_SUPPORT</a>)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM7_DISABLE_SMB_PERST" data-ref="_M/E1000_FEXTNVM7_DISABLE_SMB_PERST">E1000_FEXTNVM7_DISABLE_SMB_PERST</dfn>	0x00000020</u></td></tr>
<tr><th id="123">123</th><td><u>#<span data-ppcond="121">endif</span> /* !EXTERNAL_RELEASE || ULP_SUPPORT */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM9_IOSFSB_CLKGATE_DIS" data-ref="_M/E1000_FEXTNVM9_IOSFSB_CLKGATE_DIS">E1000_FEXTNVM9_IOSFSB_CLKGATE_DIS</dfn>	0x00000800</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM9_IOSFSB_CLKREQ_DIS" data-ref="_M/E1000_FEXTNVM9_IOSFSB_CLKREQ_DIS">E1000_FEXTNVM9_IOSFSB_CLKREQ_DIS</dfn>	0x00001000</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM11_DISABLE_PB_READ" data-ref="_M/E1000_FEXTNVM11_DISABLE_PB_READ">E1000_FEXTNVM11_DISABLE_PB_READ</dfn>		0x00000200</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM11_DISABLE_MULR_FIX" data-ref="_M/E1000_FEXTNVM11_DISABLE_MULR_FIX">E1000_FEXTNVM11_DISABLE_MULR_FIX</dfn>	0x00002000</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i>/* bit24: RXDCTL thresholds granularity: 0 - cache lines, 1 - descriptors */</i></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL_THRESH_UNIT_DESC" data-ref="_M/E1000_RXDCTL_THRESH_UNIT_DESC">E1000_RXDCTL_THRESH_UNIT_DESC</dfn>	0x01000000</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/NVM_SIZE_MULTIPLIER" data-ref="_M/NVM_SIZE_MULTIPLIER">NVM_SIZE_MULTIPLIER</dfn> 4096  /*multiplier for NVMS field*/</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/E1000_FLASH_BASE_ADDR" data-ref="_M/E1000_FLASH_BASE_ADDR">E1000_FLASH_BASE_ADDR</dfn> 0xE000 /*offset of NVM access regs*/</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_NVMVS" data-ref="_M/E1000_CTRL_EXT_NVMVS">E1000_CTRL_EXT_NVMVS</dfn> 0x3 /*NVM valid sector */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/E1000_TARC0_CB_MULTIQ_3_REQ" data-ref="_M/E1000_TARC0_CB_MULTIQ_3_REQ">E1000_TARC0_CB_MULTIQ_3_REQ</dfn>	(1 &lt;&lt; 28 | 1 &lt;&lt; 29)</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/PCIE_ICH8_SNOOP_ALL" data-ref="_M/PCIE_ICH8_SNOOP_ALL">PCIE_ICH8_SNOOP_ALL</dfn>	PCIE_NO_SNOOP_ALL</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/E1000_ICH_RAR_ENTRIES" data-ref="_M/E1000_ICH_RAR_ENTRIES">E1000_ICH_RAR_ENTRIES</dfn>	7</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/E1000_PCH2_RAR_ENTRIES" data-ref="_M/E1000_PCH2_RAR_ENTRIES">E1000_PCH2_RAR_ENTRIES</dfn>	5 /* RAR[0], SHRA[0-3] */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/E1000_PCH_LPT_RAR_ENTRIES" data-ref="_M/E1000_PCH_LPT_RAR_ENTRIES">E1000_PCH_LPT_RAR_ENTRIES</dfn>	12 /* RAR[0], SHRA[0-10] */</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/PHY_PAGE_SHIFT" data-ref="_M/PHY_PAGE_SHIFT">PHY_PAGE_SHIFT</dfn>		5</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/PHY_REG" data-ref="_M/PHY_REG">PHY_REG</dfn>(page, reg)	(((page) &lt;&lt; PHY_PAGE_SHIFT) | \</u></td></tr>
<tr><th id="144">144</th><td><u>				 ((reg) &amp; MAX_PHY_REG_ADDRESS))</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/IGP3_KMRN_DIAG" data-ref="_M/IGP3_KMRN_DIAG">IGP3_KMRN_DIAG</dfn>	PHY_REG(770, 19) /* KMRN Diagnostic */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/IGP3_VR_CTRL" data-ref="_M/IGP3_VR_CTRL">IGP3_VR_CTRL</dfn>	PHY_REG(776, 18) /* Voltage Regulator Control */</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/IGP3_KMRN_DIAG_PCS_LOCK_LOSS" data-ref="_M/IGP3_KMRN_DIAG_PCS_LOCK_LOSS">IGP3_KMRN_DIAG_PCS_LOCK_LOSS</dfn>		0x0002</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/IGP3_VR_CTRL_DEV_POWERDOWN_MODE_MASK" data-ref="_M/IGP3_VR_CTRL_DEV_POWERDOWN_MODE_MASK">IGP3_VR_CTRL_DEV_POWERDOWN_MODE_MASK</dfn>	0x0300</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/IGP3_VR_CTRL_MODE_SHUTDOWN" data-ref="_M/IGP3_VR_CTRL_MODE_SHUTDOWN">IGP3_VR_CTRL_MODE_SHUTDOWN</dfn>		0x0200</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><i>/* PHY Wakeup Registers and defines */</i></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/BM_PORT_GEN_CFG" data-ref="_M/BM_PORT_GEN_CFG">BM_PORT_GEN_CFG</dfn>		PHY_REG(BM_PORT_CTRL_PAGE, 17)</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/BM_RCTL" data-ref="_M/BM_RCTL">BM_RCTL</dfn>			PHY_REG(BM_WUC_PAGE, 0)</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/BM_WUC" data-ref="_M/BM_WUC">BM_WUC</dfn>			PHY_REG(BM_WUC_PAGE, 1)</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/BM_WUFC" data-ref="_M/BM_WUFC">BM_WUFC</dfn>			PHY_REG(BM_WUC_PAGE, 2)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/BM_WUS" data-ref="_M/BM_WUS">BM_WUS</dfn>			PHY_REG(BM_WUC_PAGE, 3)</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/BM_RAR_L" data-ref="_M/BM_RAR_L">BM_RAR_L</dfn>(_i)		(BM_PHY_REG(BM_WUC_PAGE, 16 + ((_i) &lt;&lt; 2)))</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/BM_RAR_M" data-ref="_M/BM_RAR_M">BM_RAR_M</dfn>(_i)		(BM_PHY_REG(BM_WUC_PAGE, 17 + ((_i) &lt;&lt; 2)))</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/BM_RAR_H" data-ref="_M/BM_RAR_H">BM_RAR_H</dfn>(_i)		(BM_PHY_REG(BM_WUC_PAGE, 18 + ((_i) &lt;&lt; 2)))</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/BM_RAR_CTRL" data-ref="_M/BM_RAR_CTRL">BM_RAR_CTRL</dfn>(_i)		(BM_PHY_REG(BM_WUC_PAGE, 19 + ((_i) &lt;&lt; 2)))</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/BM_MTA" data-ref="_M/BM_MTA">BM_MTA</dfn>(_i)		(BM_PHY_REG(BM_WUC_PAGE, 128 + ((_i) &lt;&lt; 1)))</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/BM_RCTL_UPE" data-ref="_M/BM_RCTL_UPE">BM_RCTL_UPE</dfn>		0x0001 /* Unicast Promiscuous Mode */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/BM_RCTL_MPE" data-ref="_M/BM_RCTL_MPE">BM_RCTL_MPE</dfn>		0x0002 /* Multicast Promiscuous Mode */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/BM_RCTL_MO_SHIFT" data-ref="_M/BM_RCTL_MO_SHIFT">BM_RCTL_MO_SHIFT</dfn>	3      /* Multicast Offset Shift */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/BM_RCTL_MO_MASK" data-ref="_M/BM_RCTL_MO_MASK">BM_RCTL_MO_MASK</dfn>		(3 &lt;&lt; 3) /* Multicast Offset Mask */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/BM_RCTL_BAM" data-ref="_M/BM_RCTL_BAM">BM_RCTL_BAM</dfn>		0x0020 /* Broadcast Accept Mode */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/BM_RCTL_PMCF" data-ref="_M/BM_RCTL_PMCF">BM_RCTL_PMCF</dfn>		0x0040 /* Pass MAC Control Frames */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/BM_RCTL_RFCE" data-ref="_M/BM_RCTL_RFCE">BM_RCTL_RFCE</dfn>		0x0080 /* Rx Flow Control Enable */</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/HV_LED_CONFIG" data-ref="_M/HV_LED_CONFIG">HV_LED_CONFIG</dfn>		PHY_REG(768, 30) /* LED Configuration */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/HV_MUX_DATA_CTRL" data-ref="_M/HV_MUX_DATA_CTRL">HV_MUX_DATA_CTRL</dfn>	PHY_REG(776, 16)</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/HV_MUX_DATA_CTRL_GEN_TO_MAC" data-ref="_M/HV_MUX_DATA_CTRL_GEN_TO_MAC">HV_MUX_DATA_CTRL_GEN_TO_MAC</dfn>	0x0400</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/HV_MUX_DATA_CTRL_FORCE_SPEED" data-ref="_M/HV_MUX_DATA_CTRL_FORCE_SPEED">HV_MUX_DATA_CTRL_FORCE_SPEED</dfn>	0x0004</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/HV_STATS_PAGE" data-ref="_M/HV_STATS_PAGE">HV_STATS_PAGE</dfn>	778</u></td></tr>
<tr><th id="177">177</th><td><i>/* Half-duplex collision counts */</i></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/HV_SCC_UPPER" data-ref="_M/HV_SCC_UPPER">HV_SCC_UPPER</dfn>	PHY_REG(HV_STATS_PAGE, 16) /* Single Collision */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/HV_SCC_LOWER" data-ref="_M/HV_SCC_LOWER">HV_SCC_LOWER</dfn>	PHY_REG(HV_STATS_PAGE, 17)</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/HV_ECOL_UPPER" data-ref="_M/HV_ECOL_UPPER">HV_ECOL_UPPER</dfn>	PHY_REG(HV_STATS_PAGE, 18) /* Excessive Coll. */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/HV_ECOL_LOWER" data-ref="_M/HV_ECOL_LOWER">HV_ECOL_LOWER</dfn>	PHY_REG(HV_STATS_PAGE, 19)</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/HV_MCC_UPPER" data-ref="_M/HV_MCC_UPPER">HV_MCC_UPPER</dfn>	PHY_REG(HV_STATS_PAGE, 20) /* Multiple Collision */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/HV_MCC_LOWER" data-ref="_M/HV_MCC_LOWER">HV_MCC_LOWER</dfn>	PHY_REG(HV_STATS_PAGE, 21)</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/HV_LATECOL_UPPER" data-ref="_M/HV_LATECOL_UPPER">HV_LATECOL_UPPER</dfn> PHY_REG(HV_STATS_PAGE, 23) /* Late Collision */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/HV_LATECOL_LOWER" data-ref="_M/HV_LATECOL_LOWER">HV_LATECOL_LOWER</dfn> PHY_REG(HV_STATS_PAGE, 24)</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/HV_COLC_UPPER" data-ref="_M/HV_COLC_UPPER">HV_COLC_UPPER</dfn>	PHY_REG(HV_STATS_PAGE, 25) /* Collision */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/HV_COLC_LOWER" data-ref="_M/HV_COLC_LOWER">HV_COLC_LOWER</dfn>	PHY_REG(HV_STATS_PAGE, 26)</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/HV_DC_UPPER" data-ref="_M/HV_DC_UPPER">HV_DC_UPPER</dfn>	PHY_REG(HV_STATS_PAGE, 27) /* Defer Count */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/HV_DC_LOWER" data-ref="_M/HV_DC_LOWER">HV_DC_LOWER</dfn>	PHY_REG(HV_STATS_PAGE, 28)</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/HV_TNCRS_UPPER" data-ref="_M/HV_TNCRS_UPPER">HV_TNCRS_UPPER</dfn>	PHY_REG(HV_STATS_PAGE, 29) /* Tx with no CRS */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/HV_TNCRS_LOWER" data-ref="_M/HV_TNCRS_LOWER">HV_TNCRS_LOWER</dfn>	PHY_REG(HV_STATS_PAGE, 30)</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTV_PCH" data-ref="_M/E1000_FCRTV_PCH">E1000_FCRTV_PCH</dfn>	0x05F40 /* PCH Flow Control Refresh Timer Value */</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_K1_CONFIG" data-ref="_M/E1000_NVM_K1_CONFIG">E1000_NVM_K1_CONFIG</dfn>	0x1B /* NVM K1 Config Word */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_K1_ENABLE" data-ref="_M/E1000_NVM_K1_ENABLE">E1000_NVM_K1_ENABLE</dfn>	0x1  /* NVM Enable K1 bit */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/K1_ENTRY_LATENCY" data-ref="_M/K1_ENTRY_LATENCY">K1_ENTRY_LATENCY</dfn>	0</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/K1_MIN_TIME" data-ref="_M/K1_MIN_TIME">K1_MIN_TIME</dfn>		1</u></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><i>/* SMBus Control Phy Register */</i></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/CV_SMB_CTRL" data-ref="_M/CV_SMB_CTRL">CV_SMB_CTRL</dfn>		PHY_REG(769, 23)</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/CV_SMB_CTRL_FORCE_SMBUS" data-ref="_M/CV_SMB_CTRL_FORCE_SMBUS">CV_SMB_CTRL_FORCE_SMBUS</dfn>	0x0001</u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><u>#<span data-ppcond="204">if</span> !defined(<span class="macro" data-ref="_M/EXTERNAL_RELEASE">EXTERNAL_RELEASE</span>) || defined(<a class="macro" href="e1000_osdep.h.html#137" data-ref="_M/ULP_SUPPORT">ULP_SUPPORT</a>)</u></td></tr>
<tr><th id="205">205</th><td><i>/* I218 Ultra Low Power Configuration 1 Register */</i></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1" data-ref="_M/I218_ULP_CONFIG1">I218_ULP_CONFIG1</dfn>		PHY_REG(779, 16)</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_START" data-ref="_M/I218_ULP_CONFIG1_START">I218_ULP_CONFIG1_START</dfn>		0x0001 /* Start auto ULP config */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_IND" data-ref="_M/I218_ULP_CONFIG1_IND">I218_ULP_CONFIG1_IND</dfn>		0x0004 /* Pwr up from ULP indication */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_STICKY_ULP" data-ref="_M/I218_ULP_CONFIG1_STICKY_ULP">I218_ULP_CONFIG1_STICKY_ULP</dfn>	0x0010 /* Set sticky ULP mode */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_INBAND_EXIT" data-ref="_M/I218_ULP_CONFIG1_INBAND_EXIT">I218_ULP_CONFIG1_INBAND_EXIT</dfn>	0x0020 /* Inband on ULP exit */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_WOL_HOST" data-ref="_M/I218_ULP_CONFIG1_WOL_HOST">I218_ULP_CONFIG1_WOL_HOST</dfn>	0x0040 /* WoL Host on ULP exit */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_RESET_TO_SMBUS" data-ref="_M/I218_ULP_CONFIG1_RESET_TO_SMBUS">I218_ULP_CONFIG1_RESET_TO_SMBUS</dfn>	0x0100 /* Reset to SMBus mode */</u></td></tr>
<tr><th id="213">213</th><td><i>/* enable ULP even if when phy powered down via lanphypc */</i></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_EN_ULP_LANPHYPC" data-ref="_M/I218_ULP_CONFIG1_EN_ULP_LANPHYPC">I218_ULP_CONFIG1_EN_ULP_LANPHYPC</dfn>	0x0400</u></td></tr>
<tr><th id="215">215</th><td><i>/* disable clear of sticky ULP on PERST */</i></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_DIS_CLR_STICKY_ON_PERST" data-ref="_M/I218_ULP_CONFIG1_DIS_CLR_STICKY_ON_PERST">I218_ULP_CONFIG1_DIS_CLR_STICKY_ON_PERST</dfn>	0x0800</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_DISABLE_SMB_PERST" data-ref="_M/I218_ULP_CONFIG1_DISABLE_SMB_PERST">I218_ULP_CONFIG1_DISABLE_SMB_PERST</dfn>	0x1000 /* Disable on PERST# */</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><u>#<span data-ppcond="204">endif</span> /* !EXTERNAL_RELEASE || ULP_SUPPORT */</u></td></tr>
<tr><th id="220">220</th><td><i>/* SMBus Address Phy Register */</i></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/HV_SMB_ADDR" data-ref="_M/HV_SMB_ADDR">HV_SMB_ADDR</dfn>		PHY_REG(768, 26)</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/HV_SMB_ADDR_MASK" data-ref="_M/HV_SMB_ADDR_MASK">HV_SMB_ADDR_MASK</dfn>	0x007F</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/HV_SMB_ADDR_PEC_EN" data-ref="_M/HV_SMB_ADDR_PEC_EN">HV_SMB_ADDR_PEC_EN</dfn>	0x0200</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/HV_SMB_ADDR_VALID" data-ref="_M/HV_SMB_ADDR_VALID">HV_SMB_ADDR_VALID</dfn>	0x0080</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/HV_SMB_ADDR_FREQ_MASK" data-ref="_M/HV_SMB_ADDR_FREQ_MASK">HV_SMB_ADDR_FREQ_MASK</dfn>		0x1100</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/HV_SMB_ADDR_FREQ_LOW_SHIFT" data-ref="_M/HV_SMB_ADDR_FREQ_LOW_SHIFT">HV_SMB_ADDR_FREQ_LOW_SHIFT</dfn>	8</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/HV_SMB_ADDR_FREQ_HIGH_SHIFT" data-ref="_M/HV_SMB_ADDR_FREQ_HIGH_SHIFT">HV_SMB_ADDR_FREQ_HIGH_SHIFT</dfn>	12</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><i>/* Strapping Option Register - RO */</i></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/E1000_STRAP" data-ref="_M/E1000_STRAP">E1000_STRAP</dfn>			0x0000C</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/E1000_STRAP_SMBUS_ADDRESS_MASK" data-ref="_M/E1000_STRAP_SMBUS_ADDRESS_MASK">E1000_STRAP_SMBUS_ADDRESS_MASK</dfn>	0x00FE0000</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/E1000_STRAP_SMBUS_ADDRESS_SHIFT" data-ref="_M/E1000_STRAP_SMBUS_ADDRESS_SHIFT">E1000_STRAP_SMBUS_ADDRESS_SHIFT</dfn>	17</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/E1000_STRAP_SMT_FREQ_MASK" data-ref="_M/E1000_STRAP_SMT_FREQ_MASK">E1000_STRAP_SMT_FREQ_MASK</dfn>	0x00003000</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/E1000_STRAP_SMT_FREQ_SHIFT" data-ref="_M/E1000_STRAP_SMT_FREQ_SHIFT">E1000_STRAP_SMT_FREQ_SHIFT</dfn>	12</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i>/* OEM Bits Phy Register */</i></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/HV_OEM_BITS" data-ref="_M/HV_OEM_BITS">HV_OEM_BITS</dfn>		PHY_REG(768, 25)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/HV_OEM_BITS_LPLU" data-ref="_M/HV_OEM_BITS_LPLU">HV_OEM_BITS_LPLU</dfn>	0x0004 /* Low Power Link Up */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/HV_OEM_BITS_GBE_DIS" data-ref="_M/HV_OEM_BITS_GBE_DIS">HV_OEM_BITS_GBE_DIS</dfn>	0x0040 /* Gigabit Disable */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/HV_OEM_BITS_RESTART_AN" data-ref="_M/HV_OEM_BITS_RESTART_AN">HV_OEM_BITS_RESTART_AN</dfn>	0x0400 /* Restart Auto-negotiation */</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><i>/* KMRN Mode Control */</i></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/HV_KMRN_MODE_CTRL" data-ref="_M/HV_KMRN_MODE_CTRL">HV_KMRN_MODE_CTRL</dfn>	PHY_REG(769, 16)</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/HV_KMRN_MDIO_SLOW" data-ref="_M/HV_KMRN_MDIO_SLOW">HV_KMRN_MDIO_SLOW</dfn>	0x0400</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><i>/* KMRN FIFO Control and Status */</i></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/HV_KMRN_FIFO_CTRLSTA" data-ref="_M/HV_KMRN_FIFO_CTRLSTA">HV_KMRN_FIFO_CTRLSTA</dfn>			PHY_REG(770, 16)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/HV_KMRN_FIFO_CTRLSTA_PREAMBLE_MASK" data-ref="_M/HV_KMRN_FIFO_CTRLSTA_PREAMBLE_MASK">HV_KMRN_FIFO_CTRLSTA_PREAMBLE_MASK</dfn>	0x7000</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/HV_KMRN_FIFO_CTRLSTA_PREAMBLE_SHIFT" data-ref="_M/HV_KMRN_FIFO_CTRLSTA_PREAMBLE_SHIFT">HV_KMRN_FIFO_CTRLSTA_PREAMBLE_SHIFT</dfn>	12</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><i>/* PHY Power Management Control */</i></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/HV_PM_CTRL" data-ref="_M/HV_PM_CTRL">HV_PM_CTRL</dfn>		PHY_REG(770, 17)</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/HV_PM_CTRL_K1_CLK_REQ" data-ref="_M/HV_PM_CTRL_K1_CLK_REQ">HV_PM_CTRL_K1_CLK_REQ</dfn>		0x200</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/HV_PM_CTRL_K1_ENABLE" data-ref="_M/HV_PM_CTRL_K1_ENABLE">HV_PM_CTRL_K1_ENABLE</dfn>		0x4000</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/I217_PLL_CLOCK_GATE_REG" data-ref="_M/I217_PLL_CLOCK_GATE_REG">I217_PLL_CLOCK_GATE_REG</dfn>	PHY_REG(772, 28)</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/I217_PLL_CLOCK_GATE_MASK" data-ref="_M/I217_PLL_CLOCK_GATE_MASK">I217_PLL_CLOCK_GATE_MASK</dfn>	0x07FF</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/SW_FLAG_TIMEOUT" data-ref="_M/SW_FLAG_TIMEOUT">SW_FLAG_TIMEOUT</dfn>		1000 /* SW Semaphore flag timeout in ms */</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><i>/* Inband Control */</i></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/I217_INBAND_CTRL" data-ref="_M/I217_INBAND_CTRL">I217_INBAND_CTRL</dfn>				PHY_REG(770, 18)</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_MASK" data-ref="_M/I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_MASK">I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_MASK</dfn>	0x3F00</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_SHIFT" data-ref="_M/I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_SHIFT">I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/* Low Power Idle GPIO Control */</i></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/I217_LPI_GPIO_CTRL" data-ref="_M/I217_LPI_GPIO_CTRL">I217_LPI_GPIO_CTRL</dfn>			PHY_REG(772, 18)</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/I217_LPI_GPIO_CTRL_AUTO_EN_LPI" data-ref="_M/I217_LPI_GPIO_CTRL_AUTO_EN_LPI">I217_LPI_GPIO_CTRL_AUTO_EN_LPI</dfn>		0x0800</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i>/* PHY Low Power Idle Control */</i></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/I82579_LPI_CTRL" data-ref="_M/I82579_LPI_CTRL">I82579_LPI_CTRL</dfn>				PHY_REG(772, 20)</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/I82579_LPI_CTRL_100_ENABLE" data-ref="_M/I82579_LPI_CTRL_100_ENABLE">I82579_LPI_CTRL_100_ENABLE</dfn>		0x2000</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/I82579_LPI_CTRL_1000_ENABLE" data-ref="_M/I82579_LPI_CTRL_1000_ENABLE">I82579_LPI_CTRL_1000_ENABLE</dfn>		0x4000</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/I82579_LPI_CTRL_ENABLE_MASK" data-ref="_M/I82579_LPI_CTRL_ENABLE_MASK">I82579_LPI_CTRL_ENABLE_MASK</dfn>		0x6000</u></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><i>/* 82579 DFT Control */</i></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/I82579_DFT_CTRL" data-ref="_M/I82579_DFT_CTRL">I82579_DFT_CTRL</dfn>			PHY_REG(769, 20)</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/I82579_DFT_CTRL_GATE_PHY_RESET" data-ref="_M/I82579_DFT_CTRL_GATE_PHY_RESET">I82579_DFT_CTRL_GATE_PHY_RESET</dfn>	0x0040 /* Gate PHY Reset on MAC Reset */</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i>/* Extended Management Interface (EMI) Registers */</i></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/I82579_EMI_ADDR" data-ref="_M/I82579_EMI_ADDR">I82579_EMI_ADDR</dfn>		0x10</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/I82579_EMI_DATA" data-ref="_M/I82579_EMI_DATA">I82579_EMI_DATA</dfn>		0x11</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/I82579_LPI_UPDATE_TIMER" data-ref="_M/I82579_LPI_UPDATE_TIMER">I82579_LPI_UPDATE_TIMER</dfn>	0x4805 /* in 40ns units + 40 ns base value */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/I82579_MSE_THRESHOLD" data-ref="_M/I82579_MSE_THRESHOLD">I82579_MSE_THRESHOLD</dfn>	0x084F /* 82579 Mean Square Error Threshold */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/I82577_MSE_THRESHOLD" data-ref="_M/I82577_MSE_THRESHOLD">I82577_MSE_THRESHOLD</dfn>	0x0887 /* 82577 Mean Square Error Threshold */</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/I82579_MSE_LINK_DOWN" data-ref="_M/I82579_MSE_LINK_DOWN">I82579_MSE_LINK_DOWN</dfn>	0x2411 /* MSE count before dropping link */</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/I82579_RX_CONFIG" data-ref="_M/I82579_RX_CONFIG">I82579_RX_CONFIG</dfn>		0x3412 /* Receive configuration */</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/I82579_LPI_PLL_SHUT" data-ref="_M/I82579_LPI_PLL_SHUT">I82579_LPI_PLL_SHUT</dfn>		0x4412 /* LPI PLL Shut Enable */</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/I82579_EEE_PCS_STATUS" data-ref="_M/I82579_EEE_PCS_STATUS">I82579_EEE_PCS_STATUS</dfn>		0x182E	/* IEEE MMD Register 3.1 &gt;&gt; 8 */</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/I82579_EEE_CAPABILITY" data-ref="_M/I82579_EEE_CAPABILITY">I82579_EEE_CAPABILITY</dfn>		0x0410 /* IEEE MMD Register 3.20 */</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/I82579_EEE_ADVERTISEMENT" data-ref="_M/I82579_EEE_ADVERTISEMENT">I82579_EEE_ADVERTISEMENT</dfn>	0x040E /* IEEE MMD Register 7.60 */</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/I82579_EEE_LP_ABILITY" data-ref="_M/I82579_EEE_LP_ABILITY">I82579_EEE_LP_ABILITY</dfn>		0x040F /* IEEE MMD Register 7.61 */</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/I82579_EEE_100_SUPPORTED" data-ref="_M/I82579_EEE_100_SUPPORTED">I82579_EEE_100_SUPPORTED</dfn>	(1 &lt;&lt; 1) /* 100BaseTx EEE */</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/I82579_EEE_1000_SUPPORTED" data-ref="_M/I82579_EEE_1000_SUPPORTED">I82579_EEE_1000_SUPPORTED</dfn>	(1 &lt;&lt; 2) /* 1000BaseTx EEE */</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/I82579_LPI_100_PLL_SHUT" data-ref="_M/I82579_LPI_100_PLL_SHUT">I82579_LPI_100_PLL_SHUT</dfn>	(1 &lt;&lt; 2) /* 100M LPI PLL Shut Enabled */</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/I217_EEE_PCS_STATUS" data-ref="_M/I217_EEE_PCS_STATUS">I217_EEE_PCS_STATUS</dfn>	0x9401   /* IEEE MMD Register 3.1 */</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/I217_EEE_CAPABILITY" data-ref="_M/I217_EEE_CAPABILITY">I217_EEE_CAPABILITY</dfn>	0x8000   /* IEEE MMD Register 3.20 */</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/I217_EEE_ADVERTISEMENT" data-ref="_M/I217_EEE_ADVERTISEMENT">I217_EEE_ADVERTISEMENT</dfn>	0x8001   /* IEEE MMD Register 7.60 */</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/I217_EEE_LP_ABILITY" data-ref="_M/I217_EEE_LP_ABILITY">I217_EEE_LP_ABILITY</dfn>	0x8002   /* IEEE MMD Register 7.61 */</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/I217_RX_CONFIG" data-ref="_M/I217_RX_CONFIG">I217_RX_CONFIG</dfn>		0xB20C /* Receive configuration */</u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_RX_LPI_RCVD" data-ref="_M/E1000_EEE_RX_LPI_RCVD">E1000_EEE_RX_LPI_RCVD</dfn>	0x0400	/* Tx LP idle received */</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_TX_LPI_RCVD" data-ref="_M/E1000_EEE_TX_LPI_RCVD">E1000_EEE_TX_LPI_RCVD</dfn>	0x0800	/* Rx LP idle received */</u></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><i>/* Intel Rapid Start Technology Support */</i></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/I217_PROXY_CTRL" data-ref="_M/I217_PROXY_CTRL">I217_PROXY_CTRL</dfn>		BM_PHY_REG(BM_WUC_PAGE, 70)</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/I217_PROXY_CTRL_AUTO_DISABLE" data-ref="_M/I217_PROXY_CTRL_AUTO_DISABLE">I217_PROXY_CTRL_AUTO_DISABLE</dfn>	0x0080</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/I217_SxCTRL" data-ref="_M/I217_SxCTRL">I217_SxCTRL</dfn>			PHY_REG(BM_PORT_CTRL_PAGE, 28)</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/I217_SxCTRL_ENABLE_LPI_RESET" data-ref="_M/I217_SxCTRL_ENABLE_LPI_RESET">I217_SxCTRL_ENABLE_LPI_RESET</dfn>	0x1000</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/I217_CGFREG" data-ref="_M/I217_CGFREG">I217_CGFREG</dfn>			PHY_REG(772, 29)</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/I217_CGFREG_ENABLE_MTA_RESET" data-ref="_M/I217_CGFREG_ENABLE_MTA_RESET">I217_CGFREG_ENABLE_MTA_RESET</dfn>	0x0002</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/I217_MEMPWR" data-ref="_M/I217_MEMPWR">I217_MEMPWR</dfn>			PHY_REG(772, 26)</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/I217_MEMPWR_DISABLE_SMB_RELEASE" data-ref="_M/I217_MEMPWR_DISABLE_SMB_RELEASE">I217_MEMPWR_DISABLE_SMB_RELEASE</dfn>	0x0010</u></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><i>/* Receive Address Initial CRC Calculation */</i></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/E1000_PCH_RAICC" data-ref="_M/E1000_PCH_RAICC">E1000_PCH_RAICC</dfn>(_n)	(0x05F50 + ((_n) * 4))</u></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><u>#<span data-ppcond="318">if</span> defined(<span class="macro" data-ref="_M/QV_RELEASE">QV_RELEASE</span>) || !defined(<span class="macro" data-ref="_M/NO_PCH_LPT_B0_SUPPORT">NO_PCH_LPT_B0_SUPPORT</span>)</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/E1000_PCI_REVISION_ID_REG" data-ref="_M/E1000_PCI_REVISION_ID_REG">E1000_PCI_REVISION_ID_REG</dfn>	0x08</u></td></tr>
<tr><th id="320">320</th><td><u>#<span data-ppcond="318">endif</span> /* defined(QV_RELEASE) || !defined(NO_PCH_LPT_B0_SUPPORT) */</u></td></tr>
<tr><th id="321">321</th><td><em>void</em> <dfn class="decl fn" id="e1000_set_kmrn_lock_loss_workaround_ich8lan" title='e1000_set_kmrn_lock_loss_workaround_ich8lan' data-ref="e1000_set_kmrn_lock_loss_workaround_ich8lan">e1000_set_kmrn_lock_loss_workaround_ich8lan</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col8 decl" id="338hw" title='hw' data-type='struct e1000_hw *' data-ref="338hw">hw</dfn>,</td></tr>
<tr><th id="322">322</th><td>						 <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col9 decl" id="339state" title='state' data-type='bool' data-ref="339state">state</dfn>);</td></tr>
<tr><th id="323">323</th><td><em>void</em> <dfn class="decl fn" id="e1000_igp3_phy_powerdown_workaround_ich8lan" title='e1000_igp3_phy_powerdown_workaround_ich8lan' data-ref="e1000_igp3_phy_powerdown_workaround_ich8lan">e1000_igp3_phy_powerdown_workaround_ich8lan</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col0 decl" id="340hw" title='hw' data-type='struct e1000_hw *' data-ref="340hw">hw</dfn>);</td></tr>
<tr><th id="324">324</th><td><em>void</em> <dfn class="decl fn" id="e1000_gig_downshift_workaround_ich8lan" title='e1000_gig_downshift_workaround_ich8lan' data-ref="e1000_gig_downshift_workaround_ich8lan">e1000_gig_downshift_workaround_ich8lan</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col1 decl" id="341hw" title='hw' data-type='struct e1000_hw *' data-ref="341hw">hw</dfn>);</td></tr>
<tr><th id="325">325</th><td><em>void</em> <dfn class="decl fn" id="e1000_suspend_workarounds_ich8lan" title='e1000_suspend_workarounds_ich8lan' data-ref="e1000_suspend_workarounds_ich8lan">e1000_suspend_workarounds_ich8lan</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col2 decl" id="342hw" title='hw' data-type='struct e1000_hw *' data-ref="342hw">hw</dfn>);</td></tr>
<tr><th id="326">326</th><td><a class="typedef" href="e1000_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl fn" id="e1000_resume_workarounds_pchlan" title='e1000_resume_workarounds_pchlan' data-ref="e1000_resume_workarounds_pchlan">e1000_resume_workarounds_pchlan</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col3 decl" id="343hw" title='hw' data-type='struct e1000_hw *' data-ref="343hw">hw</dfn>);</td></tr>
<tr><th id="327">327</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_configure_k1_ich8lan" title='e1000_configure_k1_ich8lan' data-ref="e1000_configure_k1_ich8lan">e1000_configure_k1_ich8lan</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col4 decl" id="344hw" title='hw' data-type='struct e1000_hw *' data-ref="344hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col5 decl" id="345k1_enable" title='k1_enable' data-type='bool' data-ref="345k1_enable">k1_enable</dfn>);</td></tr>
<tr><th id="328">328</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_configure_k0s_lpt" title='e1000_configure_k0s_lpt' data-ref="e1000_configure_k0s_lpt">e1000_configure_k0s_lpt</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col6 decl" id="346hw" title='hw' data-type='struct e1000_hw *' data-ref="346hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col7 decl" id="347entry_latency" title='entry_latency' data-type='u8' data-ref="347entry_latency">entry_latency</dfn>, <a class="typedef" href="e1000_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col8 decl" id="348min_time" title='min_time' data-type='u8' data-ref="348min_time">min_time</dfn>);</td></tr>
<tr><th id="329">329</th><td><em>void</em> <dfn class="decl fn" id="e1000_copy_rx_addrs_to_phy_ich8lan" title='e1000_copy_rx_addrs_to_phy_ich8lan' data-ref="e1000_copy_rx_addrs_to_phy_ich8lan">e1000_copy_rx_addrs_to_phy_ich8lan</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col9 decl" id="349hw" title='hw' data-type='struct e1000_hw *' data-ref="349hw">hw</dfn>);</td></tr>
<tr><th id="330">330</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_lv_jumbo_workaround_ich8lan" title='e1000_lv_jumbo_workaround_ich8lan' data-ref="e1000_lv_jumbo_workaround_ich8lan">e1000_lv_jumbo_workaround_ich8lan</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col0 decl" id="350hw" title='hw' data-type='struct e1000_hw *' data-ref="350hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col1 decl" id="351enable" title='enable' data-type='bool' data-ref="351enable">enable</dfn>);</td></tr>
<tr><th id="331">331</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_read_emi_reg_locked" title='e1000_read_emi_reg_locked' data-ref="e1000_read_emi_reg_locked">e1000_read_emi_reg_locked</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col2 decl" id="352hw" title='hw' data-type='struct e1000_hw *' data-ref="352hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="local col3 decl" id="353addr" title='addr' data-type='u16' data-ref="353addr">addr</dfn>, <a class="typedef" href="e1000_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col4 decl" id="354data" title='data' data-type='u16 *' data-ref="354data">data</dfn>);</td></tr>
<tr><th id="332">332</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_write_emi_reg_locked" title='e1000_write_emi_reg_locked' data-ref="e1000_write_emi_reg_locked">e1000_write_emi_reg_locked</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col5 decl" id="355hw" title='hw' data-type='struct e1000_hw *' data-ref="355hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="local col6 decl" id="356addr" title='addr' data-type='u16' data-ref="356addr">addr</dfn>, <a class="typedef" href="e1000_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="local col7 decl" id="357data" title='data' data-type='u16' data-ref="357data">data</dfn>);</td></tr>
<tr><th id="333">333</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_set_eee_pchlan" title='e1000_set_eee_pchlan' data-ref="e1000_set_eee_pchlan">e1000_set_eee_pchlan</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col8 decl" id="358hw" title='hw' data-type='struct e1000_hw *' data-ref="358hw">hw</dfn>);</td></tr>
<tr><th id="334">334</th><td><u>#<span data-ppcond="334">ifdef</span> <a class="macro" href="e1000_osdep.h.html#137" data-ref="_M/ULP_SUPPORT">ULP_SUPPORT</a></u></td></tr>
<tr><th id="335">335</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_enable_ulp_lpt_lp" title='e1000_enable_ulp_lpt_lp' data-ref="e1000_enable_ulp_lpt_lp">e1000_enable_ulp_lpt_lp</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col9 decl" id="359hw" title='hw' data-type='struct e1000_hw *' data-ref="359hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col0 decl" id="360to_sx" title='to_sx' data-type='bool' data-ref="360to_sx">to_sx</dfn>);</td></tr>
<tr><th id="336">336</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_disable_ulp_lpt_lp" title='e1000_disable_ulp_lpt_lp' data-ref="e1000_disable_ulp_lpt_lp">e1000_disable_ulp_lpt_lp</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col1 decl" id="361hw" title='hw' data-type='struct e1000_hw *' data-ref="361hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col2 decl" id="362force" title='force' data-type='bool' data-ref="362force">force</dfn>);</td></tr>
<tr><th id="337">337</th><td><u>#<span data-ppcond="334">endif</span> /* ULP_SUPPORT */</u></td></tr>
<tr><th id="338">338</th><td><u>#<span data-ppcond="34">endif</span> /* _E1000_ICH8LAN_H_ */</u></td></tr>
<tr><th id="339">339</th><td><em>void</em> <dfn class="decl fn" id="e1000_demote_ltr" title='e1000_demote_ltr' data-ref="e1000_demote_ltr">e1000_demote_ltr</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col3 decl" id="363hw" title='hw' data-type='struct e1000_hw *' data-ref="363hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col4 decl" id="364demote" title='demote' data-type='bool' data-ref="364demote">demote</dfn>, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col5 decl" id="365link" title='link' data-type='bool' data-ref="365link">link</dfn>);</td></tr>
<tr><th id="340">340</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='e1000_80003es2lan.c.html'>dpdk_1805/drivers/net/e1000/base/e1000_80003es2lan.c</a><br/>Generated on <em>2018-Aug-19</em> from project dpdk_1805 revision <em>dpdk_1805</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
