;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB 13, @10
	CMP @327, 166
	SUB 1, 0
	ADD -30, 9
	ADD -30, 9
	SUB @121, 166
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	SUB @-21, 103
	CMP 12, @10
	MOV -1, <-20
	MOV -7, <-20
	SUB #72, @200
	SPL 0, <702
	MOV @-7, <-20
	ADD #270, <1
	SUB #72, @200
	SUB @121, 106
	SUB @121, 106
	MOV -1, <-20
	SUB @127, 106
	SUB 13, @10
	SUB @121, 106
	SUB 1, 22
	MOV #-72, @-201
	SUB 12, @10
	MOV -7, <-20
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	DJN -1, @320
	SUB @-127, 100
	MOV -1, <-20
	SUB @121, 103
	ADD @1, 0
	SUB 1, 22
	MOV -1, <-20
	CMP 1, 22
	ADD @1, 0
	SUB 0, @2
	SUB -207, <-120
	DJN -1, @320
	DJN -1, @320
	SUB <0, @32
	MOV -1, <-20
	MOV -7, <-20
