// Seed: 1925418687
module module_0 #(
    parameter id_5 = 32'd50
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_5 = 1;
  always @(negedge "") id_4[id_5] <= id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout logic [7:0] id_8;
  inout wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_7,
      id_8
  );
  output wire id_5;
  input logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
