// Seed: 3953767730
module module_0 (
    output wire id_0,
    output wor id_1,
    input tri0 id_2,
    output wand id_3,
    input tri0 id_4,
    input wand id_5,
    input tri0 id_6,
    id_13,
    output uwire id_7,
    input supply1 id_8,
    output tri1 id_9,
    output uwire id_10,
    input tri id_11
);
  wire id_14, id_15;
  assign module_1.type_42 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri1 id_3,
    input wire id_4,
    input supply1 id_5,
    output tri id_6,
    input tri0 id_7,
    input uwire id_8,
    output wor id_9,
    input uwire id_10,
    input wire id_11,
    input tri id_12,
    input wand id_13,
    input tri0 id_14,
    input wand id_15,
    input wor id_16,
    input wor id_17,
    output supply1 id_18,
    input tri0 id_19,
    input wor id_20,
    input tri id_21,
    output supply1 id_22,
    output uwire id_23,
    input wor id_24,
    input tri1 id_25,
    output wand id_26,
    input uwire id_27,
    input tri1 id_28,
    output supply1 id_29,
    input wand id_30,
    input wor id_31,
    input supply0 id_32,
    id_35,
    output wand id_33
);
  assign id_6 = -1'b0;
  wor id_36 = -1;
  assign id_22 = -1;
  id_37(
      ~id_35
  );
  module_0 modCall_1 (
      id_18,
      id_6,
      id_24,
      id_23,
      id_14,
      id_13,
      id_10,
      id_18,
      id_30,
      id_26,
      id_26,
      id_12
  );
  wire id_38;
  assign id_18 = 1'b0;
endmodule
