==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.611 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:24:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:24:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:25:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:25:50
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:25:54
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/data_mover_s2mm.cpp
WARNING: [HLS 207-5301] unused parameter 'buffer_end_address': src/data_mover_s2mm.cpp:52:106
WARNING: [HLS 207-5301] unused parameter 'invert_Y': src/data_mover_s2mm.cpp:52:156
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.85 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.97 seconds; current allocated memory: 192.874 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int)' (src/data_mover_s2mm.cpp:34:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_56_1'(src/data_mover_s2mm.cpp:56:19) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:56:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.97 seconds; current allocated memory: 195.036 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 195.038 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 202.536 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 211.957 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_1' (src/data_mover_s2mm.cpp:40) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_2' (src/data_mover_s2mm.cpp:44) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:23)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:23:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer4'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 243.554 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:23:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer4 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.62 seconds; current allocated memory: 301.815 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 302.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 302.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 302.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 304.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 305.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 305.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 305.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 305.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 305.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 305.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 306.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 306.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 306.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 306.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 307.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'axi_buffer_elt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 309.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 311.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 312.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'DataMoverUnit_s2mm_32bits/invert_Y' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 313.831 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'image_w_c1_U(DataMoverUnit_s2mm_32bits_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_buffer_out_c2_U(DataMoverUnit_s2mm_32bits_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i_c3_U(DataMoverUnit_s2mm_32bits_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'image_w_c_U(DataMoverUnit_s2mm_32bits_fifo_w31_d3_S)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.611 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:24:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:24:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:25:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:25:50
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:25:54
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/data_mover_s2mm.cpp
WARNING: [HLS 207-5301] unused parameter 'buffer_end_address': src/data_mover_s2mm.cpp:52:106
WARNING: [HLS 207-5301] unused parameter 'invert_Y': src/data_mover_s2mm.cpp:52:156
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.73 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.51 seconds; current allocated memory: 192.874 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int)' (src/data_mover_s2mm.cpp:34:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_55_1'(src/data_mover_s2mm.cpp:55:19) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:55:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.81 seconds; current allocated memory: 195.036 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.038 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 202.537 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 211.957 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_1' (src/data_mover_s2mm.cpp:40) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_2' (src/data_mover_s2mm.cpp:44) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:23)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:23:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer4'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 243.554 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:23:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer4 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.61 seconds; current allocated memory: 301.813 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 302.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 302.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 302.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 304.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 304.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 305.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 305.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 305.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 305.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 305.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 305.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 306.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 306.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 306.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 306.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 307.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'axi_buffer_elt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 309.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 311.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 312.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'DataMoverUnit_s2mm_32bits/invert_Y' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 313.829 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'image_w_c1_U(DataMoverUnit_s2mm_32bits_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_buffer_out_c2_U(DataMoverUnit_s2mm_32bits_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i_c3_U(DataMoverUnit_s2mm_32bits_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'image_w_c_U(DataMoverUnit_s2mm_32bits_fifo_w31_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_buffer_out_c_U(DataMoverUnit_s2mm_32bits_fifo_w64_d3_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.638 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:58
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.79 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.56 seconds; current allocated memory: 192.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int)' (src/data_mover_s2mm.cpp:32:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.79 seconds; current allocated memory: 195.025 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.027 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 202.819 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 212.636 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_38_1' (src/data_mover_s2mm.cpp:38) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_2' (src/data_mover_s2mm.cpp:42) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:21)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:21:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer6'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 244.419 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'MM_video_out' (src/data_mover_s2mm.cpp:21:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:21:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer6 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.69 seconds; current allocated memory: 303.312 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 304.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 306.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 306.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 306.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 307.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 307.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 308.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 308.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 309.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'axi_buffer_elt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 310.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 311.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 313.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 314.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 316.238 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'image_w_c1_U(DataMoverUnit_s2mm_32bits_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_buffer_out_c2_U(DataMoverUnit_s2mm_32bits_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i_c3_U(DataMoverUnit_s2mm_32bits_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'image_h_c4_U(DataMoverUnit_s2mm_32bits_fifo_w23_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'invert_Y_c5_U(DataMoverUnit_s2mm_32bits_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'image_w_c_U(DataMoverUnit_s2mm_32bits_fifo_w31_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_buffer_out_c_U(DataMoverUnit_s2mm_32bits_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i_c_U(DataMoverUnit_s2mm_32bits_fifo_w23_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'image_h_c_U(DataMoverUnit_s2mm_32bits_fifo_w23_d3_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.638 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:58
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.74 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.52 seconds; current allocated memory: 192.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:33:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.7 seconds; current allocated memory: 195.025 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.027 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 202.865 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 212.672 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_1' (src/data_mover_s2mm.cpp:43) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_2' (src/data_mover_s2mm.cpp:47) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:21)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:21:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 244.456 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'MM_video_out' (src/data_mover_s2mm.cpp:21:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:21:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.69 seconds; current allocated memory: 303.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 304.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 306.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 306.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 306.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 307.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 308.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 308.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 309.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'axi_buffer_elt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 310.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 312.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 314.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 315.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 316.938 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'image_w_c1_U(DataMoverUnit_s2mm_32bits_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'invert_X_c_U(DataMoverUnit_s2mm_32bits_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_buffer_out_c2_U(DataMoverUnit_s2mm_32bits_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i_c3_U(DataMoverUnit_s2mm_32bits_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'image_h_c4_U(DataMoverUnit_s2mm_32bits_fifo_w23_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'invert_Y_c5_U(DataMoverUnit_s2mm_32bits_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'image_w_c_U(DataMoverUnit_s2mm_32bits_fifo_w31_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_buffer_out_c_U(DataMoverUnit_s2mm_32bits_fifo_w64_d3_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.639 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:58
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.74 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.52 seconds; current allocated memory: 192.927 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:33:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.75 seconds; current allocated memory: 195.043 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.045 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 202.853 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 212.678 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_1' (src/data_mover_s2mm.cpp:43) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_2' (src/data_mover_s2mm.cpp:47) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:21)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:21:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 244.474 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'MM_video_out' (src/data_mover_s2mm.cpp:21:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:21:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.75 seconds; current allocated memory: 303.492 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 304.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 306.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 306.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 307.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 307.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 308.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 308.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 309.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'axi_buffer_elt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 310.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 312.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 314.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 315.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 316.955 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'image_w_c1_U(DataMoverUnit_s2mm_32bits_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'invert_X_c_U(DataMoverUnit_s2mm_32bits_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_buffer_out_c2_U(DataMoverUnit_s2mm_32bits_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i_c3_U(DataMoverUnit_s2mm_32bits_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'image_h_c4_U(DataMoverUnit_s2mm_32bits_fifo_w22_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'invert_Y_c5_U(DataMoverUnit_s2mm_32bits_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'image_w_c_U(DataMoverUnit_s2mm_32bits_fifo_w31_d3_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.877 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:58
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.01 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.17 seconds; current allocated memory: 193.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:33:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.94 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.4 seconds; current allocated memory: 195.421 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 203.258 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 213.071 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_1' (src/data_mover_s2mm.cpp:43) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_2' (src/data_mover_s2mm.cpp:47) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:21)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:21:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 244.849 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:21:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.81 seconds; current allocated memory: 303.802 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 304.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 305.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 307.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 307.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 307.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 308.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 308.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 308.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 308.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 308.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 309.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 310.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'axi_buffer_elt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 311.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 312.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 314.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 316.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 317.429 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'image_w_c1_U(DataMoverUnit_s2mm_32bits_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'invert_X_c_U(DataMoverUnit_s2mm_32bits_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_buffer_out_c2_U(DataMoverUnit_s2mm_32bits_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i_c3_U(DataMoverUnit_s2mm_32bits_fifo_w31_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.930 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:20:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:58
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.7 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.09 seconds; current allocated memory: 193.246 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:32:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.63 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.09 seconds; current allocated memory: 195.452 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.453 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 203.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 213.098 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_42_1' (src/data_mover_s2mm.cpp:42) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_46_2' (src/data_mover_s2mm.cpp:46) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:20)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:20:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 244.873 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:20:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.73 seconds; current allocated memory: 303.856 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 304.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 305.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 307.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 307.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_57_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 308.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 308.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 308.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 309.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 310.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'axi_buffer_elt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 311.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 312.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 314.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 316.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 317.508 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'image_w_c1_U(DataMoverUnit_s2mm_32bits_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'invert_X_c_U(DataMoverUnit_s2mm_32bits_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_buffer_out_c2_U(DataMoverUnit_s2mm_32bits_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i_c3_U(DataMoverUnit_s2mm_32bits_fifo_w31_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.921 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:20:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:58
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/data_mover_s2mm.cpp
WARNING: [HLS 207-5301] unused parameter 'max_burst_index': src/data_mover_s2mm.cpp:54:106
WARNING: [HLS 207-5301] unused parameter 'invert_Y': src/data_mover_s2mm.cpp:54:153
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.54 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.25 seconds; current allocated memory: 209.248 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:32:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_57_1'(src/data_mover_s2mm.cpp:57:19) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:57:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.71 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.18 seconds; current allocated memory: 211.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.475 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 219.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 229.077 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_42_1' (src/data_mover_s2mm.cpp:42) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_46_2' (src/data_mover_s2mm.cpp:46) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:20)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:20:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer6'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 260.851 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:20:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer6 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.69 seconds; current allocated memory: 319.470 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 320.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 320.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 320.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 322.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 322.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_57_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 322.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 323.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 323.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 323.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 323.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 324.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 324.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 324.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 325.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'axi_buffer_elt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 326.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 327.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 329.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 330.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'DataMoverUnit_s2mm_32bits/invert_Y' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 332.097 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.920 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:20:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:58
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/data_mover_s2mm.cpp
WARNING: [HLS 207-5301] unused parameter 'invert_X': src/data_mover_s2mm.cpp:26:107
WARNING: [HLS 207-5301] unused parameter 'max_burst_index': src/data_mover_s2mm.cpp:55:106
WARNING: [HLS 207-5301] unused parameter 'invert_Y': src/data_mover_s2mm.cpp:55:153
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.46 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.07 seconds; current allocated memory: 193.249 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:32:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_58_1'(src/data_mover_s2mm.cpp:58:19) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:58:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.09 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.83 seconds; current allocated memory: 195.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.475 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 202.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 212.402 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_1' (src/data_mover_s2mm.cpp:43) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_2' (src/data_mover_s2mm.cpp:47) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:20)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:20:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer4'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 243.998 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:20:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer4 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 302.299 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 302.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 302.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 303.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 305.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 305.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 305.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 305.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 305.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 306.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 306.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 306.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 306.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 306.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 306.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'axi_buffer_elt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 310.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 311.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 313.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'DataMoverUnit_s2mm_32bits/invert_X' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'DataMoverUnit_s2mm_32bits/invert_Y' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 314.377 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.929 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:20:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:58
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.61 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.36 seconds; current allocated memory: 209.260 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:32:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_59_1'(src/data_mover_s2mm.cpp:59:20) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:59:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_65_2'(src/data_mover_s2mm.cpp:65:20) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:65:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.2 seconds; current allocated memory: 211.538 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.540 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 219.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 229.204 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_1' (src/data_mover_s2mm.cpp:43) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_2' (src/data_mover_s2mm.cpp:47) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:20)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:20:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 261.031 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:20:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.79 seconds; current allocated memory: 320.124 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 320.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 320.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 321.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 323.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_65_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 323.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 324.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 324.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 324.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 324.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 325.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 325.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 325.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 325.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 326.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'axi_buffer_elt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 327.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 329.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 331.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 333.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 334.504 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.927 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:20:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:58
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.88 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.17 seconds; current allocated memory: 193.259 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:32:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_58_1'(src/data_mover_s2mm.cpp:58:20) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:58:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_64_2'(src/data_mover_s2mm.cpp:64:20) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:64:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.79 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.22 seconds; current allocated memory: 195.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.541 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 203.394 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 213.202 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_1' (src/data_mover_s2mm.cpp:43) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_2' (src/data_mover_s2mm.cpp:47) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:20)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:20:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 245.033 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:20:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.78 seconds; current allocated memory: 304.126 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 304.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 305.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 307.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 307.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 307.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 308.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 308.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 308.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 308.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 309.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 309.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 309.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 309.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 310.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'axi_buffer_elt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 311.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 313.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 315.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 317.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 318.501 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.927 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:20:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:58
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.91 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.9 seconds; current allocated memory: 193.259 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:32:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_58_1'(src/data_mover_s2mm.cpp:58:20) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:58:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_64_2'(src/data_mover_s2mm.cpp:64:20) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:64:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.96 seconds; current allocated memory: 195.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.541 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 203.393 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 213.205 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_1' (src/data_mover_s2mm.cpp:43) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_2' (src/data_mover_s2mm.cpp:47) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:20)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:20:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 245.038 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:20:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.77 seconds; current allocated memory: 304.128 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 304.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 305.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 307.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 307.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 307.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 308.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 308.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 308.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 308.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 309.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 309.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 309.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 309.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 310.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'axi_buffer_elt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 311.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 313.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 315.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 317.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 318.507 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.927 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:20:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:58
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.86 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.19 seconds; current allocated memory: 193.259 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:32:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_58_1'(src/data_mover_s2mm.cpp:58:20) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:58:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_64_2'(src/data_mover_s2mm.cpp:64:20) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:64:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.82 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.3 seconds; current allocated memory: 195.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.541 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 203.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 213.203 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_1' (src/data_mover_s2mm.cpp:43) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_2' (src/data_mover_s2mm.cpp:47) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:20)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:20:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 245.036 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:20:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.81 seconds; current allocated memory: 304.131 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 304.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 305.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 307.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 307.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 307.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 308.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 308.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 308.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 308.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 309.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 309.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 309.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 309.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 310.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'axi_buffer_elt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 311.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 313.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 315.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 317.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 318.510 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.978 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:20:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:58
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.39 seconds; current allocated memory: 193.231 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:32:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_58_1'(src/data_mover_s2mm.cpp:58:20) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:58:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_64_2'(src/data_mover_s2mm.cpp:64:20) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:64:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.95 seconds. CPU system time: 0.24 seconds. Elapsed time: 4.36 seconds; current allocated memory: 195.558 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.560 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 203.399 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 213.220 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_1' (src/data_mover_s2mm.cpp:43) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_2' (src/data_mover_s2mm.cpp:47) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:20)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:20:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 245.038 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:20:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.74 seconds; current allocated memory: 304.113 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 304.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 305.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 307.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 307.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 307.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 308.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 308.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 308.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 308.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 309.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 309.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 309.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 309.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 310.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'axi_buffer_elt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 311.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 313.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 315.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 317.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 318.521 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.926 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:24:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:24:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:25:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:25:58
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.24 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.19 seconds; current allocated memory: 193.254 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:35:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_61_1'(src/data_mover_s2mm.cpp:61:20) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:61:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_67_2'(src/data_mover_s2mm.cpp:67:20) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:67:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.74 seconds; current allocated memory: 195.514 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.515 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 203.370 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 213.175 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_46_1' (src/data_mover_s2mm.cpp:46) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_2' (src/data_mover_s2mm.cpp:50) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:23)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:23:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 245.009 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:23:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.49 seconds; current allocated memory: 304.135 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 305.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 307.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 307.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_67_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_61_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 307.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 308.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 308.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 309.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 309.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 309.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 309.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 310.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'axi_buffer_elt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 311.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 313.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 315.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 317.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 318.527 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with reset.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with reset.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_rtl -reset all 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.997 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:58
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.08 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.9 seconds; current allocated memory: 193.282 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:33:16)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_59_1'(src/data_mover_s2mm.cpp:59:20) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:59:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_65_2'(src/data_mover_s2mm.cpp:65:20) has been inferred on port 'MM_video_out' (src/data_mover_s2mm.cpp:65:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.04 seconds; current allocated memory: 195.575 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.576 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 203.427 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 213.238 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_44_1' (src/data_mover_s2mm.cpp:44) in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_2' (src/data_mover_s2mm.cpp:48) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:21)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:21:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 245.063 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:21:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 304.178 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 305.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 307.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 307.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_65_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 308.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 309.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 309.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 309.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 309.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 310.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 311.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 313.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 315.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 317.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 318.526 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with reset.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with reset.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_rtl -reset all 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.998 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter does not start from 0, the compiler may not successfully process the dataflow loop: src/data_mover_s2mm.cpp:19:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:48
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:58
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.06 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.18 seconds; current allocated memory: 193.286 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:34:16)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int.h:329:102)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.68 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.03 seconds; current allocated memory: 195.522 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.524 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 203.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.182 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_2' (src/data_mover_s2mm.cpp:52) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:21)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:21:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 244.999 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'MM_video_out' (src/data_mover_s2mm.cpp:21:2) with 2 times. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:21:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 304.082 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 305.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 307.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 307.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 307.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 308.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 309.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 309.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 309.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 310.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 311.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 313.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 315.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 316.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 318.350 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with reset.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.909 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter does not start from 0, the compiler may not successfully process the dataflow loop: src/data_mover_s2mm.cpp:19:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:48
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:58
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.11 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.92 seconds; current allocated memory: 193.227 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:34:16)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int.h:329:102)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.99 seconds; current allocated memory: 195.491 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.493 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 203.297 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.151 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_2' (src/data_mover_s2mm.cpp:52) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:21)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:21:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 244.970 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'MM_video_out' (src/data_mover_s2mm.cpp:21:2) with 2 times. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:21:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.54 seconds; current allocated memory: 303.993 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 305.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 307.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 307.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 307.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 308.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 308.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 309.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 309.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 310.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 311.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 312.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 315.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 316.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 318.286 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.845 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter does not start from 0, the compiler may not successfully process the dataflow loop: src/data_mover_s2mm.cpp:19:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:48
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:58
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.28 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.36 seconds; current allocated memory: 193.162 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, ap_uint<8> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:34:16)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int.h:329:102)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.9 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.27 seconds; current allocated memory: 195.425 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.427 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 203.228 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.085 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_2' (src/data_mover_s2mm.cpp:52) in function 'S2M_FormatLocalBuffer' completely with a factor of 4.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:21)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:21:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 244.902 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'MM_video_out' (src/data_mover_s2mm.cpp:21:2) with 2 times. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:21:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.4 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 303.934 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 305.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 307.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('stream_elt_dma_buffer_V_load_2') on array 'stream_elt_dma_buffer_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'stream_elt_dma_buffer_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 307.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 308.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 308.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 308.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 309.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 309.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 310.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 311.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 313.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 315.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 317.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 318.461 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.847 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter does not start from 0, the compiler may not successfully process the dataflow loop: src/data_mover_s2mm.cpp:19:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:48
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:58
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.95 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.71 seconds; current allocated memory: 193.209 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<16> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:34:16)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int.h:329:102)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.72 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.85 seconds; current allocated memory: 195.412 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.415 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 203.216 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 213.069 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_2' (src/data_mover_s2mm.cpp:52) in function 'S2M_FormatLocalBuffer' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:21)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:21:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 244.870 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'MM_video_out' (src/data_mover_s2mm.cpp:21:2) with 2 times. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:21:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 303.925 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 304.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 305.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 307.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 307.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 307.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 308.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 308.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 308.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 309.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 309.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 310.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 311.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 312.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 315.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 316.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 318.231 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.847 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter does not start from 0, the compiler may not successfully process the dataflow loop: src/data_mover_s2mm.cpp:19:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:48
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:58
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.92 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.72 seconds; current allocated memory: 193.209 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, ap_uint<8> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:34:16)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int.h:329:102)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.64 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.77 seconds; current allocated memory: 195.412 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.413 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 203.213 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.071 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_2' (src/data_mover_s2mm.cpp:52) in function 'S2M_FormatLocalBuffer' completely with a factor of 4.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:21)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:21:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 244.898 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'MM_video_out' (src/data_mover_s2mm.cpp:21:2) with 2 times. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:21:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.33 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 303.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 305.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 307.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('stream_elt_dma_buffer_V_load_2') on array 'stream_elt_dma_buffer_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'stream_elt_dma_buffer_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 307.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 308.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 308.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 309.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 309.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 310.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 311.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 313.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 315.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 317.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 318.467 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.847 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter does not start from 0, the compiler may not successfully process the dataflow loop: src/data_mover_s2mm.cpp:19:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:48
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:58
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.03 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.84 seconds; current allocated memory: 193.209 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, ap_uint<8> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:34:16)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int.h:329:102)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.65 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.81 seconds; current allocated memory: 195.411 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.413 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 203.213 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.073 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_2' (src/data_mover_s2mm.cpp:52) in function 'S2M_FormatLocalBuffer' completely with a factor of 4.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:21)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:21:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 244.900 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'MM_video_out' (src/data_mover_s2mm.cpp:21:2) with 2 times. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:21:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 303.959 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 305.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 307.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('stream_elt_dma_buffer_V_load_2') on array 'stream_elt_dma_buffer_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'stream_elt_dma_buffer_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 307.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 307.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 308.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 308.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 309.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 309.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 310.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 311.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 313.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 315.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 317.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 318.469 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_s2mm_32bits DataMoverUnit_s2mm_32bits 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 191.898 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_s2mm.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter does not start from 0, the compiler may not successfully process the dataflow loop: src/data_mover_s2mm.cpp:19:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:21:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:22:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:48
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_s2mm.cpp:23:58
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file src/data_mover_s2mm.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.99 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.76 seconds; current allocated memory: 193.246 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' into 'FillLocalBuffer(hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, ap_uint<8> volatile*, int, ap_uint<1>)' (src/data_mover_s2mm.cpp:34:16)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int.h:329:102)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_s2mm_32bits(hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, ap_uint<32> volatile*, int, int, ap_uint<1>, ap_uint<1>, ap_uint<16>*)' (src/data_mover_s2mm.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.64 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.84 seconds; current allocated memory: 195.467 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.470 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 203.270 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.125 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' in function 'S2M_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_2' (src/data_mover_s2mm.cpp:52) in function 'S2M_FormatLocalBuffer' completely with a factor of 4.
INFO: [XFORM 203-721] Extract dataflow region from loop S2M (src/data_mover_s2mm.cpp:21)  of function 'DataMover_s2mm_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_S2M' (src/data_mover_s2mm.cpp:21:3), detected/extracted 3 process function(s): 
	 'FillLocalBuffer7'
	 'S2M_FormatLocalBuffer'
	 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 244.969 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'MM_video_out' (src/data_mover_s2mm.cpp:21:2) with 2 times. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' (src/data_mover_s2mm.cpp:21:2)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process FillLocalBuffer7 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process dataflow_in_loop_S2M has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_S2M has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.33 seconds; current allocated memory: 304.030 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_s2mm_32bits' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_S2M.entry4' to 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 305.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 307.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 307.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 308.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 308.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 309.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 309.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 309.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FillLocalBuffer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FillLocalBuffer7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 310.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 311.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAWriteMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAWriteMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 313.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_S2M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_S2M/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_S2M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 315.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_s2mm_32bits/m_axi_MM_video_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 317.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_s2mm_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/MM_video_out_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/invert_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_s2mm_32bits/s2mm_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's2mm_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_s2mm_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_s2mm_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 318.549 MB.
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
