{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716266281546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716266281546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 22:38:01 2024 " "Processing started: Mon May 20 22:38:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716266281546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716266281546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716266281546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716266281842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716266281842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 5 5 " "Found 5 design units, including 5 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716266288521 ""} { "Info" "ISGN_ENTITY_NAME" "2 vgaController " "Found entity 2: vgaController" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716266288521 ""} { "Info" "ISGN_ENTITY_NAME" "3 videoGen " "Found entity 3: videoGen" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716266288521 ""} { "Info" "ISGN_ENTITY_NAME" "4 chargenrom " "Found entity 4: chargenrom" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716266288521 ""} { "Info" "ISGN_ENTITY_NAME" "5 rectgen " "Found entity 5: rectgen" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716266288521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716266288521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716266288543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716266288549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(62) " "Verilog HDL assignment warning at vga.sv(62): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716266288549 "|vga|vgaController:vgaCont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(65) " "Verilog HDL assignment warning at vga.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716266288549 "|vga|vgaController:vgaCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716266288550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chargenrom videoGen:videoGen\|chargenrom:chargenromb " "Elaborating entity \"chargenrom\" for hierarchy \"videoGen:videoGen\|chargenrom:chargenromb\"" {  } { { "vga.sv" "chargenromb" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716266288550 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "24 0 2047 vga.sv(117) " "Verilog HDL warning at vga.sv(117): number of words (24) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 117 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1716266288554 "|vga|videoGen:videoGen|chargenrom:chargenromb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.data_a 0 vga.sv(113) " "Net \"charrom.data_a\" at vga.sv(113) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 113 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716266288554 "|vga|videoGen:videoGen|chargenrom:chargenromb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.waddr_a 0 vga.sv(113) " "Net \"charrom.waddr_a\" at vga.sv(113) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 113 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716266288554 "|vga|videoGen:videoGen|chargenrom:chargenromb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.we_a 0 vga.sv(113) " "Net \"charrom.we_a\" at vga.sv(113) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 113 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716266288554 "|vga|videoGen:videoGen|chargenrom:chargenromb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen videoGen:videoGen\|rectgen:rectgen " "Elaborating entity \"rectgen\" for hierarchy \"videoGen:videoGen\|rectgen:rectgen\"" {  } { { "vga.sv" "rectgen" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716266288554 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "vgapll pll " "Node instance \"vgapll\" instantiates undefined entity \"pll\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "vga.sv" "vgapll" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 15 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1716266288555 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716266288645 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 20 22:38:08 2024 " "Processing ended: Mon May 20 22:38:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716266288645 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716266288645 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716266288645 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716266288645 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716266289252 ""}
