name: Verilator CI

on:
  push:
    branches: [ main ]
  pull_request:

jobs:
  build-and-sim:
    runs-on: ubuntu-latest
    steps:
    - uses: actions/checkout@v3

    - name: Install dependencies
      run: sudo apt-get update && sudo apt-get install -y verilator g++ make

    # Option 1: Run pure SV testbench
    - name: Run SV testbench
      run: |
        verilator -sv src/*.sv test/tb.sv \
          --binary \
          --trace \
          --timing \
          -Wno-TIMESCALEMOD \
          -Wno-PINMISSING \
          -Wno-WIDTHEXPAND \
          -Wno-WIDTHTRUNC \
          -Wno-CASEINCOMPLETE \
          -Mdir obj_dir_sv

        echo "------------------ Running testbench -------------------"
        ./obj_dir_sv/Vtop | tee sim.log
        echo "------------------- Test complete ----------------------"

    - name: Upload simulation output
      uses: actions/upload-artifact@v4
      with:
        name: sim-output
        path: |
          sim.log
          obj_dir_sv/wave.vcd

