// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MixColumns (
        ap_ready,
        in_0_V,
        in_1_V,
        in_2_V,
        in_3_V,
        in_4_V,
        in_5_V,
        in_6_V,
        in_7_V,
        in_8_V,
        in_9_V,
        in_10_V,
        in_11_V,
        in_12_V,
        in_13_V,
        in_14_V,
        in_15_V,
        out_0_V,
        out_0_V_ap_vld,
        out_1_V,
        out_1_V_ap_vld,
        out_2_V,
        out_2_V_ap_vld,
        out_3_V,
        out_3_V_ap_vld,
        out_4_V,
        out_4_V_ap_vld,
        out_5_V,
        out_5_V_ap_vld,
        out_6_V,
        out_6_V_ap_vld,
        out_7_V,
        out_7_V_ap_vld,
        out_8_V,
        out_8_V_ap_vld,
        out_9_V,
        out_9_V_ap_vld,
        out_10_V,
        out_10_V_ap_vld,
        out_11_V,
        out_11_V_ap_vld,
        out_12_V,
        out_12_V_ap_vld,
        out_13_V,
        out_13_V_ap_vld,
        out_14_V,
        out_14_V_ap_vld,
        out_15_V,
        out_15_V_ap_vld
);


output   ap_ready;
input  [7:0] in_0_V;
input  [7:0] in_1_V;
input  [7:0] in_2_V;
input  [7:0] in_3_V;
input  [7:0] in_4_V;
input  [7:0] in_5_V;
input  [7:0] in_6_V;
input  [7:0] in_7_V;
input  [7:0] in_8_V;
input  [7:0] in_9_V;
input  [7:0] in_10_V;
input  [7:0] in_11_V;
input  [7:0] in_12_V;
input  [7:0] in_13_V;
input  [7:0] in_14_V;
input  [7:0] in_15_V;
output  [7:0] out_0_V;
output   out_0_V_ap_vld;
output  [7:0] out_1_V;
output   out_1_V_ap_vld;
output  [7:0] out_2_V;
output   out_2_V_ap_vld;
output  [7:0] out_3_V;
output   out_3_V_ap_vld;
output  [7:0] out_4_V;
output   out_4_V_ap_vld;
output  [7:0] out_5_V;
output   out_5_V_ap_vld;
output  [7:0] out_6_V;
output   out_6_V_ap_vld;
output  [7:0] out_7_V;
output   out_7_V_ap_vld;
output  [7:0] out_8_V;
output   out_8_V_ap_vld;
output  [7:0] out_9_V;
output   out_9_V_ap_vld;
output  [7:0] out_10_V;
output   out_10_V_ap_vld;
output  [7:0] out_11_V;
output   out_11_V_ap_vld;
output  [7:0] out_12_V;
output   out_12_V_ap_vld;
output  [7:0] out_13_V;
output   out_13_V_ap_vld;
output  [7:0] out_14_V;
output   out_14_V_ap_vld;
output  [7:0] out_15_V;
output   out_15_V_ap_vld;

wire   [7:0] p_s_fu_286_p2;
wire   [0:0] tmp_2_fu_298_p3;
wire   [7:0] tmp_1_i_cast_cast_fu_306_p3;
wire   [7:0] r_V_fu_292_p2;
wire   [7:0] tmp2_fu_320_p2;
wire   [7:0] tmp1_fu_326_p2;
wire   [7:0] tmp_fu_314_p2;
wire   [0:0] tmp_4_fu_345_p3;
wire   [7:0] tmp_1_i1_cast_cast_fu_353_p3;
wire   [7:0] r_V_1_fu_339_p2;
wire   [7:0] tmp5_fu_367_p2;
wire   [7:0] tmp4_fu_373_p2;
wire   [7:0] tmp3_fu_361_p2;
wire   [7:0] p_2_fu_386_p2;
wire   [0:0] tmp_6_fu_398_p3;
wire   [7:0] tmp_1_i2_cast_cast_fu_406_p3;
wire   [7:0] r_V_2_fu_392_p2;
wire   [7:0] tmp8_fu_414_p2;
wire   [7:0] tmp7_fu_420_p2;
wire   [7:0] p_0_fu_433_p2;
wire   [0:0] tmp_8_fu_445_p3;
wire   [7:0] tmp_1_i3_cast_cast_fu_453_p3;
wire   [7:0] r_V_3_fu_439_p2;
wire   [7:0] tmp6_fu_461_p2;
wire   [7:0] tmp9_fu_467_p2;
wire   [7:0] p_019_1_fu_480_p2;
wire   [0:0] tmp_10_fu_492_p3;
wire   [7:0] tmp_1_i4_cast_cast_fu_500_p3;
wire   [7:0] r_V_4_fu_486_p2;
wire   [7:0] tmp12_fu_514_p2;
wire   [7:0] tmp13_fu_520_p2;
wire   [7:0] tmp11_fu_508_p2;
wire   [0:0] tmp_15_fu_539_p3;
wire   [7:0] tmp_1_i5_cast_cast_fu_547_p3;
wire   [7:0] r_V_5_fu_533_p2;
wire   [7:0] tmp17_fu_561_p2;
wire   [7:0] tmp16_fu_567_p2;
wire   [7:0] tmp15_fu_555_p2;
wire   [7:0] p_017_1_fu_580_p2;
wire   [0:0] tmp_19_fu_592_p3;
wire   [7:0] tmp_1_i6_cast_cast_fu_600_p3;
wire   [7:0] r_V_6_fu_586_p2;
wire   [7:0] tmp20_fu_608_p2;
wire   [7:0] tmp19_fu_614_p2;
wire   [7:0] p_0_1_fu_627_p2;
wire   [0:0] tmp_22_fu_639_p3;
wire   [7:0] tmp_1_i7_cast_cast_fu_647_p3;
wire   [7:0] r_V_7_fu_633_p2;
wire   [7:0] tmp23_fu_655_p2;
wire   [7:0] tmp22_fu_661_p2;
wire   [7:0] p_019_2_fu_674_p2;
wire   [0:0] tmp_25_fu_686_p3;
wire   [7:0] tmp_1_i8_cast_cast_fu_694_p3;
wire   [7:0] r_V_8_fu_680_p2;
wire   [7:0] tmp26_fu_708_p2;
wire   [7:0] tmp25_fu_714_p2;
wire   [7:0] tmp24_fu_702_p2;
wire   [0:0] tmp_28_fu_733_p3;
wire   [7:0] tmp_1_i9_cast_cast_fu_741_p3;
wire   [7:0] r_V_9_fu_727_p2;
wire   [7:0] tmp29_fu_755_p2;
wire   [7:0] tmp28_fu_761_p2;
wire   [7:0] tmp27_fu_749_p2;
wire   [7:0] p_017_2_fu_774_p2;
wire   [0:0] tmp_31_fu_786_p3;
wire   [7:0] tmp_1_i10_cast_cast_fu_794_p3;
wire   [7:0] r_V_10_fu_780_p2;
wire   [7:0] tmp32_fu_802_p2;
wire   [7:0] tmp31_fu_808_p2;
wire   [7:0] p_0_2_fu_821_p2;
wire   [0:0] tmp_34_fu_833_p3;
wire   [7:0] tmp_1_i11_cast_cast_fu_841_p3;
wire   [7:0] r_V_11_fu_827_p2;
wire   [7:0] tmp35_fu_849_p2;
wire   [7:0] tmp34_fu_855_p2;
wire   [7:0] p_019_3_fu_868_p2;
wire   [0:0] tmp_37_fu_880_p3;
wire   [7:0] tmp_1_i12_cast_cast_fu_888_p3;
wire   [7:0] r_V_12_fu_874_p2;
wire   [7:0] tmp38_fu_902_p2;
wire   [7:0] tmp37_fu_908_p2;
wire   [7:0] tmp36_fu_896_p2;
wire   [0:0] tmp_40_fu_927_p3;
wire   [7:0] tmp_1_i13_cast_cast_fu_935_p3;
wire   [7:0] r_V_13_fu_921_p2;
wire   [7:0] tmp41_fu_949_p2;
wire   [7:0] tmp40_fu_955_p2;
wire   [7:0] tmp39_fu_943_p2;
wire   [7:0] p_017_3_fu_968_p2;
wire   [0:0] tmp_43_fu_980_p3;
wire   [7:0] tmp_1_i14_cast_cast_fu_988_p3;
wire   [7:0] r_V_14_fu_974_p2;
wire   [7:0] tmp44_fu_996_p2;
wire   [7:0] tmp43_fu_1002_p2;
wire   [7:0] p_0_3_fu_1015_p2;
wire   [0:0] tmp_46_fu_1027_p3;
wire   [7:0] tmp_1_i15_cast_cast_fu_1035_p3;
wire   [7:0] r_V_15_fu_1021_p2;
wire   [7:0] tmp47_fu_1043_p2;
wire   [7:0] tmp46_fu_1049_p2;

assign out_0_V_ap_vld = 1'b1;

assign out_10_V_ap_vld = 1'b1;

assign out_11_V_ap_vld = 1'b1;

assign out_12_V_ap_vld = 1'b1;

assign out_13_V_ap_vld = 1'b1;

assign out_14_V_ap_vld = 1'b1;

assign out_15_V_ap_vld = 1'b1;

assign out_1_V_ap_vld = 1'b1;

assign out_2_V_ap_vld = 1'b1;

assign out_3_V_ap_vld = 1'b1;

assign out_4_V_ap_vld = 1'b1;

assign out_5_V_ap_vld = 1'b1;

assign out_6_V_ap_vld = 1'b1;

assign out_7_V_ap_vld = 1'b1;

assign out_8_V_ap_vld = 1'b1;

assign out_9_V_ap_vld = 1'b1;

assign ap_ready = 1'b1;

assign out_0_V = (tmp_fu_314_p2 ^ tmp1_fu_326_p2);

assign out_10_V = (tmp31_fu_808_p2 ^ p_019_2_fu_674_p2);

assign out_11_V = (tmp34_fu_855_p2 ^ p_019_2_fu_674_p2);

assign out_12_V = (tmp37_fu_908_p2 ^ tmp36_fu_896_p2);

assign out_13_V = (tmp40_fu_955_p2 ^ tmp39_fu_943_p2);

assign out_14_V = (tmp43_fu_1002_p2 ^ p_019_3_fu_868_p2);

assign out_15_V = (tmp46_fu_1049_p2 ^ p_019_3_fu_868_p2);

assign out_1_V = (tmp4_fu_373_p2 ^ tmp3_fu_361_p2);

assign out_2_V = (tmp7_fu_420_p2 ^ p_s_fu_286_p2);

assign out_3_V = (tmp9_fu_467_p2 ^ p_s_fu_286_p2);

assign out_4_V = (tmp13_fu_520_p2 ^ tmp11_fu_508_p2);

assign out_5_V = (tmp16_fu_567_p2 ^ tmp15_fu_555_p2);

assign out_6_V = (tmp19_fu_614_p2 ^ p_019_1_fu_480_p2);

assign out_7_V = (tmp22_fu_661_p2 ^ p_019_1_fu_480_p2);

assign out_8_V = (tmp25_fu_714_p2 ^ tmp24_fu_702_p2);

assign out_9_V = (tmp28_fu_761_p2 ^ tmp27_fu_749_p2);

assign p_017_1_fu_580_p2 = (in_7_V ^ in_6_V);

assign p_017_2_fu_774_p2 = (in_11_V ^ in_10_V);

assign p_017_3_fu_968_p2 = (in_15_V ^ in_14_V);

assign p_019_1_fu_480_p2 = (in_5_V ^ in_4_V);

assign p_019_2_fu_674_p2 = (in_9_V ^ in_8_V);

assign p_019_3_fu_868_p2 = (in_13_V ^ in_12_V);

assign p_0_1_fu_627_p2 = (in_7_V ^ in_4_V);

assign p_0_2_fu_821_p2 = (in_8_V ^ in_11_V);

assign p_0_3_fu_1015_p2 = (in_15_V ^ in_12_V);

assign p_0_fu_433_p2 = (in_3_V ^ in_0_V);

assign p_2_fu_386_p2 = (in_3_V ^ in_2_V);

assign p_s_fu_286_p2 = (in_1_V ^ in_0_V);

assign r_V_10_fu_780_p2 = p_017_2_fu_774_p2 << 8'd1;

assign r_V_11_fu_827_p2 = p_0_2_fu_821_p2 << 8'd1;

assign r_V_12_fu_874_p2 = p_019_3_fu_868_p2 << 8'd1;

assign r_V_13_fu_921_p2 = tmp36_fu_896_p2 << 8'd1;

assign r_V_14_fu_974_p2 = p_017_3_fu_968_p2 << 8'd1;

assign r_V_15_fu_1021_p2 = p_0_3_fu_1015_p2 << 8'd1;

assign r_V_1_fu_339_p2 = tmp_fu_314_p2 << 8'd1;

assign r_V_2_fu_392_p2 = p_2_fu_386_p2 << 8'd1;

assign r_V_3_fu_439_p2 = p_0_fu_433_p2 << 8'd1;

assign r_V_4_fu_486_p2 = p_019_1_fu_480_p2 << 8'd1;

assign r_V_5_fu_533_p2 = tmp11_fu_508_p2 << 8'd1;

assign r_V_6_fu_586_p2 = p_017_1_fu_580_p2 << 8'd1;

assign r_V_7_fu_633_p2 = p_0_1_fu_627_p2 << 8'd1;

assign r_V_8_fu_680_p2 = p_019_2_fu_674_p2 << 8'd1;

assign r_V_9_fu_727_p2 = tmp24_fu_702_p2 << 8'd1;

assign r_V_fu_292_p2 = p_s_fu_286_p2 << 8'd1;

assign tmp11_fu_508_p2 = (in_6_V ^ in_5_V);

assign tmp12_fu_514_p2 = (tmp_1_i4_cast_cast_fu_500_p3 ^ r_V_4_fu_486_p2);

assign tmp13_fu_520_p2 = (tmp12_fu_514_p2 ^ in_7_V);

assign tmp15_fu_555_p2 = (in_6_V ^ in_4_V);

assign tmp16_fu_567_p2 = (tmp17_fu_561_p2 ^ in_7_V);

assign tmp17_fu_561_p2 = (tmp_1_i5_cast_cast_fu_547_p3 ^ r_V_5_fu_533_p2);

assign tmp19_fu_614_p2 = (tmp20_fu_608_p2 ^ in_7_V);

assign tmp1_fu_326_p2 = (tmp2_fu_320_p2 ^ in_3_V);

assign tmp20_fu_608_p2 = (tmp_1_i6_cast_cast_fu_600_p3 ^ r_V_6_fu_586_p2);

assign tmp22_fu_661_p2 = (tmp23_fu_655_p2 ^ in_6_V);

assign tmp23_fu_655_p2 = (tmp_1_i7_cast_cast_fu_647_p3 ^ r_V_7_fu_633_p2);

assign tmp24_fu_702_p2 = (in_9_V ^ in_10_V);

assign tmp25_fu_714_p2 = (tmp26_fu_708_p2 ^ in_11_V);

assign tmp26_fu_708_p2 = (tmp_1_i8_cast_cast_fu_694_p3 ^ r_V_8_fu_680_p2);

assign tmp27_fu_749_p2 = (in_8_V ^ in_10_V);

assign tmp28_fu_761_p2 = (tmp29_fu_755_p2 ^ in_11_V);

assign tmp29_fu_755_p2 = (tmp_1_i9_cast_cast_fu_741_p3 ^ r_V_9_fu_727_p2);

assign tmp2_fu_320_p2 = (tmp_1_i_cast_cast_fu_306_p3 ^ r_V_fu_292_p2);

assign tmp31_fu_808_p2 = (tmp32_fu_802_p2 ^ in_11_V);

assign tmp32_fu_802_p2 = (tmp_1_i10_cast_cast_fu_794_p3 ^ r_V_10_fu_780_p2);

assign tmp34_fu_855_p2 = (tmp35_fu_849_p2 ^ in_10_V);

assign tmp35_fu_849_p2 = (tmp_1_i11_cast_cast_fu_841_p3 ^ r_V_11_fu_827_p2);

assign tmp36_fu_896_p2 = (in_14_V ^ in_13_V);

assign tmp37_fu_908_p2 = (tmp38_fu_902_p2 ^ in_15_V);

assign tmp38_fu_902_p2 = (tmp_1_i12_cast_cast_fu_888_p3 ^ r_V_12_fu_874_p2);

assign tmp39_fu_943_p2 = (in_14_V ^ in_12_V);

assign tmp3_fu_361_p2 = (in_2_V ^ in_0_V);

assign tmp40_fu_955_p2 = (tmp41_fu_949_p2 ^ in_15_V);

assign tmp41_fu_949_p2 = (tmp_1_i13_cast_cast_fu_935_p3 ^ r_V_13_fu_921_p2);

assign tmp43_fu_1002_p2 = (tmp44_fu_996_p2 ^ in_15_V);

assign tmp44_fu_996_p2 = (tmp_1_i14_cast_cast_fu_988_p3 ^ r_V_14_fu_974_p2);

assign tmp46_fu_1049_p2 = (tmp47_fu_1043_p2 ^ in_14_V);

assign tmp47_fu_1043_p2 = (tmp_1_i15_cast_cast_fu_1035_p3 ^ r_V_15_fu_1021_p2);

assign tmp4_fu_373_p2 = (tmp5_fu_367_p2 ^ in_3_V);

assign tmp5_fu_367_p2 = (tmp_1_i1_cast_cast_fu_353_p3 ^ r_V_1_fu_339_p2);

assign tmp6_fu_461_p2 = (tmp_1_i3_cast_cast_fu_453_p3 ^ r_V_3_fu_439_p2);

assign tmp7_fu_420_p2 = (tmp8_fu_414_p2 ^ in_3_V);

assign tmp8_fu_414_p2 = (tmp_1_i2_cast_cast_fu_406_p3 ^ r_V_2_fu_392_p2);

assign tmp9_fu_467_p2 = (tmp6_fu_461_p2 ^ in_2_V);

assign tmp_10_fu_492_p3 = p_019_1_fu_480_p2[32'd7];

assign tmp_15_fu_539_p3 = tmp11_fu_508_p2[32'd7];

assign tmp_19_fu_592_p3 = p_017_1_fu_580_p2[32'd7];

assign tmp_1_i10_cast_cast_fu_794_p3 = ((tmp_31_fu_786_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_1_i11_cast_cast_fu_841_p3 = ((tmp_34_fu_833_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_1_i12_cast_cast_fu_888_p3 = ((tmp_37_fu_880_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_1_i13_cast_cast_fu_935_p3 = ((tmp_40_fu_927_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_1_i14_cast_cast_fu_988_p3 = ((tmp_43_fu_980_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_1_i15_cast_cast_fu_1035_p3 = ((tmp_46_fu_1027_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_1_i1_cast_cast_fu_353_p3 = ((tmp_4_fu_345_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_1_i2_cast_cast_fu_406_p3 = ((tmp_6_fu_398_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_1_i3_cast_cast_fu_453_p3 = ((tmp_8_fu_445_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_1_i4_cast_cast_fu_500_p3 = ((tmp_10_fu_492_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_1_i5_cast_cast_fu_547_p3 = ((tmp_15_fu_539_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_1_i6_cast_cast_fu_600_p3 = ((tmp_19_fu_592_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_1_i7_cast_cast_fu_647_p3 = ((tmp_22_fu_639_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_1_i8_cast_cast_fu_694_p3 = ((tmp_25_fu_686_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_1_i9_cast_cast_fu_741_p3 = ((tmp_28_fu_733_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_1_i_cast_cast_fu_306_p3 = ((tmp_2_fu_298_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_22_fu_639_p3 = p_0_1_fu_627_p2[32'd7];

assign tmp_25_fu_686_p3 = p_019_2_fu_674_p2[32'd7];

assign tmp_28_fu_733_p3 = tmp24_fu_702_p2[32'd7];

assign tmp_2_fu_298_p3 = p_s_fu_286_p2[32'd7];

assign tmp_31_fu_786_p3 = p_017_2_fu_774_p2[32'd7];

assign tmp_34_fu_833_p3 = p_0_2_fu_821_p2[32'd7];

assign tmp_37_fu_880_p3 = p_019_3_fu_868_p2[32'd7];

assign tmp_40_fu_927_p3 = tmp36_fu_896_p2[32'd7];

assign tmp_43_fu_980_p3 = p_017_3_fu_968_p2[32'd7];

assign tmp_46_fu_1027_p3 = p_0_3_fu_1015_p2[32'd7];

assign tmp_4_fu_345_p3 = tmp_fu_314_p2[32'd7];

assign tmp_6_fu_398_p3 = p_2_fu_386_p2[32'd7];

assign tmp_8_fu_445_p3 = p_0_fu_433_p2[32'd7];

assign tmp_fu_314_p2 = (in_2_V ^ in_1_V);

endmodule //MixColumns
