{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 10:38:02 2021 " "Info: Processing started: Fri Jun 18 10:38:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 11 -c 11 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 11 -c 11 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "M6_M10.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/M6_M10.bdf" { { 408 200 368 424 "clk" "" } } } } { "d:/softwares/programfiles/quartus222/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/softwares/programfiles/quartus222/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register 74161:inst\|f74161:sub\|87 74161:inst\|f74161:sub\|110 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"74161:inst\|f74161:sub\|87\" and destination register \"74161:inst\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.986 ns + Longest register register " "Info: + Longest register to register delay is 1.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst\|f74161:sub\|87 1 REG LCFF_X1_Y14_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N21; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.651 ns) 1.129 ns 74161:inst\|f74161:sub\|107 2 COMB LCCOMB_X1_Y14_N24 1 " "Info: 2: + IC(0.478 ns) + CELL(0.651 ns) = 1.129 ns; Loc. = LCCOMB_X1_Y14_N24; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|107'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { 74161:inst|f74161:sub|87 74161:inst|f74161:sub|107 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 768 320 384 808 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.370 ns) 1.878 ns 74161:inst\|f74161:sub\|108 3 COMB LCCOMB_X1_Y14_N16 1 " "Info: 3: + IC(0.379 ns) + CELL(0.370 ns) = 1.878 ns; Loc. = LCCOMB_X1_Y14_N16; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|108'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { 74161:inst|f74161:sub|107 74161:inst|f74161:sub|108 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 776 432 496 816 "108" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.986 ns 74161:inst\|f74161:sub\|110 4 REG LCFF_X1_Y14_N17 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.986 ns; Loc. = LCFF_X1_Y14_N17; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst|f74161:sub|108 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 56.85 % ) " "Info: Total cell delay = 1.129 ns ( 56.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.857 ns ( 43.15 % ) " "Info: Total interconnect delay = 0.857 ns ( 43.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { 74161:inst|f74161:sub|87 74161:inst|f74161:sub|107 74161:inst|f74161:sub|108 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "1.986 ns" { 74161:inst|f74161:sub|87 {} 74161:inst|f74161:sub|107 {} 74161:inst|f74161:sub|108 {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.478ns 0.379ns 0.000ns } { 0.000ns 0.651ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "M6_M10.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/M6_M10.bdf" { { 408 200 368 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "M6_M10.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/M6_M10.bdf" { { 408 200 368 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 2.855 ns 74161:inst\|f74161:sub\|110 3 REG LCFF_X1_Y14_N17 3 " "Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X1_Y14_N17; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.26 % ) " "Info: Total cell delay = 1.806 ns ( 63.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 36.74 % ) " "Info: Total interconnect delay = 1.049 ns ( 36.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.855 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "M6_M10.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/M6_M10.bdf" { { 408 200 368 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "M6_M10.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/M6_M10.bdf" { { 408 200 368 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 2.855 ns 74161:inst\|f74161:sub\|87 3 REG LCFF_X1_Y14_N21 4 " "Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X1_Y14_N21; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.26 % ) " "Info: Total cell delay = 1.806 ns ( 63.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 36.74 % ) " "Info: Total interconnect delay = 1.049 ns ( 36.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { 74161:inst|f74161:sub|87 74161:inst|f74161:sub|107 74161:inst|f74161:sub|108 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "1.986 ns" { 74161:inst|f74161:sub|87 {} 74161:inst|f74161:sub|107 {} 74161:inst|f74161:sub|108 {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.478ns 0.379ns 0.000ns } { 0.000ns 0.651ns 0.370ns 0.108ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74161:inst\|f74161:sub\|110 k clk 5.124 ns register " "Info: tsu for register \"74161:inst\|f74161:sub\|110\" (data pin = \"k\", clock pin = \"clk\") is 5.124 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.019 ns + Longest pin register " "Info: + Longest pin to register delay is 8.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns k 1 PIN PIN_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 1; PIN Node = 'k'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { k } "NODE_NAME" } } { "M6_M10.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/M6_M10.bdf" { { 120 200 368 136 "k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.696 ns) + CELL(0.650 ns) 7.331 ns 7400:inst7\|4~0 2 COMB LCCOMB_X1_Y14_N2 3 " "Info: 2: + IC(5.696 ns) + CELL(0.650 ns) = 7.331 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 3; COMB Node = '7400:inst7\|4~0'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { k 7400:inst7|4~0 } "NODE_NAME" } } { "7400.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/7400.bdf" { { 160 288 352 200 "4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.202 ns) 7.911 ns 74161:inst\|f74161:sub\|108 3 COMB LCCOMB_X1_Y14_N16 1 " "Info: 3: + IC(0.378 ns) + CELL(0.202 ns) = 7.911 ns; Loc. = LCCOMB_X1_Y14_N16; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|108'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { 7400:inst7|4~0 74161:inst|f74161:sub|108 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 776 432 496 816 "108" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.019 ns 74161:inst\|f74161:sub\|110 4 REG LCFF_X1_Y14_N17 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.019 ns; Loc. = LCFF_X1_Y14_N17; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst|f74161:sub|108 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 24.25 % ) " "Info: Total cell delay = 1.945 ns ( 24.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.074 ns ( 75.75 % ) " "Info: Total interconnect delay = 6.074 ns ( 75.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "8.019 ns" { k 7400:inst7|4~0 74161:inst|f74161:sub|108 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "8.019 ns" { k {} k~combout {} 7400:inst7|4~0 {} 74161:inst|f74161:sub|108 {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 5.696ns 0.378ns 0.000ns } { 0.000ns 0.985ns 0.650ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "M6_M10.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/M6_M10.bdf" { { 408 200 368 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "M6_M10.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/M6_M10.bdf" { { 408 200 368 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 2.855 ns 74161:inst\|f74161:sub\|110 3 REG LCFF_X1_Y14_N17 3 " "Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X1_Y14_N17; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.26 % ) " "Info: Total cell delay = 1.806 ns ( 63.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 36.74 % ) " "Info: Total interconnect delay = 1.049 ns ( 36.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "8.019 ns" { k 7400:inst7|4~0 74161:inst|f74161:sub|108 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "8.019 ns" { k {} k~combout {} 7400:inst7|4~0 {} 74161:inst|f74161:sub|108 {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 5.696ns 0.378ns 0.000ns } { 0.000ns 0.985ns 0.650ns 0.202ns 0.108ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Q\[1\] 74161:inst\|f74161:sub\|87 7.810 ns register " "Info: tco from clock \"clk\" to destination pin \"Q\[1\]\" through register \"74161:inst\|f74161:sub\|87\" is 7.810 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.855 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "M6_M10.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/M6_M10.bdf" { { 408 200 368 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "M6_M10.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/M6_M10.bdf" { { 408 200 368 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 2.855 ns 74161:inst\|f74161:sub\|87 3 REG LCFF_X1_Y14_N21 4 " "Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X1_Y14_N21; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.26 % ) " "Info: Total cell delay = 1.806 ns ( 63.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 36.74 % ) " "Info: Total interconnect delay = 1.049 ns ( 36.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.651 ns + Longest register pin " "Info: + Longest register to pin delay is 4.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst\|f74161:sub\|87 1 REG LCFF_X1_Y14_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N21; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(3.296 ns) 4.651 ns Q\[1\] 2 PIN PIN_206 0 " "Info: 2: + IC(1.355 ns) + CELL(3.296 ns) = 4.651 ns; Loc. = PIN_206; Fanout = 0; PIN Node = 'Q\[1\]'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "4.651 ns" { 74161:inst|f74161:sub|87 Q[1] } "NODE_NAME" } } { "M6_M10.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/M6_M10.bdf" { { 424 912 1088 440 "Q\[3..0\]" "" } { 360 727 744 432 "Q\[3\]" "" } { 344 696 712 432 "Q\[2\]" "" } { 328 664 680 432 "Q\[1\]" "" } { 320 680 696 456 "Q\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.296 ns ( 70.87 % ) " "Info: Total cell delay = 3.296 ns ( 70.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.355 ns ( 29.13 % ) " "Info: Total interconnect delay = 1.355 ns ( 29.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "4.651 ns" { 74161:inst|f74161:sub|87 Q[1] } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "4.651 ns" { 74161:inst|f74161:sub|87 {} Q[1] {} } { 0.000ns 1.355ns } { 0.000ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "4.651 ns" { 74161:inst|f74161:sub|87 Q[1] } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "4.651 ns" { 74161:inst|f74161:sub|87 {} Q[1] {} } { 0.000ns 1.355ns } { 0.000ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74161:inst\|f74161:sub\|99 k clk -4.852 ns register " "Info: th for register \"74161:inst\|f74161:sub\|99\" (data pin = \"k\", clock pin = \"clk\") is -4.852 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.855 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "M6_M10.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/M6_M10.bdf" { { 408 200 368 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "M6_M10.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/M6_M10.bdf" { { 408 200 368 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 2.855 ns 74161:inst\|f74161:sub\|99 3 REG LCFF_X1_Y14_N11 4 " "Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X1_Y14_N11; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.26 % ) " "Info: Total cell delay = 1.806 ns ( 63.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 36.74 % ) " "Info: Total interconnect delay = 1.049 ns ( 36.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.013 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns k 1 PIN PIN_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 1; PIN Node = 'k'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { k } "NODE_NAME" } } { "M6_M10.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/M6_M10.bdf" { { 120 200 368 136 "k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.696 ns) + CELL(0.650 ns) 7.331 ns 7400:inst7\|4~0 2 COMB LCCOMB_X1_Y14_N2 3 " "Info: 2: + IC(5.696 ns) + CELL(0.650 ns) = 7.331 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 3; COMB Node = '7400:inst7\|4~0'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { k 7400:inst7|4~0 } "NODE_NAME" } } { "7400.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/7400.bdf" { { 160 288 352 200 "4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.202 ns) 7.905 ns 74161:inst\|f74161:sub\|98 3 COMB LCCOMB_X1_Y14_N10 1 " "Info: 3: + IC(0.372 ns) + CELL(0.202 ns) = 7.905 ns; Loc. = LCCOMB_X1_Y14_N10; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|98'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { 7400:inst7|4~0 74161:inst|f74161:sub|98 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 568 432 496 608 "98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.013 ns 74161:inst\|f74161:sub\|99 4 REG LCFF_X1_Y14_N11 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.013 ns; Loc. = LCFF_X1_Y14_N11; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst|f74161:sub|98 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 24.27 % ) " "Info: Total cell delay = 1.945 ns ( 24.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.068 ns ( 75.73 % ) " "Info: Total interconnect delay = 6.068 ns ( 75.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "8.013 ns" { k 7400:inst7|4~0 74161:inst|f74161:sub|98 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "8.013 ns" { k {} k~combout {} 7400:inst7|4~0 {} 74161:inst|f74161:sub|98 {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 5.696ns 0.372ns 0.000ns } { 0.000ns 0.985ns 0.650ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "8.013 ns" { k 7400:inst7|4~0 74161:inst|f74161:sub|98 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "8.013 ns" { k {} k~combout {} 7400:inst7|4~0 {} 74161:inst|f74161:sub|98 {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 5.696ns 0.372ns 0.000ns } { 0.000ns 0.985ns 0.650ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 10:38:02 2021 " "Info: Processing ended: Fri Jun 18 10:38:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1}
