{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556472883909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556472883910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 12:34:43 2019 " "Processing started: Sun Apr 28 12:34:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556472883910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556472883910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Logic -c Logic " "Command: quartus_map --read_settings_files=on --write_settings_files=off Logic -c Logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556472883910 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556472884330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic-Blogic " "Found design unit 1: Logic-Blogic" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884963 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic " "Found entity 1: Logic" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472884963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-BReg " "Found design unit 1: Reg-BReg" {  } { { "Reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884968 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472884968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_1-rtl " "Found design unit 1: Decoder_1-rtl" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_1 " "Found entity 1: Decoder_1" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472884973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexor-rtl " "Found design unit 1: Multiplexor-rtl" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884977 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexor " "Found entity 1: Multiplexor" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472884977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regEnable-rtl " "Found design unit 1: regEnable-rtl" {  } { { "regEnable.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/regEnable.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884982 ""} { "Info" "ISGN_ENTITY_NAME" "1 regEnable " "Found entity 1: regEnable" {  } { { "regEnable.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/regEnable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472884982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moveimm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moveimm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moveImm-rtl " "Found design unit 1: moveImm-rtl" {  } { { "moveImm.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/moveImm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884986 ""} { "Info" "ISGN_ENTITY_NAME" "1 moveImm " "Found entity 1: moveImm" {  } { { "moveImm.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/moveImm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472884986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-rt1 " "Found design unit 1: Adder-rt1" {  } { { "Adder.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884991 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472884991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rt1 " "Found design unit 1: oneBitAdder-rt1" {  } { { "oneBitAdder.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/oneBitAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884995 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "oneBitAdder.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/oneBitAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472884995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472884995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitinverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitinverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitInverter-rtl " "Found design unit 1: bitInverter-rtl" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885000 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitInverter " "Found entity 1: bitInverter" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472885000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EOR-rtl " "Found design unit 1: EOR-rtl" {  } { { "EOR.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/EOR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885004 ""} { "Info" "ISGN_ENTITY_NAME" "1 EOR " "Found entity 1: EOR" {  } { { "EOR.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/EOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472885004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_reg-rtl " "Found design unit 1: And_reg-rtl" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885008 ""} { "Info" "ISGN_ENTITY_NAME" "1 And_reg " "Found entity 1: And_reg" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472885008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-rtl " "Found design unit 1: Display-rtl" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885013 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472885013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_number.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_number.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_number-rt1 " "Found design unit 1: Add_number-rt1" {  } { { "Add_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Add_number.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885017 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_number " "Found entity 1: Add_number" {  } { { "Add_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Add_number.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472885017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitinverter_number.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitinverter_number.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitInverter_number-rtl " "Found design unit 1: bitInverter_number-rtl" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885022 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitInverter_number " "Found entity 1: bitInverter_number" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472885022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift-behave " "Found design unit 1: left_shift-behave" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885026 ""} { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472885026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file right_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 right_shift-behave " "Found design unit 1: right_shift-behave" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885030 ""} { "Info" "ISGN_ENTITY_NAME" "1 right_shift " "Found entity 1: right_shift" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472885030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddOne-rt1 " "Found design unit 1: AddOne-rt1" {  } { { "AddOne.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/AddOne.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885036 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddOne " "Found entity 1: AddOne" {  } { { "AddOne.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/AddOne.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556472885036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556472885036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Logic " "Elaborating entity \"Logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556472885087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_1 Decoder_1:Decoder1 " "Elaborating entity \"Decoder_1\" for hierarchy \"Decoder_1:Decoder1\"" {  } { { "Logic.vhd" "Decoder1" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885093 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_from1 Decoder_1.vhd(28) " "Verilog HDL or VHDL warning at Decoder_1.vhd(28): object \"reg_from1\" assigned a value but never read" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556472885097 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_from2 Decoder_1.vhd(28) " "Verilog HDL or VHDL warning at Decoder_1.vhd(28): object \"reg_from2\" assigned a value but never read" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556472885098 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm Decoder_1.vhd(36) " "VHDL Process Statement warning at Decoder_1.vhd(36): inferring latch(es) for signal or variable \"imm\", which holds its previous value in one or more paths through the process" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885098 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instrC Decoder_1.vhd(54) " "VHDL Process Statement warning at Decoder_1.vhd(54): inferring latch(es) for signal or variable \"instrC\", which holds its previous value in one or more paths through the process" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885099 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isSub Decoder_1.vhd(54) " "VHDL Process Statement warning at Decoder_1.vhd(54): inferring latch(es) for signal or variable \"isSub\", which holds its previous value in one or more paths through the process" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885099 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rs1 Decoder_1.vhd(54) " "VHDL Process Statement warning at Decoder_1.vhd(54): inferring latch(es) for signal or variable \"Rs1\", which holds its previous value in one or more paths through the process" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885099 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operator Decoder_1.vhd(110) " "VHDL Process Statement warning at Decoder_1.vhd(110): signal \"operator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885099 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operator Decoder_1.vhd(112) " "VHDL Process Statement warning at Decoder_1.vhd(112): signal \"operator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885099 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exed Decoder_1.vhd(120) " "VHDL Process Statement warning at Decoder_1.vhd(120): signal \"exed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885100 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "updd Decoder_1.vhd(121) " "VHDL Process Statement warning at Decoder_1.vhd(121): signal \"updd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885100 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regC Decoder_1.vhd(122) " "VHDL Process Statement warning at Decoder_1.vhd(122): signal \"regC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885100 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrC Decoder_1.vhd(123) " "VHDL Process Statement warning at Decoder_1.vhd(123): signal \"instrC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885100 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rs2 Decoder_1.vhd(107) " "VHDL Process Statement warning at Decoder_1.vhd(107): inferring latch(es) for signal or variable \"Rs2\", which holds its previous value in one or more paths through the process" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885100 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs2 Decoder_1.vhd(107) " "Inferred latch for \"Rs2\" at Decoder_1.vhd(107)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885101 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs1 Decoder_1.vhd(54) " "Inferred latch for \"Rs1\" at Decoder_1.vhd(54)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885101 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isSub Decoder_1.vhd(54) " "Inferred latch for \"isSub\" at Decoder_1.vhd(54)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885101 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[0\] Decoder_1.vhd(54) " "Inferred latch for \"instrC\[0\]\" at Decoder_1.vhd(54)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885102 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[1\] Decoder_1.vhd(54) " "Inferred latch for \"instrC\[1\]\" at Decoder_1.vhd(54)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885102 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[2\] Decoder_1.vhd(54) " "Inferred latch for \"instrC\[2\]\" at Decoder_1.vhd(54)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885102 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[3\] Decoder_1.vhd(54) " "Inferred latch for \"instrC\[3\]\" at Decoder_1.vhd(54)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885102 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[0\] Decoder_1.vhd(36) " "Inferred latch for \"imm\[0\]\" at Decoder_1.vhd(36)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885102 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[1\] Decoder_1.vhd(36) " "Inferred latch for \"imm\[1\]\" at Decoder_1.vhd(36)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885102 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[2\] Decoder_1.vhd(36) " "Inferred latch for \"imm\[2\]\" at Decoder_1.vhd(36)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885102 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[3\] Decoder_1.vhd(36) " "Inferred latch for \"imm\[3\]\" at Decoder_1.vhd(36)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885102 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[4\] Decoder_1.vhd(36) " "Inferred latch for \"imm\[4\]\" at Decoder_1.vhd(36)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885103 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[5\] Decoder_1.vhd(36) " "Inferred latch for \"imm\[5\]\" at Decoder_1.vhd(36)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885103 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[6\] Decoder_1.vhd(36) " "Inferred latch for \"imm\[6\]\" at Decoder_1.vhd(36)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885103 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[7\] Decoder_1.vhd(36) " "Inferred latch for \"imm\[7\]\" at Decoder_1.vhd(36)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885103 "|Logic|Decoder_1:Decoder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:reg2T " "Elaborating entity \"Reg\" for hierarchy \"Reg:reg2T\"" {  } { { "Logic.vhd" "reg2T" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regEnable regEnable:regEN " "Elaborating entity \"regEnable\" for hierarchy \"regEnable:regEN\"" {  } { { "Logic.vhd" "regEN" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885132 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg0 regEnable.vhd(20) " "VHDL Process Statement warning at regEnable.vhd(20): inferring latch(es) for signal or variable \"reg0\", which holds its previous value in one or more paths through the process" {  } { { "regEnable.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/regEnable.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885133 "|Logic|regEnable:regEN"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg1 regEnable.vhd(20) " "VHDL Process Statement warning at regEnable.vhd(20): inferring latch(es) for signal or variable \"reg1\", which holds its previous value in one or more paths through the process" {  } { { "regEnable.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/regEnable.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885133 "|Logic|regEnable:regEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1 regEnable.vhd(20) " "Inferred latch for \"reg1\" at regEnable.vhd(20)" {  } { { "regEnable.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/regEnable.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885133 "|Logic|regEnable:regEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg0 regEnable.vhd(20) " "Inferred latch for \"reg0\" at regEnable.vhd(20)" {  } { { "regEnable.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/regEnable.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885133 "|Logic|regEnable:regEN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moveImm moveImm:ImmtoReg " "Elaborating entity \"moveImm\" for hierarchy \"moveImm:ImmtoReg\"" {  } { { "Logic.vhd" "ImmtoReg" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitInverter bitInverter:toInvert " "Elaborating entity \"bitInverter\" for hierarchy \"bitInverter:toInvert\"" {  } { { "Logic.vhd" "toInvert" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885137 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "invertedV bitInverter.vhd(27) " "VHDL Process Statement warning at bitInverter.vhd(27): inferring latch(es) for signal or variable \"invertedV\", which holds its previous value in one or more paths through the process" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885138 "|Logic|bitInverter:toInvert"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "invert_out bitInverter.vhd(27) " "VHDL Process Statement warning at bitInverter.vhd(27): inferring latch(es) for signal or variable \"invert_out\", which holds its previous value in one or more paths through the process" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[0\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[0\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[1\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[1\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[2\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[2\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[3\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[3\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[4\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[4\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[5\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[5\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[6\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[6\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[7\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[7\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[0\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[0\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[1\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[1\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[2\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[2\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[3\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[3\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[4\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[4\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[5\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[5\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[6\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[6\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[7\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[7\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885139 "|Logic|bitInverter:toInvert"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddOne AddOne:Add1 " "Elaborating entity \"AddOne\" for hierarchy \"AddOne:Add1\"" {  } { { "Logic.vhd" "Add1" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885141 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "num2 AddOne.vhd(12) " "VHDL Signal Declaration warning at AddOne.vhd(12): used implicit default value for signal \"num2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "AddOne.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/AddOne.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1556472885142 "|Logic|AddOne:Add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder AddOne:Add1\|oneBitAdder:Bit0 " "Elaborating entity \"oneBitAdder\" for hierarchy \"AddOne:Add1\|oneBitAdder:Bit0\"" {  } { { "AddOne.vhd" "Bit0" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/AddOne.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:AddSub " "Elaborating entity \"Adder\" for hierarchy \"Adder:AddSub\"" {  } { { "Logic.vhd" "AddSub" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EOR EOR:Reg_XoR " "Elaborating entity \"EOR\" for hierarchy \"EOR:Reg_XoR\"" {  } { { "Logic.vhd" "Reg_XoR" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885176 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wReg EOR.vhd(32) " "VHDL Process Statement warning at EOR.vhd(32): signal \"wReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EOR.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/EOR.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885180 "|Logic|EOR:Reg_XoR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "source EOR.vhd(38) " "VHDL Process Statement warning at EOR.vhd(38): signal \"source\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EOR.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/EOR.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885180 "|Logic|EOR:Reg_XoR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest EOR.vhd(38) " "VHDL Process Statement warning at EOR.vhd(38): signal \"dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EOR.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/EOR.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885180 "|Logic|EOR:Reg_XoR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_reg And_reg:And1 " "Elaborating entity \"And_reg\" for hierarchy \"And_reg:And1\"" {  } { { "Logic.vhd" "And1" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885183 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wReg And_reg.vhd(31) " "VHDL Process Statement warning at And_reg.vhd(31): signal \"wReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885185 "|Logic|And_reg:And1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wReg And_reg.vhd(33) " "VHDL Process Statement warning at And_reg.vhd(33): signal \"wReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885185 "|Logic|And_reg:And1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "source And_reg.vhd(37) " "VHDL Process Statement warning at And_reg.vhd(37): signal \"source\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885185 "|Logic|And_reg:And1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest And_reg.vhd(37) " "VHDL Process Statement warning at And_reg.vhd(37): signal \"dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885185 "|Logic|And_reg:And1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "source And_reg.vhd(22) " "VHDL Process Statement warning at And_reg.vhd(22): inferring latch(es) for signal or variable \"source\", which holds its previous value in one or more paths through the process" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885185 "|Logic|And_reg:And1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest And_reg.vhd(22) " "VHDL Process Statement warning at And_reg.vhd(22): inferring latch(es) for signal or variable \"dest\", which holds its previous value in one or more paths through the process" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885185 "|Logic|And_reg:And1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitInverter_number bitInverter_number:toInvertnum " "Elaborating entity \"bitInverter_number\" for hierarchy \"bitInverter_number:toInvertnum\"" {  } { { "Logic.vhd" "toInvertnum" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885188 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number bitInverter_number.vhd(31) " "VHDL Process Statement warning at bitInverter_number.vhd(31): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885189 "|Logic|bitInverter_number:toInvertnum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number_1 bitInverter_number.vhd(32) " "VHDL Process Statement warning at bitInverter_number.vhd(32): signal \"number_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885189 "|Logic|bitInverter_number:toInvertnum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isSub bitInverter_number.vhd(34) " "VHDL Process Statement warning at bitInverter_number.vhd(34): signal \"isSub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885189 "|Logic|bitInverter_number:toInvertnum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number_1 bitInverter_number.vhd(35) " "VHDL Process Statement warning at bitInverter_number.vhd(35): signal \"number_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885189 "|Logic|bitInverter_number:toInvertnum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rs2 bitInverter_number.vhd(40) " "VHDL Process Statement warning at bitInverter_number.vhd(40): signal \"Rs2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885189 "|Logic|bitInverter_number:toInvertnum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg1_val_num bitInverter_number.vhd(41) " "VHDL Process Statement warning at bitInverter_number.vhd(41): signal \"reg1_val_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885189 "|Logic|bitInverter_number:toInvertnum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg0_val_num bitInverter_number.vhd(43) " "VHDL Process Statement warning at bitInverter_number.vhd(43): signal \"reg0_val_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885190 "|Logic|bitInverter_number:toInvertnum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_number Add_number:AddSubnum " "Elaborating entity \"Add_number\" for hierarchy \"Add_number:AddSubnum\"" {  } { { "Logic.vhd" "AddSubnum" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexor Multiplexor:Mux " "Elaborating entity \"Multiplexor\" for hierarchy \"Multiplexor:Mux\"" {  } { { "Logic.vhd" "Mux" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885214 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addorsub Multiplexor.vhd(33) " "VHDL Process Statement warning at Multiplexor.vhd(33): signal \"addorsub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885215 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "movimm Multiplexor.vhd(36) " "VHDL Process Statement warning at Multiplexor.vhd(36): signal \"movimm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885215 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "invert Multiplexor.vhd(39) " "VHDL Process Statement warning at Multiplexor.vhd(39): signal \"invert\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885215 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AndReg Multiplexor.vhd(42) " "VHDL Process Statement warning at Multiplexor.vhd(42): signal \"AndReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885215 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EOR Multiplexor.vhd(45) " "VHDL Process Statement warning at Multiplexor.vhd(45): signal \"EOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885215 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addSubAnsNum Multiplexor.vhd(48) " "VHDL Process Statement warning at Multiplexor.vhd(48): signal \"addSubAnsNum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885215 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RShift_ans Multiplexor.vhd(51) " "VHDL Process Statement warning at Multiplexor.vhd(51): signal \"RShift_ans\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885215 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LShift_ans Multiplexor.vhd(54) " "VHDL Process Statement warning at Multiplexor.vhd(54): signal \"LShift_ans\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885215 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "currAns Multiplexor.vhd(28) " "VHDL Process Statement warning at Multiplexor.vhd(28): inferring latch(es) for signal or variable \"currAns\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885215 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[0\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[0\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885216 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[1\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[1\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885216 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[2\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[2\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885216 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[3\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[3\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885216 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[4\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[4\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885216 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[5\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[5\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885216 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[6\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[6\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885216 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[7\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[7\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885216 "|Logic|Multiplexor:Mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift left_shift:Lshift " "Elaborating entity \"left_shift\" for hierarchy \"left_shift:Lshift\"" {  } { { "Logic.vhd" "Lshift" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885218 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rs2 left_shift.vhd(20) " "VHDL Process Statement warning at left_shift.vhd(20): signal \"Rs2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885219 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input left_shift.vhd(27) " "VHDL Process Statement warning at left_shift.vhd(27): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885219 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input left_shift.vhd(28) " "VHDL Process Statement warning at left_shift.vhd(28): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885219 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input left_shift.vhd(29) " "VHDL Process Statement warning at left_shift.vhd(29): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885220 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input left_shift.vhd(30) " "VHDL Process Statement warning at left_shift.vhd(30): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885220 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input left_shift.vhd(31) " "VHDL Process Statement warning at left_shift.vhd(31): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885220 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input left_shift.vhd(32) " "VHDL Process Statement warning at left_shift.vhd(32): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885220 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input left_shift.vhd(33) " "VHDL Process Statement warning at left_shift.vhd(33): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885220 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output left_shift.vhd(35) " "VHDL Process Statement warning at left_shift.vhd(35): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885220 "|Logic|left_shift:Lshift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift right_shift:Rshift " "Elaborating entity \"right_shift\" for hierarchy \"right_shift:Rshift\"" {  } { { "Logic.vhd" "Rshift" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885223 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rs2 right_shift.vhd(21) " "VHDL Process Statement warning at right_shift.vhd(21): signal \"Rs2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885224 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input right_shift.vhd(27) " "VHDL Process Statement warning at right_shift.vhd(27): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885224 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input right_shift.vhd(28) " "VHDL Process Statement warning at right_shift.vhd(28): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885225 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input right_shift.vhd(29) " "VHDL Process Statement warning at right_shift.vhd(29): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885225 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input right_shift.vhd(30) " "VHDL Process Statement warning at right_shift.vhd(30): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885225 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input right_shift.vhd(31) " "VHDL Process Statement warning at right_shift.vhd(31): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885225 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input right_shift.vhd(32) " "VHDL Process Statement warning at right_shift.vhd(32): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885225 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input right_shift.vhd(33) " "VHDL Process Statement warning at right_shift.vhd(33): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885225 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output right_shift.vhd(36) " "VHDL Process Statement warning at right_shift.vhd(36): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885225 "|Logic|right_shift:Rshift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:Disp " "Elaborating entity \"Display\" for hierarchy \"Display:Disp\"" {  } { { "Logic.vhd" "Disp" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556472885227 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg0_value Display.vhd(28) " "VHDL Process Statement warning at Display.vhd(28): signal \"reg0_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885229 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg0_value Display.vhd(29) " "VHDL Process Statement warning at Display.vhd(29): signal \"reg0_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885229 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg1_value Display.vhd(32) " "VHDL Process Statement warning at Display.vhd(32): signal \"reg1_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885229 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg1_value Display.vhd(33) " "VHDL Process Statement warning at Display.vhd(33): signal \"reg1_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885230 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(42) " "VHDL Process Statement warning at Display.vhd(42): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885230 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(50) " "VHDL Process Statement warning at Display.vhd(50): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885230 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(58) " "VHDL Process Statement warning at Display.vhd(58): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885230 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(66) " "VHDL Process Statement warning at Display.vhd(66): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885230 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(74) " "VHDL Process Statement warning at Display.vhd(74): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885230 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(82) " "VHDL Process Statement warning at Display.vhd(82): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885230 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(90) " "VHDL Process Statement warning at Display.vhd(90): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885230 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(98) " "VHDL Process Statement warning at Display.vhd(98): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885230 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(106) " "VHDL Process Statement warning at Display.vhd(106): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885230 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(114) " "VHDL Process Statement warning at Display.vhd(114): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885230 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(122) " "VHDL Process Statement warning at Display.vhd(122): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885230 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(130) " "VHDL Process Statement warning at Display.vhd(130): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885230 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(138) " "VHDL Process Statement warning at Display.vhd(138): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885230 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(146) " "VHDL Process Statement warning at Display.vhd(146): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885230 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(154) " "VHDL Process Statement warning at Display.vhd(154): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(162) " "VHDL Process Statement warning at Display.vhd(162): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b0 Display.vhd(40) " "VHDL Process Statement warning at Display.vhd(40): inferring latch(es) for signal or variable \"b0\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b1 Display.vhd(40) " "VHDL Process Statement warning at Display.vhd(40): inferring latch(es) for signal or variable \"b1\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b2 Display.vhd(40) " "VHDL Process Statement warning at Display.vhd(40): inferring latch(es) for signal or variable \"b2\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b3 Display.vhd(40) " "VHDL Process Statement warning at Display.vhd(40): inferring latch(es) for signal or variable \"b3\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b4 Display.vhd(40) " "VHDL Process Statement warning at Display.vhd(40): inferring latch(es) for signal or variable \"b4\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b5 Display.vhd(40) " "VHDL Process Statement warning at Display.vhd(40): inferring latch(es) for signal or variable \"b5\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b6 Display.vhd(40) " "VHDL Process Statement warning at Display.vhd(40): inferring latch(es) for signal or variable \"b6\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(177) " "VHDL Process Statement warning at Display.vhd(177): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(185) " "VHDL Process Statement warning at Display.vhd(185): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(193) " "VHDL Process Statement warning at Display.vhd(193): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(201) " "VHDL Process Statement warning at Display.vhd(201): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(209) " "VHDL Process Statement warning at Display.vhd(209): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(217) " "VHDL Process Statement warning at Display.vhd(217): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(225) " "VHDL Process Statement warning at Display.vhd(225): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885231 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(233) " "VHDL Process Statement warning at Display.vhd(233): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885232 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(241) " "VHDL Process Statement warning at Display.vhd(241): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885232 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(249) " "VHDL Process Statement warning at Display.vhd(249): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885232 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(257) " "VHDL Process Statement warning at Display.vhd(257): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885232 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(265) " "VHDL Process Statement warning at Display.vhd(265): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885232 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(273) " "VHDL Process Statement warning at Display.vhd(273): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885232 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(281) " "VHDL Process Statement warning at Display.vhd(281): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885232 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(289) " "VHDL Process Statement warning at Display.vhd(289): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885232 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(297) " "VHDL Process Statement warning at Display.vhd(297): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556472885232 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a0 Display.vhd(175) " "VHDL Process Statement warning at Display.vhd(175): inferring latch(es) for signal or variable \"a0\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885232 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a1 Display.vhd(175) " "VHDL Process Statement warning at Display.vhd(175): inferring latch(es) for signal or variable \"a1\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885232 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a2 Display.vhd(175) " "VHDL Process Statement warning at Display.vhd(175): inferring latch(es) for signal or variable \"a2\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885232 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a3 Display.vhd(175) " "VHDL Process Statement warning at Display.vhd(175): inferring latch(es) for signal or variable \"a3\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885232 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a4 Display.vhd(175) " "VHDL Process Statement warning at Display.vhd(175): inferring latch(es) for signal or variable \"a4\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885232 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a5 Display.vhd(175) " "VHDL Process Statement warning at Display.vhd(175): inferring latch(es) for signal or variable \"a5\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885232 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a6 Display.vhd(175) " "VHDL Process Statement warning at Display.vhd(175): inferring latch(es) for signal or variable \"a6\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556472885233 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a6 Display.vhd(175) " "Inferred latch for \"a6\" at Display.vhd(175)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885233 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a5 Display.vhd(175) " "Inferred latch for \"a5\" at Display.vhd(175)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885233 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4 Display.vhd(175) " "Inferred latch for \"a4\" at Display.vhd(175)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885233 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3 Display.vhd(175) " "Inferred latch for \"a3\" at Display.vhd(175)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885233 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2 Display.vhd(175) " "Inferred latch for \"a2\" at Display.vhd(175)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885233 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1 Display.vhd(175) " "Inferred latch for \"a1\" at Display.vhd(175)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885233 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0 Display.vhd(175) " "Inferred latch for \"a0\" at Display.vhd(175)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885233 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b6 Display.vhd(40) " "Inferred latch for \"b6\" at Display.vhd(40)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885233 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b5 Display.vhd(40) " "Inferred latch for \"b5\" at Display.vhd(40)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885233 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b4 Display.vhd(40) " "Inferred latch for \"b4\" at Display.vhd(40)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885233 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b3 Display.vhd(40) " "Inferred latch for \"b3\" at Display.vhd(40)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885233 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2 Display.vhd(40) " "Inferred latch for \"b2\" at Display.vhd(40)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885233 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1 Display.vhd(40) " "Inferred latch for \"b1\" at Display.vhd(40)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885233 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0 Display.vhd(40) " "Inferred latch for \"b0\" at Display.vhd(40)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556472885233 "|Logic|Display:Disp"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder_1:Decoder1\|instrC\[3\] " "Latch Decoder_1:Decoder1\|instrC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Logic_in\[6\] " "Ports ENA and CLR on the latch are fed by the same signal Logic_in\[6\]" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556472886217 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556472886217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder_1:Decoder1\|instrC\[2\] " "Latch Decoder_1:Decoder1\|instrC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Logic_in\[6\] " "Ports ENA and PRE on the latch are fed by the same signal Logic_in\[6\]" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556472886217 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556472886217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder_1:Decoder1\|instrC\[1\] " "Latch Decoder_1:Decoder1\|instrC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Logic_in\[6\] " "Ports ENA and PRE on the latch are fed by the same signal Logic_in\[6\]" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556472886217 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556472886217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder_1:Decoder1\|instrC\[0\] " "Latch Decoder_1:Decoder1\|instrC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Logic_in\[6\] " "Ports ENA and PRE on the latch are fed by the same signal Logic_in\[6\]" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556472886217 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556472886217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder_1:Decoder1\|isSub " "Latch Decoder_1:Decoder1\|isSub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Logic_in\[11\] " "Ports ENA and PRE on the latch are fed by the same signal Logic_in\[11\]" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556472886218 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556472886218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder_1:Decoder1\|Rs1 " "Latch Decoder_1:Decoder1\|Rs1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Logic_in\[9\] " "Ports D and ENA on the latch are fed by the same signal Logic_in\[9\]" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556472886218 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556472886218 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1556472886536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556472887301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556472887301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556472887380 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556472887380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "248 " "Implemented 248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556472887380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556472887380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556472887437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 12:34:47 2019 " "Processing ended: Sun Apr 28 12:34:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556472887437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556472887437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556472887437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556472887437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556472888747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556472888748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 12:34:48 2019 " "Processing started: Sun Apr 28 12:34:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556472888748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556472888748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Logic -c Logic " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Logic -c Logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556472888748 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556472888863 ""}
{ "Info" "0" "" "Project  = Logic" {  } {  } 0 0 "Project  = Logic" 0 0 "Fitter" 0 0 1556472888864 ""}
{ "Info" "0" "" "Revision = Logic" {  } {  } 0 0 "Revision = Logic" 0 0 "Fitter" 0 0 1556472888864 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1556472888972 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Logic EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design Logic" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1556472889621 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1556472889622 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1556472889676 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1556472889677 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556472889824 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556472889843 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556472890124 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556472890124 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556472890126 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556472890126 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556472890126 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556472890126 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556472890126 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556472890126 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556472890128 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "56 56 " "No exact pin location assignment(s) for 56 pins of 56 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0_valueout\[0\] " "Pin reg0_valueout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0_valueout[0] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0_valueout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0_valueout\[1\] " "Pin reg0_valueout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0_valueout[1] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0_valueout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0_valueout\[2\] " "Pin reg0_valueout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0_valueout[2] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0_valueout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0_valueout\[3\] " "Pin reg0_valueout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0_valueout[3] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0_valueout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0_valueout\[4\] " "Pin reg0_valueout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0_valueout[4] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0_valueout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0_valueout\[5\] " "Pin reg0_valueout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0_valueout[5] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0_valueout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0_valueout\[6\] " "Pin reg0_valueout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0_valueout[6] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0_valueout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0_valueout\[7\] " "Pin reg0_valueout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0_valueout[7] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0_valueout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_valueout\[0\] " "Pin reg1_valueout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_valueout[0] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_valueout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_valueout\[1\] " "Pin reg1_valueout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_valueout[1] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_valueout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_valueout\[2\] " "Pin reg1_valueout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_valueout[2] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_valueout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_valueout\[3\] " "Pin reg1_valueout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_valueout[3] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_valueout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_valueout\[4\] " "Pin reg1_valueout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_valueout[4] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_valueout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_valueout\[5\] " "Pin reg1_valueout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_valueout[5] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_valueout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_valueout\[6\] " "Pin reg1_valueout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_valueout[6] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_valueout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_valueout\[7\] " "Pin reg1_valueout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_valueout[7] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_valueout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regT_valueout\[0\] " "Pin regT_valueout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regT_valueout[0] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regT_valueout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regT_valueout\[1\] " "Pin regT_valueout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regT_valueout[1] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regT_valueout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regT_valueout\[2\] " "Pin regT_valueout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regT_valueout[2] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regT_valueout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regT_valueout\[3\] " "Pin regT_valueout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regT_valueout[3] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regT_valueout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regT_valueout\[4\] " "Pin regT_valueout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regT_valueout[4] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regT_valueout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regT_valueout\[5\] " "Pin regT_valueout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regT_valueout[5] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regT_valueout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regT_valueout\[6\] " "Pin regT_valueout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regT_valueout[6] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regT_valueout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regT_valueout\[7\] " "Pin regT_valueout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regT_valueout[7] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regT_valueout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a0 " "Pin a0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a0 } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1 " "Pin a1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a1 } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a2 " "Pin a2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a2 } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a3 " "Pin a3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a3 } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a4 " "Pin a4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a4 } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a5 " "Pin a5 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a5 } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a6 " "Pin a6 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a6 } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b0 " "Pin b0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { b0 } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1 " "Pin b1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { b1 } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b2 " "Pin b2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { b2 } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b3 " "Pin b3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { b3 } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b4 " "Pin b4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { b4 } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b5 " "Pin b5 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { b5 } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b6 " "Pin b6 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { b6 } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_upd " "Pin Logic_upd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_upd } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_upd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[8\] " "Pin Logic_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[8] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[9\] " "Pin Logic_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[9] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[10\] " "Pin Logic_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[10] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[0\] " "Pin Logic_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[0] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[1\] " "Pin Logic_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[1] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[2\] " "Pin Logic_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[2] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[13\] " "Pin Logic_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[13] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[14\] " "Pin Logic_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[14] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[15\] " "Pin Logic_in\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[15] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[11\] " "Pin Logic_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[11] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[12\] " "Pin Logic_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[12] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_exe " "Pin Logic_exe not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_exe } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[3\] " "Pin Logic_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[3] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[4\] " "Pin Logic_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[4] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[5\] " "Pin Logic_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[5] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[6\] " "Pin Logic_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[6] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Logic_in\[7\] " "Pin Logic_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_in[7] } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556472890699 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1556472890699 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "TimeQuest Timing Analyzer is analyzing 39 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1556472891166 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Logic.sdc " "Synopsys Design Constraints File file not found: 'Logic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556472891167 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556472891168 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decoder1\|Equal1~2  from: datad  to: combout " "Cell: Decoder1\|Equal1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556472891170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decoder1\|instrC\[3\]~11  from: datab  to: combout " "Cell: Decoder1\|instrC\[3\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556472891170 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1556472891170 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556472891172 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1556472891173 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556472891173 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Logic_exe~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node Logic_exe~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556472891197 ""}  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_exe~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556472891197 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder_1:Decoder1\|isSub  " "Automatically promoted node Decoder_1:Decoder1\|isSub " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556472891197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Adder:AddSub\|oneBitAdder:Bit0\|sum~2 " "Destination node Adder:AddSub\|oneBitAdder:Bit0\|sum~2" {  } { { "oneBitAdder.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/oneBitAdder.vhd" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Adder:AddSub|oneBitAdder:Bit0|sum~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556472891197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bitInverter:toInvert\|reg0_valout\[0\]~1 " "Destination node bitInverter:toInvert\|reg0_valout\[0\]~1" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bitInverter:toInvert|reg0_valout[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556472891197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bitInverter:toInvert\|reg1_valout\[0\]~0 " "Destination node bitInverter:toInvert\|reg1_valout\[0\]~0" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bitInverter:toInvert|reg1_valout[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556472891197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bitInverter_number:toInvertnum\|reg0_valout_num\[0\]~0 " "Destination node bitInverter_number:toInvertnum\|reg0_valout_num\[0\]~0" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bitInverter_number:toInvertnum|reg0_valout_num[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556472891197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add_number:AddSubnum\|oneBitAdder:Bit0\|sum~0 " "Destination node Add_number:AddSubnum\|oneBitAdder:Bit0\|sum~0" {  } { { "oneBitAdder.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/oneBitAdder.vhd" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add_number:AddSubnum|oneBitAdder:Bit0|sum~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556472891197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bitInverter:toInvert\|reg0_valout\[1\]~3 " "Destination node bitInverter:toInvert\|reg0_valout\[1\]~3" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bitInverter:toInvert|reg0_valout[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556472891197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bitInverter:toInvert\|reg1_valout\[1\]~2 " "Destination node bitInverter:toInvert\|reg1_valout\[1\]~2" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bitInverter:toInvert|reg1_valout[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556472891197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bitInverter_number:toInvertnum\|reg0_valout_num\[1\]~1 " "Destination node bitInverter_number:toInvertnum\|reg0_valout_num\[1\]~1" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bitInverter_number:toInvertnum|reg0_valout_num[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556472891197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bitInverter:toInvert\|reg0_valout\[2\]~4 " "Destination node bitInverter:toInvert\|reg0_valout\[2\]~4" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bitInverter:toInvert|reg0_valout[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556472891197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bitInverter:toInvert\|reg1_valout\[2\]~4 " "Destination node bitInverter:toInvert\|reg1_valout\[2\]~4" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bitInverter:toInvert|reg1_valout[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556472891197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1556472891197 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1556472891197 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder_1:Decoder1|isSub } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556472891197 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder_1:Decoder1\|Equal0~2  " "Automatically promoted node Decoder_1:Decoder1\|Equal0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556472891200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decoder_1:Decoder1\|instrC\[1\]~6 " "Destination node Decoder_1:Decoder1\|instrC\[1\]~6" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder_1:Decoder1|instrC[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556472891200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decoder_1:Decoder1\|isSub~0 " "Destination node Decoder_1:Decoder1\|isSub~0" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder_1:Decoder1|isSub~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556472891200 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1556472891200 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder_1:Decoder1|Equal0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556472891200 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder_1:Decoder1\|instrC\[3\]  " "Automatically promoted node Decoder_1:Decoder1\|instrC\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556472891200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:Disp\|Equal0~0 " "Destination node Display:Disp\|Equal0~0" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display:Disp|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556472891200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decoder_1:Decoder1\|instrC\[3\] " "Destination node Decoder_1:Decoder1\|instrC\[3\]" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder_1:Decoder1|instrC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556472891200 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1556472891200 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder_1:Decoder1|instrC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556472891200 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "regEnable:regEN\|reg0  " "Automatically promoted node regEnable:regEN\|reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556472891201 ""}  } { { "regEnable.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/regEnable.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regEnable:regEN|reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556472891201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "regEnable:regEN\|reg1  " "Automatically promoted node regEnable:regEN\|reg1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556472891201 ""}  } { { "regEnable.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/regEnable.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regEnable:regEN|reg1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556472891201 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556472891799 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556472891799 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556472891799 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556472891800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556472891801 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556472891801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556472891801 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556472891801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556472891803 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1556472891803 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556472891803 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "55 unused 2.5V 17 38 0 " "Number of I/O pins in group: 55 (unused VREF, 2.5V VCCIO, 17 input, 38 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1556472891805 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1556472891805 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1556472891805 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556472891806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556472891806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556472891806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556472891806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556472891806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556472891806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556472891806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556472891806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556472891806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556472891806 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1556472891806 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1556472891806 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556472891841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556472894205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556472894381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556472894390 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556472895845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556472895845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556472896486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X39_Y21 X52_Y30 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X39_Y21 to location X52_Y30" {  } { { "loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X39_Y21 to location X52_Y30"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X39_Y21 to location X52_Y30"} 39 21 14 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1556472897883 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556472897883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556472899595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1556472899597 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556472899597 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1556472899611 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556472899715 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556472900042 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556472900184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556472900529 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556472901702 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Logic_exe 2.5 V M10 " "Pin Logic_exe uses I/O standard 2.5 V at M10" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Logic_exe } } } { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Logic_exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shylo/Desktop/Logic Design Final Project/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1556472902259 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1556472902259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shylo/Desktop/Logic Design Final Project/output_files/Logic.fit.smsg " "Generated suppressed messages file C:/Users/shylo/Desktop/Logic Design Final Project/output_files/Logic.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556472902379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5060 " "Peak virtual memory: 5060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556472903009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 12:35:03 2019 " "Processing ended: Sun Apr 28 12:35:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556472903009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556472903009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556472903009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556472903009 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556472904118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556472904118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 12:35:03 2019 " "Processing started: Sun Apr 28 12:35:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556472904118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556472904118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Logic -c Logic " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Logic -c Logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556472904118 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556472905572 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556472905618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556472906162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 12:35:06 2019 " "Processing ended: Sun Apr 28 12:35:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556472906162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556472906162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556472906162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556472906162 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556472906838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556472907406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556472907407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 12:35:07 2019 " "Processing started: Sun Apr 28 12:35:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556472907407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556472907407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Logic -c Logic " "Command: quartus_sta Logic -c Logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556472907407 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1556472907536 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556472907704 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1556472907794 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1556472907794 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1556472908125 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Logic.sdc " "Synopsys Design Constraints File file not found: 'Logic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1556472908326 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1556472908327 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Decoder_1:Decoder1\|instrC\[3\] Decoder_1:Decoder1\|instrC\[3\] " "create_clock -period 1.000 -name Decoder_1:Decoder1\|instrC\[3\] Decoder_1:Decoder1\|instrC\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908328 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Logic_in\[0\] Logic_in\[0\] " "create_clock -period 1.000 -name Logic_in\[0\] Logic_in\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908328 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Logic_exe Logic_exe " "create_clock -period 1.000 -name Logic_exe Logic_exe" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908328 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Logic_in\[11\] Logic_in\[11\] " "create_clock -period 1.000 -name Logic_in\[11\] Logic_in\[11\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908328 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908328 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Decoder1\|isSub\|combout " "Node \"Decoder1\|isSub\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556472908329 ""} { "Warning" "WSTA_SCC_NODE" "Decoder1\|isSub\|dataa " "Node \"Decoder1\|isSub\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556472908329 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1556472908329 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decoder1\|Equal1~2  from: datac  to: combout " "Cell: Decoder1\|Equal1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908331 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decoder1\|instrC\[3\]~11  from: datad  to: combout " "Cell: Decoder1\|instrC\[3\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908331 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1556472908331 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1556472908331 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908332 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1556472908334 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1556472908344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1556472908533 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556472908533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.041 " "Worst-case setup slack is -10.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.041       -78.140 Decoder_1:Decoder1\|instrC\[3\]  " "  -10.041       -78.140 Decoder_1:Decoder1\|instrC\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.121       -31.372 Logic_in\[11\]  " "   -3.121       -31.372 Logic_in\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075        -0.237 Logic_exe  " "   -0.075        -0.237 Logic_exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928         0.000 Logic_in\[0\]  " "    0.928         0.000 Logic_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556472908539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.689 " "Worst-case hold slack is -2.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.689        -6.720 Logic_in\[11\]  " "   -2.689        -6.720 Logic_in\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.247       -18.471 Logic_in\[0\]  " "   -1.247       -18.471 Logic_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424         0.000 Logic_exe  " "    0.424         0.000 Logic_exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.376         0.000 Decoder_1:Decoder1\|instrC\[3\]  " "    1.376         0.000 Decoder_1:Decoder1\|instrC\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556472908553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.836 " "Worst-case recovery slack is -1.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.836        -4.522 Logic_in\[11\]  " "   -1.836        -4.522 Logic_in\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.796        -0.796 Logic_in\[0\]  " "   -0.796        -0.796 Logic_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556472908564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.055 " "Worst-case removal slack is -1.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.055        -2.574 Logic_in\[11\]  " "   -1.055        -2.574 Logic_in\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.757        -0.757 Logic_in\[0\]  " "   -0.757        -0.757 Logic_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556472908574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -32.348 Logic_in\[11\]  " "   -3.000       -32.348 Logic_in\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.000 Logic_in\[0\]  " "   -3.000       -19.000 Logic_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.000 Logic_exe  " "   -3.000       -11.000 Logic_exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467         0.000 Decoder_1:Decoder1\|instrC\[3\]  " "    0.467         0.000 Decoder_1:Decoder1\|instrC\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472908587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556472908587 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1556472908998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1556472909029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1556472909412 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decoder1\|Equal1~2  from: datac  to: combout " "Cell: Decoder1\|Equal1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decoder1\|instrC\[3\]~11  from: datad  to: combout " "Cell: Decoder1\|instrC\[3\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909496 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1556472909496 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909497 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1556472909512 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556472909512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.986 " "Worst-case setup slack is -8.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.986       -70.000 Decoder_1:Decoder1\|instrC\[3\]  " "   -8.986       -70.000 Decoder_1:Decoder1\|instrC\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.757       -26.992 Logic_in\[11\]  " "   -2.757       -26.992 Logic_in\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045         0.000 Logic_exe  " "    0.045         0.000 Logic_exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965         0.000 Logic_in\[0\]  " "    0.965         0.000 Logic_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556472909523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.362 " "Worst-case hold slack is -2.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.362        -5.313 Logic_in\[11\]  " "   -2.362        -5.313 Logic_in\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.116       -15.855 Logic_in\[0\]  " "   -1.116       -15.855 Logic_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363         0.000 Logic_exe  " "    0.363         0.000 Logic_exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.312         0.000 Decoder_1:Decoder1\|instrC\[3\]  " "    1.312         0.000 Decoder_1:Decoder1\|instrC\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556472909539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.529 " "Worst-case recovery slack is -1.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.529        -3.819 Logic_in\[11\]  " "   -1.529        -3.819 Logic_in\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.714        -0.714 Logic_in\[0\]  " "   -0.714        -0.714 Logic_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556472909549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.961 " "Worst-case removal slack is -0.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.961        -2.310 Logic_in\[11\]  " "   -0.961        -2.310 Logic_in\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.674        -0.674 Logic_in\[0\]  " "   -0.674        -0.674 Logic_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556472909562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.142 Logic_in\[11\]  " "   -3.000       -29.142 Logic_in\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.000 Logic_in\[0\]  " "   -3.000       -19.000 Logic_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.000 Logic_exe  " "   -3.000       -11.000 Logic_exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460         0.000 Decoder_1:Decoder1\|instrC\[3\]  " "    0.460         0.000 Decoder_1:Decoder1\|instrC\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472909571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556472909571 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1556472909852 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decoder1\|Equal1~2  from: datac  to: combout " "Cell: Decoder1\|Equal1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910129 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decoder1\|instrC\[3\]~11  from: datad  to: combout " "Cell: Decoder1\|instrC\[3\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910129 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1556472910129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910129 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1556472910133 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556472910133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.743 " "Worst-case setup slack is -5.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.743       -44.664 Decoder_1:Decoder1\|instrC\[3\]  " "   -5.743       -44.664 Decoder_1:Decoder1\|instrC\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.860       -19.295 Logic_in\[11\]  " "   -1.860       -19.295 Logic_in\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 Logic_exe  " "    0.382         0.000 Logic_exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762         0.000 Logic_in\[0\]  " "    0.762         0.000 Logic_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556472910154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.635 " "Worst-case hold slack is -1.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.635        -5.080 Logic_in\[11\]  " "   -1.635        -5.080 Logic_in\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.835       -12.061 Logic_in\[0\]  " "   -0.835       -12.061 Logic_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199         0.000 Logic_exe  " "    0.199         0.000 Logic_exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595         0.000 Decoder_1:Decoder1\|instrC\[3\]  " "    0.595         0.000 Decoder_1:Decoder1\|instrC\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556472910168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.248 " "Worst-case recovery slack is -1.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.248        -2.423 Logic_in\[11\]  " "   -1.248        -2.423 Logic_in\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183         0.000 Logic_in\[0\]  " "    0.183         0.000 Logic_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556472910182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.607 " "Worst-case removal slack is -0.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.607        -1.496 Logic_in\[11\]  " "   -0.607        -1.496 Logic_in\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.517        -0.517 Logic_in\[0\]  " "   -0.517        -0.517 Logic_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556472910622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -33.681 Logic_in\[11\]  " "   -3.000       -33.681 Logic_in\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -20.370 Logic_in\[0\]  " "   -3.000       -20.370 Logic_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.216 Logic_exe  " "   -3.000       -11.216 Logic_exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461         0.000 Decoder_1:Decoder1\|instrC\[3\]  " "    0.461         0.000 Decoder_1:Decoder1\|instrC\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556472910634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556472910634 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556472911890 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556472911890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556472912067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 12:35:12 2019 " "Processing ended: Sun Apr 28 12:35:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556472912067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556472912067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556472912067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556472912067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556472913176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556472913177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 12:35:13 2019 " "Processing started: Sun Apr 28 12:35:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556472913177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556472913177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Logic -c Logic " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Logic -c Logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556472913177 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Logic.vo C:/Users/shylo/Desktop/Logic Design Final Project/simulation/modelsim/ simulation " "Generated file Logic.vo in folder \"C:/Users/shylo/Desktop/Logic Design Final Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556472913708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556472913791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 12:35:13 2019 " "Processing ended: Sun Apr 28 12:35:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556472913791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556472913791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556472913791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556472913791 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 140 s " "Quartus II Full Compilation was successful. 0 errors, 140 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556472914455 ""}
