# Lab 1 - The IF Stage

## Overview
- ### Purpose
  - 
- ### Components
  - 
- ### Expected Inputs & Outputs
  - 

## Code
### Block diagram for the IF stage
### ![Block diagram](https://github.com/fctanglao/ComputerArchitectureLabs/blob/main/Lab%201/if%20stage%20block%20diagram.png)
### You can find the code for the IF stage [*here*](https://github.com/fctanglao/ComputerArchitectureLabs/blob/main/Lab%201/if_stage.v)

## Screenshot
### Testbench for the IF stage
### ![Testbench](https://github.com/fctanglao/ComputerArchitectureLabs/blob/main/Lab%201/if%20stage%20testbench.png)
### You can find the code for the IF stage testbench [*here*](https://github.com/fctanglao/ComputerArchitectureLabs/blob/main/Lab%201/if_stage_tb.v)
