// Seed: 1236543076
module module_0 (
    output tri id_0
    , id_13,
    output tri id_1,
    output supply0 id_2,
    output wand id_3,
    input supply0 id_4,
    input wire id_5,
    input supply0 id_6,
    output wor id_7,
    input wor id_8,
    input wand id_9,
    input supply1 id_10,
    output tri1 id_11
);
  parameter id_14 = 1;
  wire  id_15;
  logic id_16;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd20
) (
    output tri1 id_0,
    output wand id_1,
    input  wor  _id_2,
    input  tri1 id_3,
    output wand id_4
);
  assign id_0 = -1 ? id_3 : 1;
  assign id_1 = id_3;
  logic [7:0][id_2 : 1] id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_1
  );
  assign id_6[1'd0] = id_3;
endmodule
