// Seed: 1250920707
module module_0 #(
    parameter id_1 = 32'd83,
    parameter id_2 = 32'd19
);
  defparam id_1.id_2 = id_2;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri id_2,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    output uwire id_6,
    output tri1 id_7,
    input supply1 id_8,
    output logic id_9,
    output tri1 id_10,
    input tri id_11,
    output wand id_12,
    output supply0 id_13,
    input wand id_14
    , id_24,
    output wor id_15,
    input wire id_16,
    output uwire id_17,
    output uwire id_18,
    input wor id_19,
    input wor id_20,
    input uwire id_21,
    input uwire id_22
);
  assign id_6 = 1;
  always @(id_14 or posedge 1) begin
    id_9 <= 1;
  end
  module_0();
endmodule
