   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"MPU9150.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	NVIC_EnableIRQ:
  25              	.LFB97:
  26              		.file 1 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
   1:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @version  V3.20
   5:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @date     25. February 2013
   6:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   7:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @note
   8:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   9:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  10:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  12:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    All rights reserved.
  13:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  22:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      specific prior written permission.
  23:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    *
  24:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  37:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  38:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __ICCARM__ )
  39:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  41:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  42:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  43:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  extern "C" {
  44:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  45:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  46:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  47:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  48:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  49:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  52:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  55:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  57:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  58:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  61:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  62:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  63:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
  64:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  65:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  66:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup Cortex_M4
  67:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
  68:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  69:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  70:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  71:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  76:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  78:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  79:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  80:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  84:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  85:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  86:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  87:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  89:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
  90:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  91:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  92:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  93:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  94:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  95:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  96:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  98:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
  99:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
 106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000
 184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0
 189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0
 194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**
 210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
 229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Register contain:
 231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register
 232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SCB Register
 234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Register
 236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core MPU Register
 237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core FPU Register
 238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief  Core Register type definitions.
 246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } APSR_Type;
 270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } IPSR_Type;
 283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } xPSR_Type;
 309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[24];
 340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RSERVED1[24];
 342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[24];
 344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[24];
 346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[56];
 348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[644];
 350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[5];
 390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCB_Type;
 392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 606:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 607:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 608:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 609:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 610:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 611:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 612:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 613:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 614:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 615:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 616:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 617:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 618:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 619:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 620:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 621:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 622:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 623:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 624:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 625:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 626:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 627:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 628:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 629:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SysTick_Type;
 630:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 631:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 632:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 633:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 634:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 635:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 636:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 637:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 638:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 639:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 640:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 641:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 642:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 643:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 644:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 645:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 646:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 647:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 648:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 649:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 650:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 651:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 652:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 653:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 654:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 655:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 656:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 657:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 658:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 659:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 660:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 661:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 662:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 663:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 664:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 665:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 666:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 667:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 668:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 669:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 670:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 671:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 672:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 673:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 674:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 675:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  union
 676:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 677:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 678:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 679:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 680:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 681:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[864];
 682:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 683:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[15];
 684:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 685:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[15];
 686:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 687:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[29];
 688:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 689:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 690:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 691:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[43];
 692:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 693:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 694:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[6];
 695:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 696:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 697:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 698:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 699:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 700:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 701:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 702:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 703:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 704:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 705:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 706:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 707:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } ITM_Type;
 708:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 709:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 710:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 711:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 712:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 713:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 714:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 715:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 716:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 717:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 718:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 719:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 720:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 721:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 722:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 723:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 724:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 725:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 726:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 727:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 728:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 729:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 730:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 731:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 732:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 733:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 734:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 735:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 736:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 737:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 738:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 739:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 740:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 741:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 742:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 743:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 744:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 745:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 746:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 747:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 748:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 749:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 750:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 751:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 752:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 753:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 754:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 755:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 756:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 757:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 758:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 759:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 760:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 761:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 762:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 763:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 764:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 765:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 766:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 767:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 768:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 769:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 770:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 771:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 772:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 773:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 774:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 775:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 776:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 777:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 778:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 779:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 780:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 781:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 782:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 783:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 784:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 785:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 786:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 787:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 788:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 789:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 790:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 791:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[1];
 792:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 793:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 794:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 795:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[1];
 796:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 797:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 798:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 799:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } DWT_Type;
 800:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 801:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 802:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 803:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 804:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 805:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 806:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 807:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 808:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 809:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 810:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 811:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 812:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 813:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 814:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 815:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 816:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 817:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 818:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 819:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 820:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 821:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 822:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 823:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 824:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 825:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 826:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 827:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 828:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 829:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 830:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 831:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 832:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 833:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 834:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 835:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 836:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 837:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 838:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 839:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 840:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 841:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 842:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 843:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 844:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 845:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 846:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 847:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 848:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 849:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 850:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 851:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 852:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 853:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 854:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 855:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 856:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 857:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 858:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 859:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 860:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 861:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 862:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 863:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 864:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 865:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 866:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 867:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 868:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 869:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 870:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 871:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 872:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 873:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 874:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 875:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 876:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 877:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 878:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 879:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 880:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
 881:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 882:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 883:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 884:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 885:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 886:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 887:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 888:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 889:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 890:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 891:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 892:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 893:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 894:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 895:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 896:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 897:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 898:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 899:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 900:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 901:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 902:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 903:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 904:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 905:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 906:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 907:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 908:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 909:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 910:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 911:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 912:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 913:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 914:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 915:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 916:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 917:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 918:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 919:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 920:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 921:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 922:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 923:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[2];
 924:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 925:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[55];
 926:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 927:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[131];
 928:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 929:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 930:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 931:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[759];
 932:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 933:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 934:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 935:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[1];
 936:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 937:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 938:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 939:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[39];
 940:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 941:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 942:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED7[8];
 943:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 944:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 945:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } TPI_Type;
 946:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 947:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 948:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 949:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 950:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 951:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 952:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 953:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 954:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 955:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 956:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 957:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 958:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 959:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 960:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 961:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 962:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 963:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 964:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 965:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 966:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 967:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 968:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 969:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 970:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 971:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 972:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 973:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 974:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 975:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
 976:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 977:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 978:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 979:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 980:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 981:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 982:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 983:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 984:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 985:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 986:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 987:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 988:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 989:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 990:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 991:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 992:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 993:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 994:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 995:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 996:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 997:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 998:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 999:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
1000:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1001:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1002:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1003:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
1004:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1005:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1006:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1009:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1011:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1012:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1015:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1017:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1018:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1019:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1020:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1021:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1022:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1023:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1024:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1025:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1026:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1027:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1028:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1029:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1030:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1031:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1032:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1033:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1034:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1035:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1036:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1037:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1038:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1039:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1040:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1041:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1042:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1043:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1044:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1045:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1046:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1047:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1048:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1049:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1050:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1051:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1052:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1053:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1054:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1055:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1056:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1057:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1058:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1059:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1060:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1061:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1062:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1063:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1064:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1065:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1066:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1067:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1068:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1069:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1070:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1071:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1072:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1073:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1074:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1075:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1076:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1077:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1078:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1079:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1080:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1081:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1082:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1083:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1084:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1085:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1086:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } MPU_Type;
1087:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1088:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Type Register */
1089:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1090:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1091:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1092:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1093:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1094:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1095:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1096:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1097:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1098:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Control Register */
1099:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Number Register */
1109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register */
1113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
1123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
1169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } FPU_Type;
1175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register */
1177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register */
1205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
1209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 */
1222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 */
1247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register */
1280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register */
1317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
1324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} */
1402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
1406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
1415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     @{
1423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Priority Grouping
1426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Only values from 0..7 are used.
1430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Priority Grouping
1450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Enable External Interrupt
1462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  27              		.loc 1 1468 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 0346     		mov	r3, r0
  43 0008 FB71     		strb	r3, [r7, #7]
1469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
  44              		.loc 1 1470 0
  45 000a 4FF46143 		mov	r3, #57600
  46 000e CEF20003 		movt	r3, 57344
  47 0012 97F90720 		ldrsb	r2, [r7, #7]
  48 0016 4FEA5212 		lsr	r2, r2, #5
  49 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  50 001c 01F01F01 		and	r1, r1, #31
  51 0020 4FF00100 		mov	r0, #1
  52 0024 00FA01F1 		lsl	r1, r0, r1
  53 0028 43F82210 		str	r1, [r3, r2, lsl #2]
1471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
  54              		.loc 1 1471 0
  55 002c 07F10C07 		add	r7, r7, #12
  56 0030 BD46     		mov	sp, r7
  57 0032 80BC     		pop	{r7}
  58 0034 7047     		bx	lr
  59              		.cfi_endproc
  60              	.LFE97:
  62 0036 00BF     		.section	.text.NVIC002_EnableIRQ,"ax",%progbits
  63              		.align	2
  64              		.thumb
  65              		.thumb_func
  67              	NVIC002_EnableIRQ:
  68              	.LFB112:
  69              		.file 2 "C:\\DAVE3_workspace\\ws_FC\\AttitudeControl_MPU-9110_v0.1\\Dave\\Generated\\inc\\DAVESupp
   1:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /*CODE_BLOCK_BEGIN[NVIC002.h]*/
   2:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**************************************************************************//**
   3:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
   4:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * Copyright (C) 2014 Infineon Technologies AG. All rights reserved.
   5:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
   6:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * Infineon Technologies AG (Infineon) is supplying this software for use with 
   7:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * Infineon's microcontrollers.  
   8:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * This file can be freely distributed within development tools that are 
   9:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * supporting such microcontrollers. 
  10:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
  11:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  12:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  13:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  14:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, 
  15:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  16:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
  17:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ********************************************************************************
  18:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  19:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  20:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                 **
  21:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  22:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** COMPILER : Compiler Independent                                            **
  23:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  24:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** AUTHOR   : App Developer                                                   **
  25:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  26:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  27:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  28:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** MODIFICATION DATE : July 17, 2014                                          **
  29:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** *******************************************************************************/
  30:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  31:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /*******************************************************************************
  32:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                       Author(s) Identity                                   **
  33:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ********************************************************************************
  34:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  35:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** Initials     Name                                                          ** 
  36:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** ---------------------------------------------------------------------------**
  37:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** SNR          App Developer                                                 **
  38:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** *******************************************************************************/
  39:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
  40:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @file NVIC002.h
  41:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
  42:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @brief  Header file for NVIC SRGeneral (NVIC002) App.
  43:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
  44:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
  45:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  /* Revision History
  46:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   * 18  Feb 2013   v1.0.12  Comments are added.
  47:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   * 28  Nov 2013   v1.0.20  Updated as per coding guidelines
  48:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   * 24  Feb 2014   v1.0.24  Modified all macros to STATIC INLINE
  49:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   * 28  Feb 2014   v1.0.26  Reverted uc_id header file inclusion for backward 
  50:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****                             compatibility with DAVE
  51:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   * 17  Jul 2014   v1.0.28  Typecasted all the NodeIDs with IRQn_Type                            
  52:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   */
  53:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  54:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #ifndef NVIC002_H_
  55:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #define NVIC002_H_
  56:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  57:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #ifdef __cplusplus
  58:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** extern "C" {
  59:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #endif
  60:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /******************************************************************************
  61:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                      Include Files                                        **
  62:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ******************************************************************************/
  63:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  64:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <uc_id.h>
  65:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  66:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #if (__TARGET_DEVICE__ == XMC45)
  67:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC4500.h>
  68:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC44)
  69:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC4400.h>
  70:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #elif ((__TARGET_DEVICE__ == XMC42)||(__TARGET_DEVICE__ == XMC41))
  71:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC4200.h>
  72:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC13)
  73:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC1300.h>
  74:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC12)
  75:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC1200.h>
  76:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC11)
  77:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC1100.h>
  78:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #endif
  79:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  80:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  81:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /* Include App config file */
  82:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #ifdef DAVE_CE
  83:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include "NVIC002_Conf.h"
  84:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #endif 
  85:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /******************************************************************************
  86:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                      Global Macro Definitions                             **
  87:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ******************************************************************************/
  88:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  89:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /******************************************************************************
  90:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                      Global Type Definitions                              **
  91:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ******************************************************************************/
  92:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
  93:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @ingroup NVIC002_datastructures
  94:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @{
  95:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
  96:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  97:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
  98:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * Structure which holds the UI configuration mapped for the App
  99:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *        instance.
 100:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  Note: Sub-Priority is not available for TIMM Devices
 101:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 102:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 103:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** typedef struct NVIC002_HandleType
 104:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** {
 105:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   /** Mapped NVIC Node */
 106:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   uint8_t NodeID;     
 107:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   /**  Node Interrupt Priority */
 108:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   uint8_t Priority;    
 109:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   /**  Node Interrupt SubPriority */
 110:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   uint8_t SubPriority;  
 111:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   /* Interrupt enable for Node */
 112:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   uint8_t InterruptEnable;
 113:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** }NVIC002_HandleType;
 114:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 115:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
 116:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @}
 117:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 118:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 119:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /*******************************************************************************
 120:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                      Global Constant Declarations                          **
 121:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** *******************************************************************************/
 122:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 123:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 124:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /*******************************************************************************
 125:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                      Extern Variables                                      **
 126:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** *******************************************************************************/
 127:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 128:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 129:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /*******************************************************************************
 130:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** FUNCTION PROTOTYPES                                                        **
 131:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** *******************************************************************************/
 132:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 133:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
 134:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @ingroup NVIC002_apidoc
 135:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @{
 136:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 137:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 138:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
 139:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * This function is used to configure and initialize the NVIC002 App instances
 140:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 141:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 142:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @param[in] None
 143:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 144:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @return     void
 145:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 146:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 147:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @code
 148:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  #include <DAVE3.h>
 149:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 150:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  int main(void)
 151:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  {
 152:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    DAVE_Init(); // NVIC002_Init() is called within DAVE_Init()
 153:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    return 0;
 154:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  }
 155:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @endcode<BR> </p>
 156:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 157:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 158:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** void  NVIC002_Init(void);
 159:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 160:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
 161:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * This function is used to enable the IRQ
 162:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 163:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @param[in]  Handle Instance Handle
 164:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 165:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @return     void
 166:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 167:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 168:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @code
 169:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  #include <DAVE3.h>
 170:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 171:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  int main(void)
 172:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  {
 173:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    DAVE_Init(); // NVIC002_Init() is called within DAVE_Init()
 174:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 175:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    return 0;
 176:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  }
 177:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @endcode<BR> </p>
 178:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 179:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** __STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
  70              		.loc 2 179 0
  71              		.cfi_startproc
  72              		@ args = 0, pretend = 0, frame = 8
  73              		@ frame_needed = 1, uses_anonymous_args = 0
  74 0000 80B5     		push	{r7, lr}
  75              	.LCFI3:
  76              		.cfi_def_cfa_offset 8
  77              		.cfi_offset 7, -8
  78              		.cfi_offset 14, -4
  79 0002 82B0     		sub	sp, sp, #8
  80              	.LCFI4:
  81              		.cfi_def_cfa_offset 16
  82 0004 00AF     		add	r7, sp, #0
  83              	.LCFI5:
  84              		.cfi_def_cfa_register 7
  85 0006 7860     		str	r0, [r7, #4]
 180:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****     NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
  86              		.loc 2 180 0
  87 0008 7B68     		ldr	r3, [r7, #4]
  88 000a 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
  89 000c DBB2     		uxtb	r3, r3
  90 000e 5BB2     		sxtb	r3, r3
  91 0010 1846     		mov	r0, r3
  92 0012 FFF7FEFF 		bl	NVIC_EnableIRQ
 181:C:\DAVE3_workspace\ws_FC\AttitudeControl_MPU-9110_v0.1\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** }
  93              		.loc 2 181 0
  94 0016 07F10807 		add	r7, r7, #8
  95 001a BD46     		mov	sp, r7
  96 001c 80BD     		pop	{r7, pc}
  97              		.cfi_endproc
  98              	.LFE112:
 100              		.global	Gscale
 101 001e 00BF     		.bss
 104              	Gscale:
 105 0000 00       		.space	1
 106              		.global	Ascale
 109              	Ascale:
 110 0001 00       		.space	1
 111              		.comm	aRes,4,4
 112              		.comm	gRes,4,4
 113              		.comm	mRes,4,4
 114              		.comm	accRaw,6,4
 115              		.comm	gyroRaw,6,4
 116              		.comm	magRaw,6,4
 117              		.global	acc
 118 0002 0000     		.align	2
 121              	acc:
 122 0004 00000000 		.space	12
 122      00000000 
 122      00000000 
 123              		.global	gyro
 124              		.align	2
 127              	gyro:
 128 0010 00000000 		.space	12
 128      00000000 
 128      00000000 
 129              		.global	mag
 130              		.align	2
 133              	mag:
 134 001c 00000000 		.space	12
 134      00000000 
 134      00000000 
 135              		.global	magCalibration
 136              		.align	2
 139              	magCalibration:
 140 0028 00000000 		.space	12
 140      00000000 
 140      00000000 
 141              		.global	magbias
 142              		.align	2
 145              	magbias:
 146 0034 00000000 		.space	12
 146      00000000 
 146      00000000 
 147              		.global	q
 148              		.data
 149              		.align	2
 152              	q:
 153 0000 0000803F 		.word	1065353216
 154 0004 00000000 		.word	0
 155 0008 00000000 		.word	0
 156 000c 00000000 		.word	0
 157              		.global	eInt
 158              		.bss
 159              		.align	2
 162              	eInt:
 163 0040 00000000 		.space	12
 163      00000000 
 163      00000000 
 164              		.global	YAW_OFFSET
 165              		.align	2
 168              	YAW_OFFSET:
 169 004c 00000000 		.space	4
 170              		.global	lastUpdate
 171              		.align	2
 174              	lastUpdate:
 175 0050 00000000 		.space	4
 176              		.global	counterSensor
 177              		.align	1
 180              	counterSensor:
 181 0054 0000     		.space	2
 182 0056 0000     		.section	.text.MPU9150_Setup,"ax",%progbits
 183              		.align	2
 184              		.global	MPU9150_Setup
 185              		.thumb
 186              		.thumb_func
 188              	MPU9150_Setup:
 189              	.LFB168:
 190              		.file 3 "../MPU9150.c"
   1:../MPU9150.c  **** /*
   2:../MPU9150.c  ****  * MPU9150.c
   3:../MPU9150.c  ****  *
   4:../MPU9150.c  ****  *  Created on: 03.04.2015
   5:../MPU9150.c  ****  *      Author: maan
   6:../MPU9150.c  ****  */
   7:../MPU9150.c  **** 
   8:../MPU9150.c  **** #include "MPU9150.h"
   9:../MPU9150.c  **** 
  10:../MPU9150.c  **** // Specify sensor full scale
  11:../MPU9150.c  **** uint8_t Gscale = GFS_250DPS;
  12:../MPU9150.c  **** uint8_t Ascale = AFS_2G;
  13:../MPU9150.c  **** float aRes, gRes, mRes; // scale resolutions per LSB for the sensors
  14:../MPU9150.c  **** 
  15:../MPU9150.c  **** int16_t accRaw[3];
  16:../MPU9150.c  **** int16_t gyroRaw[3];
  17:../MPU9150.c  **** int16_t magRaw[3];
  18:../MPU9150.c  **** 
  19:../MPU9150.c  **** float acc[3] = {0};
  20:../MPU9150.c  **** float gyro[3] = {0};
  21:../MPU9150.c  **** float mag[3] = {0};
  22:../MPU9150.c  **** 
  23:../MPU9150.c  **** float magCalibration[3] = {0, 0, 0}, magbias[3] = {0, 0, 0};  // Factory mag calibration and mag bi
  24:../MPU9150.c  **** #if ATTITUDEALGORITHM == 1
  25:../MPU9150.c  **** KALMAN_t kalmanX, kalmanY, kalmanZ;
  26:../MPU9150.c  **** float kalAngleX, kalAngleY, kalAngleZ;
  27:../MPU9150.c  **** #elif ATTITUDEALGORITHM == 2
  28:../MPU9150.c  **** float q[4] = {1.0f, 0.0f, 0.0f, 0.0f};    // vector to hold quaternion
  29:../MPU9150.c  **** float eInt[3] = {0.0f, 0.0f, 0.0f};       // vector to hold integral error for Mahony method
  30:../MPU9150.c  **** #endif
  31:../MPU9150.c  **** 
  32:../MPU9150.c  **** float YAW_OFFSET = 0.0;
  33:../MPU9150.c  **** 
  34:../MPU9150.c  **** uint32_t lastUpdate = 0; // used to calculate integration interval
  35:../MPU9150.c  **** uint16_t counterSensor = 0;
  36:../MPU9150.c  **** 
  37:../MPU9150.c  **** void MPU9150_Setup()
  38:../MPU9150.c  **** {
 191              		.loc 3 38 0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 8
 194              		@ frame_needed = 1, uses_anonymous_args = 0
 195 0000 80B5     		push	{r7, lr}
 196              	.LCFI6:
 197              		.cfi_def_cfa_offset 8
 198              		.cfi_offset 7, -8
 199              		.cfi_offset 14, -4
 200 0002 82B0     		sub	sp, sp, #8
 201              	.LCFI7:
 202              		.cfi_def_cfa_offset 16
 203 0004 00AF     		add	r7, sp, #0
 204              	.LCFI8:
 205              		.cfi_def_cfa_register 7
  39:../MPU9150.c  **** 	// Read the WHO_AM_I register, this is a good test of communication
  40:../MPU9150.c  **** 	uint8_t c = I2Cdev_readByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, WHO_AM_I_MP
 206              		.loc 3 40 0
 207 0006 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 208 000a C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 209 000e 4FF0D001 		mov	r1, #208
 210 0012 4FF07502 		mov	r2, #117
 211 0016 FFF7FEFF 		bl	I2Cdev_readByte
 212 001a 0346     		mov	r3, r0
 213 001c FB71     		strb	r3, [r7, #7]
  41:../MPU9150.c  **** 
  42:../MPU9150.c  **** 	if (c == 0x68 || c == 0x71) // WHO_AM_I should always be 0x68 (MPU9150 or MPU9250)
 214              		.loc 3 42 0
 215 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 216 0020 682B     		cmp	r3, #104
 217 0022 02D0     		beq	.L4
 218              		.loc 3 42 0 is_stmt 0 discriminator 1
 219 0024 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 220 0026 712B     		cmp	r3, #113
 221 0028 12D1     		bne	.L3
 222              	.L4:
  43:../MPU9150.c  **** 	{
  44:../MPU9150.c  **** 		if (MPU9150_SelfTest())
 223              		.loc 3 44 0 is_stmt 1
 224 002a FFF7FEFF 		bl	MPU9150_SelfTest
 225 002e 0346     		mov	r3, r0
 226 0030 002B     		cmp	r3, #0
 227 0032 0DD0     		beq	.L3
  45:../MPU9150.c  **** 		{
  46:../MPU9150.c  **** 			MPU9150_Calibrate(); // Calibrate gyro and accelerometers, load biases in bias registers
 228              		.loc 3 46 0
 229 0034 FFF7FEFF 		bl	MPU9150_Calibrate
  47:../MPU9150.c  **** 			delay(1000);
 230              		.loc 3 47 0
 231 0038 4FF47A70 		mov	r0, #1000
 232 003c FFF7FEFF 		bl	delay
  48:../MPU9150.c  **** 			MPU9150_Init(); // Inititalize and configure accelerometer and gyroscope
 233              		.loc 3 48 0
 234 0040 FFF7FEFF 		bl	MPU9150_Init
  49:../MPU9150.c  **** 
  50:../MPU9150.c  **** 			NVIC002_EnableIRQ(&NVIC002_Handle1);
 235              		.loc 3 50 0
 236 0044 40F20000 		movw	r0, #:lower16:NVIC002_Handle1
 237 0048 C0F20000 		movt	r0, #:upper16:NVIC002_Handle1
 238 004c FFF7FEFF 		bl	NVIC002_EnableIRQ
 239              	.L3:
  51:../MPU9150.c  **** 		}
  52:../MPU9150.c  **** 	}
  53:../MPU9150.c  **** }
 240              		.loc 3 53 0
 241 0050 07F10807 		add	r7, r7, #8
 242 0054 BD46     		mov	sp, r7
 243 0056 80BD     		pop	{r7, pc}
 244              		.cfi_endproc
 245              	.LFE168:
 247              		.section	.text.MPU9150_Init,"ax",%progbits
 248              		.align	2
 249              		.global	MPU9150_Init
 250              		.thumb
 251              		.thumb_func
 253              	MPU9150_Init:
 254              	.LFB169:
  54:../MPU9150.c  **** 
  55:../MPU9150.c  **** void MPU9150_Init()
  56:../MPU9150.c  **** {
 255              		.loc 3 56 0
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 8
 258              		@ frame_needed = 1, uses_anonymous_args = 0
 259 0000 80B5     		push	{r7, lr}
 260              	.LCFI9:
 261              		.cfi_def_cfa_offset 8
 262              		.cfi_offset 7, -8
 263              		.cfi_offset 14, -4
 264 0002 82B0     		sub	sp, sp, #8
 265              	.LCFI10:
 266              		.cfi_def_cfa_offset 16
 267 0004 00AF     		add	r7, sp, #0
 268              	.LCFI11:
 269              		.cfi_def_cfa_register 7
  57:../MPU9150.c  **** 	// wake up device
  58:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0, MPU9150_ADDRESS, PWR_MGMT_1, 0x00); //
 270              		.loc 3 58 0
 271 0006 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 272 000a C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 273 000e 4FF0D001 		mov	r1, #208
 274 0012 4FF06B02 		mov	r2, #107
 275 0016 4FF00003 		mov	r3, #0
 276 001a FFF7FEFF 		bl	I2Cdev_writeByte
  59:../MPU9150.c  **** 	delay(100); // Delay 100 ms for PLL to get established on x-axis gyro; should check for PLL ready 
 277              		.loc 3 59 0
 278 001e 4FF06400 		mov	r0, #100
 279 0022 FFF7FEFF 		bl	delay
  60:../MPU9150.c  **** 
  61:../MPU9150.c  **** 	// get stable time source
  62:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, PWR_MGMT_1, 0x01);  //
 280              		.loc 3 62 0
 281 0026 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 282 002a C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 283 002e 4FF0D001 		mov	r1, #208
 284 0032 4FF06B02 		mov	r2, #107
 285 0036 4FF00103 		mov	r3, #1
 286 003a FFF7FEFF 		bl	I2Cdev_writeByte
  63:../MPU9150.c  **** 	delay(200);
 287              		.loc 3 63 0
 288 003e 4FF0C800 		mov	r0, #200
 289 0042 FFF7FEFF 		bl	delay
  64:../MPU9150.c  **** 
  65:../MPU9150.c  **** 	// Configure Gyro and Accelerometer
  66:../MPU9150.c  **** 	// Disable FSYNC and set accelerometer and gyro bandwidth to 44 and 42 Hz, respectively;
  67:../MPU9150.c  **** 	// DLPF_CFG = bits 2:0 = 010; this sets the sample rate at 1 kHz for both
  68:../MPU9150.c  **** 	// Minimum delay time is 4.9 ms which sets the fastest rate at ~200 Hz
  69:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, CONFIG, 0x01);
 290              		.loc 3 69 0
 291 0046 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 292 004a C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 293 004e 4FF0D001 		mov	r1, #208
 294 0052 4FF01A02 		mov	r2, #26
 295 0056 4FF00103 		mov	r3, #1
 296 005a FFF7FEFF 		bl	I2Cdev_writeByte
  70:../MPU9150.c  **** 
  71:../MPU9150.c  **** 	// Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
  72:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, SMPLRT_DIV, 0x01);  //
 297              		.loc 3 72 0
 298 005e 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 299 0062 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 300 0066 4FF0D001 		mov	r1, #208
 301 006a 4FF01902 		mov	r2, #25
 302 006e 4FF00103 		mov	r3, #1
 303 0072 FFF7FEFF 		bl	I2Cdev_writeByte
  73:../MPU9150.c  **** 
  74:../MPU9150.c  **** 	// Set gyroscope full scale range
  75:../MPU9150.c  **** 	// Range selects FS_SEL and AFS_SEL are 0 - 3, so 2-bit values are left-shifted into positions 4:3
  76:../MPU9150.c  **** 	uint8_t c =  I2Cdev_readByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, GYRO_CONFI
 304              		.loc 3 76 0
 305 0076 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 306 007a C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 307 007e 4FF0D001 		mov	r1, #208
 308 0082 4FF01B02 		mov	r2, #27
 309 0086 FFF7FEFF 		bl	I2Cdev_readByte
 310 008a 0346     		mov	r3, r0
 311 008c FB71     		strb	r3, [r7, #7]
  77:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, GYRO_CONFIG, c & ~0xE0
 312              		.loc 3 77 0
 313 008e FB79     		ldrb	r3, [r7, #7]
 314 0090 03F01F03 		and	r3, r3, #31
 315 0094 DBB2     		uxtb	r3, r3
 316 0096 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 317 009a C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 318 009e 4FF0D001 		mov	r1, #208
 319 00a2 4FF01B02 		mov	r2, #27
 320 00a6 FFF7FEFF 		bl	I2Cdev_writeByte
  78:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, GYRO_CONFIG, c & ~0x18
 321              		.loc 3 78 0
 322 00aa FB79     		ldrb	r3, [r7, #7]
 323 00ac 23F01803 		bic	r3, r3, #24
 324 00b0 DBB2     		uxtb	r3, r3
 325 00b2 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 326 00b6 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 327 00ba 4FF0D001 		mov	r1, #208
 328 00be 4FF01B02 		mov	r2, #27
 329 00c2 FFF7FEFF 		bl	I2Cdev_writeByte
  79:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, GYRO_CONFIG, c | Gscal
 330              		.loc 3 79 0
 331 00c6 40F20003 		movw	r3, #:lower16:Gscale
 332 00ca C0F20003 		movt	r3, #:upper16:Gscale
 333 00ce 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 334 00d0 4FEAC303 		lsl	r3, r3, #3
 335 00d4 DAB2     		uxtb	r2, r3
 336 00d6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 337 00d8 1343     		orrs	r3, r3, r2
 338 00da DBB2     		uxtb	r3, r3
 339 00dc DBB2     		uxtb	r3, r3
 340 00de 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 341 00e2 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 342 00e6 4FF0D001 		mov	r1, #208
 343 00ea 4FF01B02 		mov	r2, #27
 344 00ee FFF7FEFF 		bl	I2Cdev_writeByte
  80:../MPU9150.c  **** 
  81:../MPU9150.c  **** 	// Set accelerometer configuration
  82:../MPU9150.c  **** 	c =  I2Cdev_readByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, ACCEL_CONFIG);
 345              		.loc 3 82 0
 346 00f2 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 347 00f6 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 348 00fa 4FF0D001 		mov	r1, #208
 349 00fe 4FF01C02 		mov	r2, #28
 350 0102 FFF7FEFF 		bl	I2Cdev_readByte
 351 0106 0346     		mov	r3, r0
 352 0108 FB71     		strb	r3, [r7, #7]
  83:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, ACCEL_CONFIG, c & ~0xE
 353              		.loc 3 83 0
 354 010a FB79     		ldrb	r3, [r7, #7]
 355 010c 03F01F03 		and	r3, r3, #31
 356 0110 DBB2     		uxtb	r3, r3
 357 0112 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 358 0116 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 359 011a 4FF0D001 		mov	r1, #208
 360 011e 4FF01C02 		mov	r2, #28
 361 0122 FFF7FEFF 		bl	I2Cdev_writeByte
  84:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, ACCEL_CONFIG, c & ~0x1
 362              		.loc 3 84 0
 363 0126 FB79     		ldrb	r3, [r7, #7]
 364 0128 23F01803 		bic	r3, r3, #24
 365 012c DBB2     		uxtb	r3, r3
 366 012e 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 367 0132 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 368 0136 4FF0D001 		mov	r1, #208
 369 013a 4FF01C02 		mov	r2, #28
 370 013e FFF7FEFF 		bl	I2Cdev_writeByte
  85:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, ACCEL_CONFIG, c | Asca
 371              		.loc 3 85 0
 372 0142 40F20003 		movw	r3, #:lower16:Ascale
 373 0146 C0F20003 		movt	r3, #:upper16:Ascale
 374 014a 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 375 014c 4FEAC303 		lsl	r3, r3, #3
 376 0150 DAB2     		uxtb	r2, r3
 377 0152 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 378 0154 1343     		orrs	r3, r3, r2
 379 0156 DBB2     		uxtb	r3, r3
 380 0158 DBB2     		uxtb	r3, r3
 381 015a 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 382 015e C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 383 0162 4FF0D001 		mov	r1, #208
 384 0166 4FF01C02 		mov	r2, #28
 385 016a FFF7FEFF 		bl	I2Cdev_writeByte
  86:../MPU9150.c  **** 
  87:../MPU9150.c  **** 	// Configure FIFO
  88:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, INT_ENABLE, 0x00); // 
 386              		.loc 3 88 0
 387 016e 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 388 0172 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 389 0176 4FF0D001 		mov	r1, #208
 390 017a 4FF03802 		mov	r2, #56
 391 017e 4FF00003 		mov	r3, #0
 392 0182 FFF7FEFF 		bl	I2Cdev_writeByte
  89:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, FIFO_EN, 0x00);    // 
 393              		.loc 3 89 0
 394 0186 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 395 018a C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 396 018e 4FF0D001 		mov	r1, #208
 397 0192 4FF02302 		mov	r2, #35
 398 0196 4FF00003 		mov	r3, #0
 399 019a FFF7FEFF 		bl	I2Cdev_writeByte
  90:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, USER_CTRL, 0x02);  // 
 400              		.loc 3 90 0
 401 019e 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 402 01a2 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 403 01a6 4FF0D001 		mov	r1, #208
 404 01aa 4FF06A02 		mov	r2, #106
 405 01ae 4FF00203 		mov	r3, #2
 406 01b2 FFF7FEFF 		bl	I2Cdev_writeByte
  91:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, USER_CTRL, 0x00);  // 
 407              		.loc 3 91 0
 408 01b6 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 409 01ba C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 410 01be 4FF0D001 		mov	r1, #208
 411 01c2 4FF06A02 		mov	r2, #106
 412 01c6 4FF00003 		mov	r3, #0
 413 01ca FFF7FEFF 		bl	I2Cdev_writeByte
  92:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, INT_PIN_CFG, 0x02);
 414              		.loc 3 92 0
 415 01ce 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 416 01d2 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 417 01d6 4FF0D001 		mov	r1, #208
 418 01da 4FF03702 		mov	r2, #55
 419 01de 4FF00203 		mov	r3, #2
 420 01e2 FFF7FEFF 		bl	I2Cdev_writeByte
  93:../MPU9150.c  **** 	delay(100);
 421              		.loc 3 93 0
 422 01e6 4FF06400 		mov	r0, #100
 423 01ea FFF7FEFF 		bl	delay
  94:../MPU9150.c  **** 
  95:../MPU9150.c  **** 	// Read the WHO_AM_I register of the magnetometer, this is a good test of communication
  96:../MPU9150.c  **** 	c = I2Cdev_readByte((const I2C001Handle_type*)&I2C001_Handle0,AK8975A_ADDRESS, WHO_AM_I_AK8975A); 
 424              		.loc 3 96 0
 425 01ee 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 426 01f2 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 427 01f6 4FF01801 		mov	r1, #24
 428 01fa 4FF00002 		mov	r2, #0
 429 01fe FFF7FEFF 		bl	I2Cdev_readByte
 430 0202 0346     		mov	r3, r0
 431 0204 FB71     		strb	r3, [r7, #7]
  97:../MPU9150.c  **** 	if (c == 0x48)
 432              		.loc 3 97 0
 433 0206 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 434 0208 482B     		cmp	r3, #72
 435 020a 05D1     		bne	.L7
  98:../MPU9150.c  **** 		MPU9150_InitAK8975A(magCalibration);
 436              		.loc 3 98 0
 437 020c 40F20000 		movw	r0, #:lower16:magCalibration
 438 0210 C0F20000 		movt	r0, #:upper16:magCalibration
 439 0214 FFF7FEFF 		bl	MPU9150_InitAK8975A
 440              	.L7:
  99:../MPU9150.c  **** 
 100:../MPU9150.c  **** 	// Configure Magnetometer for FIFO
 101:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, FIFO_EN, 0x79); // Ena
 441              		.loc 3 101 0
 442 0218 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 443 021c C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 444 0220 4FF0D001 		mov	r1, #208
 445 0224 4FF02302 		mov	r2, #35
 446 0228 4FF07903 		mov	r3, #121
 447 022c FFF7FEFF 		bl	I2Cdev_writeByte
 102:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, I2C_MST_CTRL, 0x5D);
 448              		.loc 3 102 0
 449 0230 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 450 0234 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 451 0238 4FF0D001 		mov	r1, #208
 452 023c 4FF02402 		mov	r2, #36
 453 0240 4FF05D03 		mov	r3, #93
 454 0244 FFF7FEFF 		bl	I2Cdev_writeByte
 103:../MPU9150.c  **** 	// Set up auxilliary communication with AK8975A for FIFO read
 104:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, I2C_SLV0_ADDR, 0x8C); 
 455              		.loc 3 104 0
 456 0248 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 457 024c C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 458 0250 4FF0D001 		mov	r1, #208
 459 0254 4FF02502 		mov	r2, #37
 460 0258 4FF08C03 		mov	r3, #140
 461 025c FFF7FEFF 		bl	I2Cdev_writeByte
 105:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, I2C_SLV0_REG, 0x02);  
 462              		.loc 3 105 0
 463 0260 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 464 0264 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 465 0268 4FF0D001 		mov	r1, #208
 466 026c 4FF02602 		mov	r2, #38
 467 0270 4FF00203 		mov	r3, #2
 468 0274 FFF7FEFF 		bl	I2Cdev_writeByte
 106:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, I2C_SLV0_CTRL, 0xD7); 
 469              		.loc 3 106 0
 470 0278 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 471 027c C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 472 0280 4FF0D001 		mov	r1, #208
 473 0284 4FF02702 		mov	r2, #39
 474 0288 4FF0D703 		mov	r3, #215
 475 028c FFF7FEFF 		bl	I2Cdev_writeByte
 107:../MPU9150.c  **** 	// Initialize AK8975A for write
 108:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, I2C_SLV1_ADDR, 0x0C); 
 476              		.loc 3 108 0
 477 0290 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 478 0294 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 479 0298 4FF0D001 		mov	r1, #208
 480 029c 4FF02802 		mov	r2, #40
 481 02a0 4FF00C03 		mov	r3, #12
 482 02a4 FFF7FEFF 		bl	I2Cdev_writeByte
 109:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, I2C_SLV1_REG, 0x0A);  
 483              		.loc 3 109 0
 484 02a8 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 485 02ac C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 486 02b0 4FF0D001 		mov	r1, #208
 487 02b4 4FF02902 		mov	r2, #41
 488 02b8 4FF00A03 		mov	r3, #10
 489 02bc FFF7FEFF 		bl	I2Cdev_writeByte
 110:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, I2C_SLV1_DO, 0x01);   
 490              		.loc 3 110 0
 491 02c0 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 492 02c4 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 493 02c8 4FF0D001 		mov	r1, #208
 494 02cc 4FF06402 		mov	r2, #100
 495 02d0 4FF00103 		mov	r3, #1
 496 02d4 FFF7FEFF 		bl	I2Cdev_writeByte
 111:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, I2C_SLV1_CTRL, 0x81); 
 497              		.loc 3 111 0
 498 02d8 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 499 02dc C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 500 02e0 4FF0D001 		mov	r1, #208
 501 02e4 4FF02A02 		mov	r2, #42
 502 02e8 4FF08103 		mov	r3, #129
 503 02ec FFF7FEFF 		bl	I2Cdev_writeByte
 112:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, I2C_SLV4_CTRL, 0x04);
 504              		.loc 3 112 0
 505 02f0 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 506 02f4 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 507 02f8 4FF0D001 		mov	r1, #208
 508 02fc 4FF03402 		mov	r2, #52
 509 0300 4FF00403 		mov	r3, #4
 510 0304 FFF7FEFF 		bl	I2Cdev_writeByte
 113:../MPU9150.c  **** 
 114:../MPU9150.c  **** 	// Configure Interrupts and Bypass Enable
 115:../MPU9150.c  **** 	// Set interrupt pin active high, push-pull, and clear on read of INT_STATUS, enable I2C_BYPASS_EN
 116:../MPU9150.c  **** 	// can join the I2C bus and all can be controlled by the Arduino as master
 117:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, INT_PIN_CFG, 0x00);
 511              		.loc 3 117 0
 512 0308 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 513 030c C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 514 0310 4FF0D001 		mov	r1, #208
 515 0314 4FF03702 		mov	r2, #55
 516 0318 4FF00003 		mov	r3, #0
 517 031c FFF7FEFF 		bl	I2Cdev_writeByte
 118:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, INT_ENABLE, 0x11);  //
 518              		.loc 3 118 0
 519 0320 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 520 0324 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 521 0328 4FF0D001 		mov	r1, #208
 522 032c 4FF03802 		mov	r2, #56
 523 0330 4FF01103 		mov	r3, #17
 524 0334 FFF7FEFF 		bl	I2Cdev_writeByte
 119:../MPU9150.c  **** 
 120:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, I2C_MST_DELAY_CTRL, 0x
 525              		.loc 3 120 0
 526 0338 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 527 033c C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 528 0340 4FF0D001 		mov	r1, #208
 529 0344 4FF06702 		mov	r2, #103
 530 0348 4FF08303 		mov	r3, #131
 531 034c FFF7FEFF 		bl	I2Cdev_writeByte
 121:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, USER_CTRL, 0x64);
 532              		.loc 3 121 0
 533 0350 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 534 0354 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 535 0358 4FF0D001 		mov	r1, #208
 536 035c 4FF06A02 		mov	r2, #106
 537 0360 4FF06403 		mov	r3, #100
 538 0364 FFF7FEFF 		bl	I2Cdev_writeByte
 122:../MPU9150.c  **** 
 123:../MPU9150.c  **** #if ATTITUDEALGORITHM == 1
 124:../MPU9150.c  **** 	KALMAN_Init(&kalmanX, 0.01, 0.03, 0.3);
 125:../MPU9150.c  **** 	KALMAN_Init(&kalmanY, 0.01, 0.03, 0.3);
 126:../MPU9150.c  **** 	KALMAN_Init(&kalmanZ, 0.01, 0.03, 0.3);
 127:../MPU9150.c  **** #endif
 128:../MPU9150.c  **** }
 539              		.loc 3 128 0
 540 0368 07F10807 		add	r7, r7, #8
 541 036c BD46     		mov	sp, r7
 542 036e 80BD     		pop	{r7, pc}
 543              		.cfi_endproc
 544              	.LFE169:
 546              		.global	__aeabi_f2d
 547              		.global	__aeabi_ddiv
 548              		.global	__aeabi_dadd
 549              		.global	__aeabi_d2f
 550              		.section	.text.MPU9150_InitAK8975A,"ax",%progbits
 551              		.align	2
 552              		.global	MPU9150_InitAK8975A
 553              		.thumb
 554              		.thumb_func
 556              	MPU9150_InitAK8975A:
 557              	.LFB170:
 129:../MPU9150.c  **** 
 130:../MPU9150.c  **** void MPU9150_InitAK8975A(float * destination)
 131:../MPU9150.c  **** {
 558              		.loc 3 131 0
 559              		.cfi_startproc
 560              		@ args = 0, pretend = 0, frame = 16
 561              		@ frame_needed = 1, uses_anonymous_args = 0
 562 0000 90B5     		push	{r4, r7, lr}
 563              	.LCFI12:
 564              		.cfi_def_cfa_offset 12
 565              		.cfi_offset 4, -12
 566              		.cfi_offset 7, -8
 567              		.cfi_offset 14, -4
 568 0002 87B0     		sub	sp, sp, #28
 569              	.LCFI13:
 570              		.cfi_def_cfa_offset 40
 571 0004 02AF     		add	r7, sp, #8
 572              	.LCFI14:
 573              		.cfi_def_cfa 7, 32
 574 0006 7860     		str	r0, [r7, #4]
 132:../MPU9150.c  ****   uint8_t rawData[3];  // x/y/z gyro register data stored here
 133:../MPU9150.c  ****   I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,AK8975A_ADDRESS, AK8975A_CNTL, 0x00); 
 575              		.loc 3 133 0
 576 0008 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 577 000c C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 578 0010 4FF01801 		mov	r1, #24
 579 0014 4FF00A02 		mov	r2, #10
 580 0018 4FF00003 		mov	r3, #0
 581 001c FFF7FEFF 		bl	I2Cdev_writeByte
 134:../MPU9150.c  ****   delay(10);
 582              		.loc 3 134 0
 583 0020 4FF00A00 		mov	r0, #10
 584 0024 FFF7FEFF 		bl	delay
 135:../MPU9150.c  ****   I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,AK8975A_ADDRESS, AK8975A_CNTL, 0x0F); 
 585              		.loc 3 135 0
 586 0028 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 587 002c C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 588 0030 4FF01801 		mov	r1, #24
 589 0034 4FF00A02 		mov	r2, #10
 590 0038 4FF00F03 		mov	r3, #15
 591 003c FFF7FEFF 		bl	I2Cdev_writeByte
 136:../MPU9150.c  ****   delay(10);
 592              		.loc 3 136 0
 593 0040 4FF00A00 		mov	r0, #10
 594 0044 FFF7FEFF 		bl	delay
 137:../MPU9150.c  ****   I2Cdev_readBytes((const I2C001Handle_type*)&I2C001_Handle0,AK8975A_ADDRESS, AK8975A_ASAX, 3, &raw
 595              		.loc 3 137 0
 596 0048 07F10C03 		add	r3, r7, #12
 597 004c 0093     		str	r3, [sp, #0]
 598 004e 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 599 0052 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 600 0056 4FF01801 		mov	r1, #24
 601 005a 4FF01002 		mov	r2, #16
 602 005e 4FF00303 		mov	r3, #3
 603 0062 FFF7FEFF 		bl	I2Cdev_readBytes
 138:../MPU9150.c  ****   destination[0] =  (float)(rawData[0] - 128)/256. + 1.; // Return x-axis sensitivity adjustment va
 604              		.loc 3 138 0
 605 0066 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 606 0068 A3F18003 		sub	r3, r3, #128
 607 006c 07EE103A 		fmsr	s14, r3	@ int
 608 0070 F8EEC77A 		fsitos	s15, s14
 609 0074 17EE900A 		fmrs	r0, s15
 610 0078 FFF7FEFF 		bl	__aeabi_f2d
 611 007c 0246     		mov	r2, r0
 612 007e 0B46     		mov	r3, r1
 613 0080 1046     		mov	r0, r2
 614 0082 1946     		mov	r1, r3
 615 0084 4FF00002 		mov	r2, #0
 616 0088 4FF00003 		mov	r3, #0
 617 008c C4F27003 		movt	r3, 16496
 618 0090 FFF7FEFF 		bl	__aeabi_ddiv
 619 0094 0246     		mov	r2, r0
 620 0096 0B46     		mov	r3, r1
 621 0098 1046     		mov	r0, r2
 622 009a 1946     		mov	r1, r3
 623 009c 4FF00002 		mov	r2, #0
 624 00a0 4FF00003 		mov	r3, #0
 625 00a4 C3F6F073 		movt	r3, 16368
 626 00a8 FFF7FEFF 		bl	__aeabi_dadd
 627 00ac 0246     		mov	r2, r0
 628 00ae 0B46     		mov	r3, r1
 629 00b0 1046     		mov	r0, r2
 630 00b2 1946     		mov	r1, r3
 631 00b4 FFF7FEFF 		bl	__aeabi_d2f
 632 00b8 0246     		mov	r2, r0	@ float
 633 00ba 7B68     		ldr	r3, [r7, #4]
 634 00bc 1A60     		str	r2, [r3, #0]	@ float
 139:../MPU9150.c  ****   destination[1] =  (float)(rawData[1] - 128)/256. + 1.;
 635              		.loc 3 139 0
 636 00be 7B68     		ldr	r3, [r7, #4]
 637 00c0 03F10404 		add	r4, r3, #4
 638 00c4 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 639 00c6 A3F18003 		sub	r3, r3, #128
 640 00ca 07EE103A 		fmsr	s14, r3	@ int
 641 00ce F8EEC77A 		fsitos	s15, s14
 642 00d2 17EE900A 		fmrs	r0, s15
 643 00d6 FFF7FEFF 		bl	__aeabi_f2d
 644 00da 0246     		mov	r2, r0
 645 00dc 0B46     		mov	r3, r1
 646 00de 1046     		mov	r0, r2
 647 00e0 1946     		mov	r1, r3
 648 00e2 4FF00002 		mov	r2, #0
 649 00e6 4FF00003 		mov	r3, #0
 650 00ea C4F27003 		movt	r3, 16496
 651 00ee FFF7FEFF 		bl	__aeabi_ddiv
 652 00f2 0246     		mov	r2, r0
 653 00f4 0B46     		mov	r3, r1
 654 00f6 1046     		mov	r0, r2
 655 00f8 1946     		mov	r1, r3
 656 00fa 4FF00002 		mov	r2, #0
 657 00fe 4FF00003 		mov	r3, #0
 658 0102 C3F6F073 		movt	r3, 16368
 659 0106 FFF7FEFF 		bl	__aeabi_dadd
 660 010a 0246     		mov	r2, r0
 661 010c 0B46     		mov	r3, r1
 662 010e 1046     		mov	r0, r2
 663 0110 1946     		mov	r1, r3
 664 0112 FFF7FEFF 		bl	__aeabi_d2f
 665 0116 0346     		mov	r3, r0	@ float
 666 0118 2360     		str	r3, [r4, #0]	@ float
 140:../MPU9150.c  ****   destination[2] =  (float)(rawData[2] - 128)/256. + 1.;
 667              		.loc 3 140 0
 668 011a 7B68     		ldr	r3, [r7, #4]
 669 011c 03F10804 		add	r4, r3, #8
 670 0120 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 671 0122 A3F18003 		sub	r3, r3, #128
 672 0126 07EE103A 		fmsr	s14, r3	@ int
 673 012a F8EEC77A 		fsitos	s15, s14
 674 012e 17EE900A 		fmrs	r0, s15
 675 0132 FFF7FEFF 		bl	__aeabi_f2d
 676 0136 0246     		mov	r2, r0
 677 0138 0B46     		mov	r3, r1
 678 013a 1046     		mov	r0, r2
 679 013c 1946     		mov	r1, r3
 680 013e 4FF00002 		mov	r2, #0
 681 0142 4FF00003 		mov	r3, #0
 682 0146 C4F27003 		movt	r3, 16496
 683 014a FFF7FEFF 		bl	__aeabi_ddiv
 684 014e 0246     		mov	r2, r0
 685 0150 0B46     		mov	r3, r1
 686 0152 1046     		mov	r0, r2
 687 0154 1946     		mov	r1, r3
 688 0156 4FF00002 		mov	r2, #0
 689 015a 4FF00003 		mov	r3, #0
 690 015e C3F6F073 		movt	r3, 16368
 691 0162 FFF7FEFF 		bl	__aeabi_dadd
 692 0166 0246     		mov	r2, r0
 693 0168 0B46     		mov	r3, r1
 694 016a 1046     		mov	r0, r2
 695 016c 1946     		mov	r1, r3
 696 016e FFF7FEFF 		bl	__aeabi_d2f
 697 0172 0346     		mov	r3, r0	@ float
 698 0174 2360     		str	r3, [r4, #0]	@ float
 141:../MPU9150.c  **** }
 699              		.loc 3 141 0
 700 0176 07F11407 		add	r7, r7, #20
 701 017a BD46     		mov	sp, r7
 702 017c 90BD     		pop	{r4, r7, pc}
 703              		.cfi_endproc
 704              	.LFE170:
 706 017e 00BF     		.section	.text.MPU9150_Calibrate,"ax",%progbits
 707              		.align	2
 708              		.global	MPU9150_Calibrate
 709              		.thumb
 710              		.thumb_func
 712              	MPU9150_Calibrate:
 713              	.LFB171:
 142:../MPU9150.c  **** 
 143:../MPU9150.c  **** // Function which accumulates gyro and accelerometer data after device initialization. It calculate
 144:../MPU9150.c  **** // of the at-rest readings and then loads the resulting offsets into accelerometer and gyro bias re
 145:../MPU9150.c  **** void MPU9150_Calibrate()
 146:../MPU9150.c  **** {
 714              		.loc 3 146 0
 715              		.cfi_startproc
 716              		@ args = 0, pretend = 0, frame = 80
 717              		@ frame_needed = 1, uses_anonymous_args = 0
 718 0000 80B5     		push	{r7, lr}
 719              	.LCFI15:
 720              		.cfi_def_cfa_offset 8
 721              		.cfi_offset 7, -8
 722              		.cfi_offset 14, -4
 723 0002 96B0     		sub	sp, sp, #88
 724              	.LCFI16:
 725              		.cfi_def_cfa_offset 96
 726 0004 02AF     		add	r7, sp, #8
 727              	.LCFI17:
 728              		.cfi_def_cfa 7, 88
 147:../MPU9150.c  **** 	uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
 148:../MPU9150.c  **** 	uint16_t ii, packet_count, fifo_count;
 149:../MPU9150.c  **** 	int32_t gyro_bias[3]  = {0, 0, 0}, accel_bias[3] = {0, 0, 0};
 729              		.loc 3 149 0
 730 0006 4FF00003 		mov	r3, #0
 731 000a FB62     		str	r3, [r7, #44]
 732 000c 4FF00003 		mov	r3, #0
 733 0010 3B63     		str	r3, [r7, #48]
 734 0012 4FF00003 		mov	r3, #0
 735 0016 7B63     		str	r3, [r7, #52]
 736 0018 4FF00003 		mov	r3, #0
 737 001c 3B62     		str	r3, [r7, #32]
 738 001e 4FF00003 		mov	r3, #0
 739 0022 7B62     		str	r3, [r7, #36]
 740 0024 4FF00003 		mov	r3, #0
 741 0028 BB62     		str	r3, [r7, #40]
 150:../MPU9150.c  **** 
 151:../MPU9150.c  **** 	// reset device, reset all registers, clear gyro and accelerometer bias registers
 152:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, PWR_MGMT_1, 0x80); // 
 742              		.loc 3 152 0
 743 002a 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 744 002e C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 745 0032 4FF0D001 		mov	r1, #208
 746 0036 4FF06B02 		mov	r2, #107
 747 003a 4FF08003 		mov	r3, #128
 748 003e FFF7FEFF 		bl	I2Cdev_writeByte
 153:../MPU9150.c  **** 	delay(100);
 749              		.loc 3 153 0
 750 0042 4FF06400 		mov	r0, #100
 751 0046 FFF7FEFF 		bl	delay
 154:../MPU9150.c  **** 
 155:../MPU9150.c  **** 	// get stable time source
 156:../MPU9150.c  **** 	// Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
 157:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, PWR_MGMT_1, 0x01);
 752              		.loc 3 157 0
 753 004a 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 754 004e C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 755 0052 4FF0D001 		mov	r1, #208
 756 0056 4FF06B02 		mov	r2, #107
 757 005a 4FF00103 		mov	r3, #1
 758 005e FFF7FEFF 		bl	I2Cdev_writeByte
 158:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, PWR_MGMT_2, 0x00);
 759              		.loc 3 158 0
 760 0062 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 761 0066 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 762 006a 4FF0D001 		mov	r1, #208
 763 006e 4FF06C02 		mov	r2, #108
 764 0072 4FF00003 		mov	r3, #0
 765 0076 FFF7FEFF 		bl	I2Cdev_writeByte
 159:../MPU9150.c  **** 	delay(200);
 766              		.loc 3 159 0
 767 007a 4FF0C800 		mov	r0, #200
 768 007e FFF7FEFF 		bl	delay
 160:../MPU9150.c  **** 
 161:../MPU9150.c  **** 	// Configure device for bias calculation
 162:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, INT_ENABLE, 0x00);   /
 769              		.loc 3 162 0
 770 0082 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 771 0086 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 772 008a 4FF0D001 		mov	r1, #208
 773 008e 4FF03802 		mov	r2, #56
 774 0092 4FF00003 		mov	r3, #0
 775 0096 FFF7FEFF 		bl	I2Cdev_writeByte
 163:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, FIFO_EN, 0x00);      /
 776              		.loc 3 163 0
 777 009a 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 778 009e C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 779 00a2 4FF0D001 		mov	r1, #208
 780 00a6 4FF02302 		mov	r2, #35
 781 00aa 4FF00003 		mov	r3, #0
 782 00ae FFF7FEFF 		bl	I2Cdev_writeByte
 164:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, PWR_MGMT_1, 0x00);   /
 783              		.loc 3 164 0
 784 00b2 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 785 00b6 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 786 00ba 4FF0D001 		mov	r1, #208
 787 00be 4FF06B02 		mov	r2, #107
 788 00c2 4FF00003 		mov	r3, #0
 789 00c6 FFF7FEFF 		bl	I2Cdev_writeByte
 165:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, I2C_MST_CTRL, 0x00); /
 790              		.loc 3 165 0
 791 00ca 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 792 00ce C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 793 00d2 4FF0D001 		mov	r1, #208
 794 00d6 4FF02402 		mov	r2, #36
 795 00da 4FF00003 		mov	r3, #0
 796 00de FFF7FEFF 		bl	I2Cdev_writeByte
 166:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, USER_CTRL, 0x00);    /
 797              		.loc 3 166 0
 798 00e2 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 799 00e6 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 800 00ea 4FF0D001 		mov	r1, #208
 801 00ee 4FF06A02 		mov	r2, #106
 802 00f2 4FF00003 		mov	r3, #0
 803 00f6 FFF7FEFF 		bl	I2Cdev_writeByte
 167:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, USER_CTRL, 0x0C);    /
 804              		.loc 3 167 0
 805 00fa 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 806 00fe C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 807 0102 4FF0D001 		mov	r1, #208
 808 0106 4FF06A02 		mov	r2, #106
 809 010a 4FF00C03 		mov	r3, #12
 810 010e FFF7FEFF 		bl	I2Cdev_writeByte
 168:../MPU9150.c  **** 	delay(15);
 811              		.loc 3 168 0
 812 0112 4FF00F00 		mov	r0, #15
 813 0116 FFF7FEFF 		bl	delay
 169:../MPU9150.c  **** 
 170:../MPU9150.c  **** 	// Configure MPU6050 gyro and accelerometer for bias calculation
 171:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, CONFIG, 0x01);      //
 814              		.loc 3 171 0
 815 011a 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 816 011e C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 817 0122 4FF0D001 		mov	r1, #208
 818 0126 4FF01A02 		mov	r2, #26
 819 012a 4FF00103 		mov	r3, #1
 820 012e FFF7FEFF 		bl	I2Cdev_writeByte
 172:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, SMPLRT_DIV, 0x00);  //
 821              		.loc 3 172 0
 822 0132 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 823 0136 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 824 013a 4FF0D001 		mov	r1, #208
 825 013e 4FF01902 		mov	r2, #25
 826 0142 4FF00003 		mov	r3, #0
 827 0146 FFF7FEFF 		bl	I2Cdev_writeByte
 173:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, GYRO_CONFIG, 0x00);  /
 828              		.loc 3 173 0
 829 014a 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 830 014e C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 831 0152 4FF0D001 		mov	r1, #208
 832 0156 4FF01B02 		mov	r2, #27
 833 015a 4FF00003 		mov	r3, #0
 834 015e FFF7FEFF 		bl	I2Cdev_writeByte
 174:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, ACCEL_CONFIG, 0x00); /
 835              		.loc 3 174 0
 836 0162 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 837 0166 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 838 016a 4FF0D001 		mov	r1, #208
 839 016e 4FF01C02 		mov	r2, #28
 840 0172 4FF00003 		mov	r3, #0
 841 0176 FFF7FEFF 		bl	I2Cdev_writeByte
 175:../MPU9150.c  **** 
 176:../MPU9150.c  **** 	uint16_t  accelsensitivity = 16384;  // = 16384 LSB/g
 842              		.loc 3 176 0
 843 017a 4FF48043 		mov	r3, #16384
 844 017e A7F84C30 		strh	r3, [r7, #76]	@ movhi
 177:../MPU9150.c  **** 
 178:../MPU9150.c  **** 	// Configure FIFO to capture accelerometer and gyro data for bias calculation
 179:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, USER_CTRL, 0x40);   //
 845              		.loc 3 179 0
 846 0182 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 847 0186 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 848 018a 4FF0D001 		mov	r1, #208
 849 018e 4FF06A02 		mov	r2, #106
 850 0192 4FF04003 		mov	r3, #64
 851 0196 FFF7FEFF 		bl	I2Cdev_writeByte
 180:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, FIFO_EN, 0x78);     //
 852              		.loc 3 180 0
 853 019a 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 854 019e C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 855 01a2 4FF0D001 		mov	r1, #208
 856 01a6 4FF02302 		mov	r2, #35
 857 01aa 4FF07803 		mov	r3, #120
 858 01ae FFF7FEFF 		bl	I2Cdev_writeByte
 181:../MPU9150.c  **** 	delay(80); // accumulate 80 samples in 80 milliseconds = 960 bytes
 859              		.loc 3 181 0
 860 01b2 4FF05000 		mov	r0, #80
 861 01b6 FFF7FEFF 		bl	delay
 182:../MPU9150.c  **** 
 183:../MPU9150.c  **** 	// At end of sample accumulation, turn off FIFO sensor read
 184:../MPU9150.c  **** 	I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, FIFO_EN, 0x00);       
 862              		.loc 3 184 0
 863 01ba 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 864 01be C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 865 01c2 4FF0D001 		mov	r1, #208
 866 01c6 4FF02302 		mov	r2, #35
 867 01ca 4FF00003 		mov	r3, #0
 868 01ce FFF7FEFF 		bl	I2Cdev_writeByte
 185:../MPU9150.c  **** 	I2Cdev_readBytes((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, FIFO_COUNTH, 2, &data[
 869              		.loc 3 185 0
 870 01d2 07F13803 		add	r3, r7, #56
 871 01d6 0093     		str	r3, [sp, #0]
 872 01d8 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 873 01dc C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 874 01e0 4FF0D001 		mov	r1, #208
 875 01e4 4FF07202 		mov	r2, #114
 876 01e8 4FF00203 		mov	r3, #2
 877 01ec FFF7FEFF 		bl	I2Cdev_readBytes
 186:../MPU9150.c  **** 	fifo_count = ((uint16_t)data[0] << 8) | data[1];
 878              		.loc 3 186 0
 879 01f0 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 880 01f4 4FEA0323 		lsl	r3, r3, #8
 881 01f8 9AB2     		uxth	r2, r3
 882 01fa 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 883 01fe 1343     		orrs	r3, r3, r2
 884 0200 9BB2     		uxth	r3, r3
 885 0202 A7F84A30 		strh	r3, [r7, #74]	@ movhi
 187:../MPU9150.c  **** 	packet_count = fifo_count/12;// How many sets of full gyro and accelerometer data for averaging
 886              		.loc 3 187 0
 887 0206 B7F84A20 		ldrh	r2, [r7, #74]
 888 020a 4AF6AB23 		movw	r3, #43691
 889 020e CAF6AA23 		movt	r3, 43690
 890 0212 A3FB0213 		umull	r1, r3, r3, r2
 891 0216 4FEAD303 		lsr	r3, r3, #3
 892 021a A7F84830 		strh	r3, [r7, #72]	@ movhi
 188:../MPU9150.c  **** 
 189:../MPU9150.c  **** 	for (ii = 0; ii < packet_count; ii++)
 893              		.loc 3 189 0
 894 021e 4FF00003 		mov	r3, #0
 895 0222 A7F84E30 		strh	r3, [r7, #78]	@ movhi
 896 0226 80E0     		b	.L10
 897              	.L11:
 898              	.LBB2:
 190:../MPU9150.c  **** 	{
 191:../MPU9150.c  **** 		int16_t accel_temp[3] = {0, 0, 0}, gyro_temp[3] = {0, 0, 0};
 899              		.loc 3 191 0 discriminator 2
 900 0228 4FF00003 		mov	r3, #0
 901 022c 3B81     		strh	r3, [r7, #8]	@ movhi
 902 022e 4FF00003 		mov	r3, #0
 903 0232 7B81     		strh	r3, [r7, #10]	@ movhi
 904 0234 4FF00003 		mov	r3, #0
 905 0238 BB81     		strh	r3, [r7, #12]	@ movhi
 906 023a 4FF00003 		mov	r3, #0
 907 023e 3B80     		strh	r3, [r7, #0]	@ movhi
 908 0240 4FF00003 		mov	r3, #0
 909 0244 7B80     		strh	r3, [r7, #2]	@ movhi
 910 0246 4FF00003 		mov	r3, #0
 911 024a BB80     		strh	r3, [r7, #4]	@ movhi
 192:../MPU9150.c  **** 		I2Cdev_readBytes((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, FIFO_R_W, 12, &data[0
 912              		.loc 3 192 0 discriminator 2
 913 024c 07F13803 		add	r3, r7, #56
 914 0250 0093     		str	r3, [sp, #0]
 915 0252 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 916 0256 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 917 025a 4FF0D001 		mov	r1, #208
 918 025e 4FF07402 		mov	r2, #116
 919 0262 4FF00C03 		mov	r3, #12
 920 0266 FFF7FEFF 		bl	I2Cdev_readBytes
 193:../MPU9150.c  **** 		accel_temp[0] = (int16_t) (((int16_t)data[0] << 8) | data[1]  ) ;  // Form signed 16-bit integer 
 921              		.loc 3 193 0 discriminator 2
 922 026a 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 923 026e 4FEA0323 		lsl	r3, r3, #8
 924 0272 9AB2     		uxth	r2, r3
 925 0274 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 926 0278 1343     		orrs	r3, r3, r2
 927 027a 9BB2     		uxth	r3, r3
 928 027c 3B81     		strh	r3, [r7, #8]	@ movhi
 194:../MPU9150.c  **** 		accel_temp[1] = (int16_t) (((int16_t)data[2] << 8) | data[3]  ) ;
 929              		.loc 3 194 0 discriminator 2
 930 027e 97F83A30 		ldrb	r3, [r7, #58]	@ zero_extendqisi2
 931 0282 4FEA0323 		lsl	r3, r3, #8
 932 0286 9AB2     		uxth	r2, r3
 933 0288 97F83B30 		ldrb	r3, [r7, #59]	@ zero_extendqisi2
 934 028c 1343     		orrs	r3, r3, r2
 935 028e 9BB2     		uxth	r3, r3
 936 0290 7B81     		strh	r3, [r7, #10]	@ movhi
 195:../MPU9150.c  **** 		accel_temp[2] = (int16_t) (((int16_t)data[4] << 8) | data[5]  ) ;
 937              		.loc 3 195 0 discriminator 2
 938 0292 97F83C30 		ldrb	r3, [r7, #60]	@ zero_extendqisi2
 939 0296 4FEA0323 		lsl	r3, r3, #8
 940 029a 9AB2     		uxth	r2, r3
 941 029c 97F83D30 		ldrb	r3, [r7, #61]	@ zero_extendqisi2
 942 02a0 1343     		orrs	r3, r3, r2
 943 02a2 9BB2     		uxth	r3, r3
 944 02a4 BB81     		strh	r3, [r7, #12]	@ movhi
 196:../MPU9150.c  **** 		gyro_temp[0]  = (int16_t) (((int16_t)data[6] << 8) | data[7]  ) ;
 945              		.loc 3 196 0 discriminator 2
 946 02a6 97F83E30 		ldrb	r3, [r7, #62]	@ zero_extendqisi2
 947 02aa 4FEA0323 		lsl	r3, r3, #8
 948 02ae 9AB2     		uxth	r2, r3
 949 02b0 97F83F30 		ldrb	r3, [r7, #63]	@ zero_extendqisi2
 950 02b4 1343     		orrs	r3, r3, r2
 951 02b6 9BB2     		uxth	r3, r3
 952 02b8 3B80     		strh	r3, [r7, #0]	@ movhi
 197:../MPU9150.c  **** 		gyro_temp[1]  = (int16_t) (((int16_t)data[8] << 8) | data[9]  ) ;
 953              		.loc 3 197 0 discriminator 2
 954 02ba 97F84030 		ldrb	r3, [r7, #64]	@ zero_extendqisi2
 955 02be 4FEA0323 		lsl	r3, r3, #8
 956 02c2 9AB2     		uxth	r2, r3
 957 02c4 97F84130 		ldrb	r3, [r7, #65]	@ zero_extendqisi2
 958 02c8 1343     		orrs	r3, r3, r2
 959 02ca 9BB2     		uxth	r3, r3
 960 02cc 7B80     		strh	r3, [r7, #2]	@ movhi
 198:../MPU9150.c  **** 		gyro_temp[2]  = (int16_t) (((int16_t)data[10] << 8) | data[11]) ;
 961              		.loc 3 198 0 discriminator 2
 962 02ce 97F84230 		ldrb	r3, [r7, #66]	@ zero_extendqisi2
 963 02d2 4FEA0323 		lsl	r3, r3, #8
 964 02d6 9AB2     		uxth	r2, r3
 965 02d8 97F84330 		ldrb	r3, [r7, #67]	@ zero_extendqisi2
 966 02dc 1343     		orrs	r3, r3, r2
 967 02de 9BB2     		uxth	r3, r3
 968 02e0 BB80     		strh	r3, [r7, #4]	@ movhi
 199:../MPU9150.c  **** 
 200:../MPU9150.c  **** 		accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulat
 969              		.loc 3 200 0 discriminator 2
 970 02e2 3A6A     		ldr	r2, [r7, #32]
 971 02e4 3B89     		ldrh	r3, [r7, #8]
 972 02e6 1BB2     		sxth	r3, r3
 973 02e8 D318     		adds	r3, r2, r3
 974 02ea 3B62     		str	r3, [r7, #32]
 201:../MPU9150.c  **** 		accel_bias[1] += (int32_t) accel_temp[1];
 975              		.loc 3 201 0 discriminator 2
 976 02ec 7A6A     		ldr	r2, [r7, #36]
 977 02ee 7B89     		ldrh	r3, [r7, #10]
 978 02f0 1BB2     		sxth	r3, r3
 979 02f2 D318     		adds	r3, r2, r3
 980 02f4 7B62     		str	r3, [r7, #36]
 202:../MPU9150.c  **** 		accel_bias[2] += (int32_t) accel_temp[2];
 981              		.loc 3 202 0 discriminator 2
 982 02f6 BA6A     		ldr	r2, [r7, #40]
 983 02f8 BB89     		ldrh	r3, [r7, #12]
 984 02fa 1BB2     		sxth	r3, r3
 985 02fc D318     		adds	r3, r2, r3
 986 02fe BB62     		str	r3, [r7, #40]
 203:../MPU9150.c  **** 		gyro_bias[0]  += (int32_t) gyro_temp[0];
 987              		.loc 3 203 0 discriminator 2
 988 0300 FA6A     		ldr	r2, [r7, #44]
 989 0302 3B88     		ldrh	r3, [r7, #0]
 990 0304 1BB2     		sxth	r3, r3
 991 0306 D318     		adds	r3, r2, r3
 992 0308 FB62     		str	r3, [r7, #44]
 204:../MPU9150.c  **** 		gyro_bias[1]  += (int32_t) gyro_temp[1];
 993              		.loc 3 204 0 discriminator 2
 994 030a 3A6B     		ldr	r2, [r7, #48]
 995 030c 7B88     		ldrh	r3, [r7, #2]
 996 030e 1BB2     		sxth	r3, r3
 997 0310 D318     		adds	r3, r2, r3
 998 0312 3B63     		str	r3, [r7, #48]
 205:../MPU9150.c  **** 		gyro_bias[2]  += (int32_t) gyro_temp[2];
 999              		.loc 3 205 0 discriminator 2
 1000 0314 7A6B     		ldr	r2, [r7, #52]
 1001 0316 BB88     		ldrh	r3, [r7, #4]
 1002 0318 1BB2     		sxth	r3, r3
 1003 031a D318     		adds	r3, r2, r3
 1004 031c 7B63     		str	r3, [r7, #52]
 1005              	.LBE2:
 189:../MPU9150.c  **** 	for (ii = 0; ii < packet_count; ii++)
 1006              		.loc 3 189 0 discriminator 2
 1007 031e B7F84E30 		ldrh	r3, [r7, #78]	@ movhi
 1008 0322 03F10103 		add	r3, r3, #1
 1009 0326 A7F84E30 		strh	r3, [r7, #78]	@ movhi
 1010              	.L10:
 189:../MPU9150.c  **** 	for (ii = 0; ii < packet_count; ii++)
 1011              		.loc 3 189 0 is_stmt 0 discriminator 1
 1012 032a B7F84E20 		ldrh	r2, [r7, #78]
 1013 032e B7F84830 		ldrh	r3, [r7, #72]
 1014 0332 9A42     		cmp	r2, r3
 1015 0334 FFF478AF 		bcc	.L11
 206:../MPU9150.c  **** 	}
 207:../MPU9150.c  **** 
 208:../MPU9150.c  **** 	accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 1016              		.loc 3 208 0 is_stmt 1
 1017 0338 3A6A     		ldr	r2, [r7, #32]
 1018 033a B7F84830 		ldrh	r3, [r7, #72]
 1019 033e 92FBF3F3 		sdiv	r3, r2, r3
 1020 0342 3B62     		str	r3, [r7, #32]
 209:../MPU9150.c  ****     accel_bias[1] /= (int32_t) packet_count;
 1021              		.loc 3 209 0
 1022 0344 7A6A     		ldr	r2, [r7, #36]
 1023 0346 B7F84830 		ldrh	r3, [r7, #72]
 1024 034a 92FBF3F3 		sdiv	r3, r2, r3
 1025 034e 7B62     		str	r3, [r7, #36]
 210:../MPU9150.c  ****     accel_bias[2] /= (int32_t) packet_count;
 1026              		.loc 3 210 0
 1027 0350 BA6A     		ldr	r2, [r7, #40]
 1028 0352 B7F84830 		ldrh	r3, [r7, #72]
 1029 0356 92FBF3F3 		sdiv	r3, r2, r3
 1030 035a BB62     		str	r3, [r7, #40]
 211:../MPU9150.c  ****     gyro_bias[0]  /= (int32_t) packet_count;
 1031              		.loc 3 211 0
 1032 035c FA6A     		ldr	r2, [r7, #44]
 1033 035e B7F84830 		ldrh	r3, [r7, #72]
 1034 0362 92FBF3F3 		sdiv	r3, r2, r3
 1035 0366 FB62     		str	r3, [r7, #44]
 212:../MPU9150.c  ****     gyro_bias[1]  /= (int32_t) packet_count;
 1036              		.loc 3 212 0
 1037 0368 3A6B     		ldr	r2, [r7, #48]
 1038 036a B7F84830 		ldrh	r3, [r7, #72]
 1039 036e 92FBF3F3 		sdiv	r3, r2, r3
 1040 0372 3B63     		str	r3, [r7, #48]
 213:../MPU9150.c  ****     gyro_bias[2]  /= (int32_t) packet_count;
 1041              		.loc 3 213 0
 1042 0374 7A6B     		ldr	r2, [r7, #52]
 1043 0376 B7F84830 		ldrh	r3, [r7, #72]
 1044 037a 92FBF3F3 		sdiv	r3, r2, r3
 1045 037e 7B63     		str	r3, [r7, #52]
 214:../MPU9150.c  **** 
 215:../MPU9150.c  ****     if(accel_bias[2] > 0L)
 1046              		.loc 3 215 0
 1047 0380 BB6A     		ldr	r3, [r7, #40]
 1048 0382 002B     		cmp	r3, #0
 1049 0384 05DD     		ble	.L12
 216:../MPU9150.c  ****     	accel_bias[2] -= (int32_t) accelsensitivity;  // Remove gravity from the z-axis accelerometer 
 1050              		.loc 3 216 0
 1051 0386 BA6A     		ldr	r2, [r7, #40]
 1052 0388 B7F84C30 		ldrh	r3, [r7, #76]
 1053 038c D31A     		subs	r3, r2, r3
 1054 038e BB62     		str	r3, [r7, #40]
 1055 0390 04E0     		b	.L13
 1056              	.L12:
 217:../MPU9150.c  ****     else
 218:../MPU9150.c  ****     	accel_bias[2] += (int32_t) accelsensitivity;
 1057              		.loc 3 218 0
 1058 0392 BA6A     		ldr	r2, [r7, #40]
 1059 0394 B7F84C30 		ldrh	r3, [r7, #76]
 1060 0398 D318     		adds	r3, r2, r3
 1061 039a BB62     		str	r3, [r7, #40]
 1062              	.L13:
 219:../MPU9150.c  **** 
 220:../MPU9150.c  ****     // Construct the gyro biases for push to the hardware gyro bias registers, which are reset to z
 221:../MPU9150.c  ****     data[0] = (-gyro_bias[0]/4  >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform t
 1063              		.loc 3 221 0
 1064 039c FB6A     		ldr	r3, [r7, #44]
 1065 039e C3F10003 		rsb	r3, r3, #0
 1066 03a2 002B     		cmp	r3, #0
 1067 03a4 01DA     		bge	.L14
 1068 03a6 03F10303 		add	r3, r3, #3
 1069              	.L14:
 1070 03aa 4FEAA303 		asr	r3, r3, #2
 1071 03ae 4FEA2323 		asr	r3, r3, #8
 1072 03b2 DBB2     		uxtb	r3, r3
 1073 03b4 87F83830 		strb	r3, [r7, #56]
 222:../MPU9150.c  ****     data[1] = (-gyro_bias[0]/4)       & 0xFF; // Biases are additive, so change sign on calculated 
 1074              		.loc 3 222 0
 1075 03b8 FB6A     		ldr	r3, [r7, #44]
 1076 03ba C3F10003 		rsb	r3, r3, #0
 1077 03be 002B     		cmp	r3, #0
 1078 03c0 01DA     		bge	.L15
 1079 03c2 03F10303 		add	r3, r3, #3
 1080              	.L15:
 1081 03c6 4FEAA303 		asr	r3, r3, #2
 1082 03ca DBB2     		uxtb	r3, r3
 1083 03cc 87F83930 		strb	r3, [r7, #57]
 223:../MPU9150.c  ****     data[2] = (-gyro_bias[1]/4  >> 8) & 0xFF;
 1084              		.loc 3 223 0
 1085 03d0 3B6B     		ldr	r3, [r7, #48]
 1086 03d2 C3F10003 		rsb	r3, r3, #0
 1087 03d6 002B     		cmp	r3, #0
 1088 03d8 01DA     		bge	.L16
 1089 03da 03F10303 		add	r3, r3, #3
 1090              	.L16:
 1091 03de 4FEAA303 		asr	r3, r3, #2
 1092 03e2 4FEA2323 		asr	r3, r3, #8
 1093 03e6 DBB2     		uxtb	r3, r3
 1094 03e8 87F83A30 		strb	r3, [r7, #58]
 224:../MPU9150.c  ****     data[3] = (-gyro_bias[1]/4)       & 0xFF;
 1095              		.loc 3 224 0
 1096 03ec 3B6B     		ldr	r3, [r7, #48]
 1097 03ee C3F10003 		rsb	r3, r3, #0
 1098 03f2 002B     		cmp	r3, #0
 1099 03f4 01DA     		bge	.L17
 1100 03f6 03F10303 		add	r3, r3, #3
 1101              	.L17:
 1102 03fa 4FEAA303 		asr	r3, r3, #2
 1103 03fe DBB2     		uxtb	r3, r3
 1104 0400 87F83B30 		strb	r3, [r7, #59]
 225:../MPU9150.c  ****     data[4] = (-gyro_bias[2]/4  >> 8) & 0xFF;
 1105              		.loc 3 225 0
 1106 0404 7B6B     		ldr	r3, [r7, #52]
 1107 0406 C3F10003 		rsb	r3, r3, #0
 1108 040a 002B     		cmp	r3, #0
 1109 040c 01DA     		bge	.L18
 1110 040e 03F10303 		add	r3, r3, #3
 1111              	.L18:
 1112 0412 4FEAA303 		asr	r3, r3, #2
 1113 0416 4FEA2323 		asr	r3, r3, #8
 1114 041a DBB2     		uxtb	r3, r3
 1115 041c 87F83C30 		strb	r3, [r7, #60]
 226:../MPU9150.c  ****     data[5] = (-gyro_bias[2]/4)       & 0xFF;
 1116              		.loc 3 226 0
 1117 0420 7B6B     		ldr	r3, [r7, #52]
 1118 0422 C3F10003 		rsb	r3, r3, #0
 1119 0426 002B     		cmp	r3, #0
 1120 0428 01DA     		bge	.L19
 1121 042a 03F10303 		add	r3, r3, #3
 1122              	.L19:
 1123 042e 4FEAA303 		asr	r3, r3, #2
 1124 0432 DBB2     		uxtb	r3, r3
 1125 0434 87F83D30 		strb	r3, [r7, #61]
 227:../MPU9150.c  **** 
 228:../MPU9150.c  ****     // Push gyro biases to hardware registers
 229:../MPU9150.c  ****     I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, XG_OFFS_USRH, data[
 1126              		.loc 3 229 0
 1127 0438 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 1128 043c 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1129 0440 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1130 0444 4FF0D001 		mov	r1, #208
 1131 0448 4FF01302 		mov	r2, #19
 1132 044c FFF7FEFF 		bl	I2Cdev_writeByte
 230:../MPU9150.c  ****     I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, XG_OFFS_USRL, data[
 1133              		.loc 3 230 0
 1134 0450 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 1135 0454 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1136 0458 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1137 045c 4FF0D001 		mov	r1, #208
 1138 0460 4FF01402 		mov	r2, #20
 1139 0464 FFF7FEFF 		bl	I2Cdev_writeByte
 231:../MPU9150.c  ****     I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, YG_OFFS_USRH, data[
 1140              		.loc 3 231 0
 1141 0468 97F83A30 		ldrb	r3, [r7, #58]	@ zero_extendqisi2
 1142 046c 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1143 0470 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1144 0474 4FF0D001 		mov	r1, #208
 1145 0478 4FF01502 		mov	r2, #21
 1146 047c FFF7FEFF 		bl	I2Cdev_writeByte
 232:../MPU9150.c  ****     I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, YG_OFFS_USRL, data[
 1147              		.loc 3 232 0
 1148 0480 97F83B30 		ldrb	r3, [r7, #59]	@ zero_extendqisi2
 1149 0484 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1150 0488 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1151 048c 4FF0D001 		mov	r1, #208
 1152 0490 4FF01602 		mov	r2, #22
 1153 0494 FFF7FEFF 		bl	I2Cdev_writeByte
 233:../MPU9150.c  ****     I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, ZG_OFFS_USRH, data[
 1154              		.loc 3 233 0
 1155 0498 97F83C30 		ldrb	r3, [r7, #60]	@ zero_extendqisi2
 1156 049c 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1157 04a0 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1158 04a4 4FF0D001 		mov	r1, #208
 1159 04a8 4FF01702 		mov	r2, #23
 1160 04ac FFF7FEFF 		bl	I2Cdev_writeByte
 234:../MPU9150.c  ****     I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, ZG_OFFS_USRL, data[
 1161              		.loc 3 234 0
 1162 04b0 97F83D30 		ldrb	r3, [r7, #61]	@ zero_extendqisi2
 1163 04b4 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1164 04b8 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1165 04bc 4FF0D001 		mov	r1, #208
 1166 04c0 4FF01802 		mov	r2, #24
 1167 04c4 FFF7FEFF 		bl	I2Cdev_writeByte
 235:../MPU9150.c  **** 
 236:../MPU9150.c  ****     // Construct the accelerometer biases for push to the hardware accelerometer bias registers. Th
 237:../MPU9150.c  ****     // factory trim values which must be added to the calculated accelerometer biases; on boot up t
 238:../MPU9150.c  ****     // non-zero values. In addition, bit 0 of the lower byte must be preserved since it is used for
 239:../MPU9150.c  ****     // compensation calculations. Accelerometer bias registers expect bias input as 2048 LSB per g,
 240:../MPU9150.c  ****     // the accelerometer biases calculated above must be divided by 8.
 241:../MPU9150.c  **** 
 242:../MPU9150.c  ****     int32_t accel_bias_reg[3] = {0, 0, 0}; // A place to hold the factory accelerometer trim biases
 1168              		.loc 3 242 0
 1169 04c8 4FF00003 		mov	r3, #0
 1170 04cc 7B61     		str	r3, [r7, #20]
 1171 04ce 4FF00003 		mov	r3, #0
 1172 04d2 BB61     		str	r3, [r7, #24]
 1173 04d4 4FF00003 		mov	r3, #0
 1174 04d8 FB61     		str	r3, [r7, #28]
 243:../MPU9150.c  ****     I2Cdev_readBytes((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, XA_OFFSET_H, 2, &da
 1175              		.loc 3 243 0
 1176 04da 07F13803 		add	r3, r7, #56
 1177 04de 0093     		str	r3, [sp, #0]
 1178 04e0 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1179 04e4 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1180 04e8 4FF0D001 		mov	r1, #208
 1181 04ec 4FF00602 		mov	r2, #6
 1182 04f0 4FF00203 		mov	r3, #2
 1183 04f4 FFF7FEFF 		bl	I2Cdev_readBytes
 244:../MPU9150.c  ****     accel_bias_reg[0] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 1184              		.loc 3 244 0
 1185 04f8 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 1186 04fc 4FEA0323 		lsl	r3, r3, #8
 1187 0500 9BB2     		uxth	r3, r3
 1188 0502 1AB2     		sxth	r2, r3
 1189 0504 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 1190 0508 1343     		orrs	r3, r3, r2
 1191 050a 7B61     		str	r3, [r7, #20]
 245:../MPU9150.c  ****     I2Cdev_readBytes((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, YA_OFFSET_H, 2, &da
 1192              		.loc 3 245 0
 1193 050c 07F13803 		add	r3, r7, #56
 1194 0510 0093     		str	r3, [sp, #0]
 1195 0512 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1196 0516 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1197 051a 4FF0D001 		mov	r1, #208
 1198 051e 4FF00802 		mov	r2, #8
 1199 0522 4FF00203 		mov	r3, #2
 1200 0526 FFF7FEFF 		bl	I2Cdev_readBytes
 246:../MPU9150.c  ****     accel_bias_reg[1] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 1201              		.loc 3 246 0
 1202 052a 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 1203 052e 4FEA0323 		lsl	r3, r3, #8
 1204 0532 9BB2     		uxth	r3, r3
 1205 0534 1AB2     		sxth	r2, r3
 1206 0536 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 1207 053a 1343     		orrs	r3, r3, r2
 1208 053c BB61     		str	r3, [r7, #24]
 247:../MPU9150.c  ****     I2Cdev_readBytes((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, ZA_OFFSET_H, 2, &da
 1209              		.loc 3 247 0
 1210 053e 07F13803 		add	r3, r7, #56
 1211 0542 0093     		str	r3, [sp, #0]
 1212 0544 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1213 0548 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1214 054c 4FF0D001 		mov	r1, #208
 1215 0550 4FF00A02 		mov	r2, #10
 1216 0554 4FF00203 		mov	r3, #2
 1217 0558 FFF7FEFF 		bl	I2Cdev_readBytes
 248:../MPU9150.c  ****     accel_bias_reg[2] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 1218              		.loc 3 248 0
 1219 055c 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 1220 0560 4FEA0323 		lsl	r3, r3, #8
 1221 0564 9BB2     		uxth	r3, r3
 1222 0566 1AB2     		sxth	r2, r3
 1223 0568 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 1224 056c 1343     		orrs	r3, r3, r2
 1225 056e FB61     		str	r3, [r7, #28]
 249:../MPU9150.c  **** 
 250:../MPU9150.c  ****     uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of acceler
 1226              		.loc 3 250 0
 1227 0570 4FF00103 		mov	r3, #1
 1228 0574 7B64     		str	r3, [r7, #68]
 251:../MPU9150.c  ****     uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias a
 1229              		.loc 3 251 0
 1230 0576 4FF00003 		mov	r3, #0
 1231 057a 3B74     		strb	r3, [r7, #16]
 1232 057c 4FF00003 		mov	r3, #0
 1233 0580 7B74     		strb	r3, [r7, #17]
 1234 0582 4FF00003 		mov	r3, #0
 1235 0586 BB74     		strb	r3, [r7, #18]
 252:../MPU9150.c  **** 
 253:../MPU9150.c  ****     for(ii = 0; ii < 3; ii++)
 1236              		.loc 3 253 0
 1237 0588 4FF00003 		mov	r3, #0
 1238 058c A7F84E30 		strh	r3, [r7, #78]	@ movhi
 1239 0590 1CE0     		b	.L20
 1240              	.L22:
 254:../MPU9150.c  ****     {
 255:../MPU9150.c  ****     	if(accel_bias_reg[ii] & mask)
 1241              		.loc 3 255 0
 1242 0592 B7F84E30 		ldrh	r3, [r7, #78]
 1243 0596 4FEA8303 		lsl	r3, r3, #2
 1244 059a 07F15002 		add	r2, r7, #80
 1245 059e D318     		adds	r3, r2, r3
 1246 05a0 53F83C3C 		ldr	r3, [r3, #-60]
 1247 05a4 1A46     		mov	r2, r3
 1248 05a6 7B6C     		ldr	r3, [r7, #68]
 1249 05a8 1340     		ands	r3, r3, r2
 1250 05aa 002B     		cmp	r3, #0
 1251 05ac 08D0     		beq	.L21
 256:../MPU9150.c  ****     		mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
 1252              		.loc 3 256 0
 1253 05ae B7F84E30 		ldrh	r3, [r7, #78]
 1254 05b2 07F15001 		add	r1, r7, #80
 1255 05b6 CB18     		adds	r3, r1, r3
 1256 05b8 4FF00102 		mov	r2, #1
 1257 05bc 03F8402C 		strb	r2, [r3, #-64]
 1258              	.L21:
 253:../MPU9150.c  ****     for(ii = 0; ii < 3; ii++)
 1259              		.loc 3 253 0
 1260 05c0 B7F84E30 		ldrh	r3, [r7, #78]	@ movhi
 1261 05c4 03F10103 		add	r3, r3, #1
 1262 05c8 A7F84E30 		strh	r3, [r7, #78]	@ movhi
 1263              	.L20:
 253:../MPU9150.c  ****     for(ii = 0; ii < 3; ii++)
 1264              		.loc 3 253 0 is_stmt 0 discriminator 1
 1265 05cc B7F84E30 		ldrh	r3, [r7, #78]
 1266 05d0 022B     		cmp	r3, #2
 1267 05d2 DED9     		bls	.L22
 257:../MPU9150.c  ****     }
 258:../MPU9150.c  **** 
 259:../MPU9150.c  ****     // Construct total accelerometer bias, including calculated average accelerometer bias from abo
 260:../MPU9150.c  ****     accel_bias_reg[0] -= (accel_bias[0]/8); // Subtract calculated averaged accelerometer bias scal
 1268              		.loc 3 260 0 is_stmt 1
 1269 05d4 7A69     		ldr	r2, [r7, #20]
 1270 05d6 3B6A     		ldr	r3, [r7, #32]
 1271 05d8 002B     		cmp	r3, #0
 1272 05da 01DA     		bge	.L23
 1273 05dc 03F10703 		add	r3, r3, #7
 1274              	.L23:
 1275 05e0 4FEAE303 		asr	r3, r3, #3
 1276 05e4 D31A     		subs	r3, r2, r3
 1277 05e6 7B61     		str	r3, [r7, #20]
 261:../MPU9150.c  ****     accel_bias_reg[1] -= (accel_bias[1]/8);
 1278              		.loc 3 261 0
 1279 05e8 BA69     		ldr	r2, [r7, #24]
 1280 05ea 7B6A     		ldr	r3, [r7, #36]
 1281 05ec 002B     		cmp	r3, #0
 1282 05ee 01DA     		bge	.L24
 1283 05f0 03F10703 		add	r3, r3, #7
 1284              	.L24:
 1285 05f4 4FEAE303 		asr	r3, r3, #3
 1286 05f8 D31A     		subs	r3, r2, r3
 1287 05fa BB61     		str	r3, [r7, #24]
 262:../MPU9150.c  ****     accel_bias_reg[2] -= (accel_bias[2]/8);
 1288              		.loc 3 262 0
 1289 05fc FA69     		ldr	r2, [r7, #28]
 1290 05fe BB6A     		ldr	r3, [r7, #40]
 1291 0600 002B     		cmp	r3, #0
 1292 0602 01DA     		bge	.L25
 1293 0604 03F10703 		add	r3, r3, #7
 1294              	.L25:
 1295 0608 4FEAE303 		asr	r3, r3, #3
 1296 060c D31A     		subs	r3, r2, r3
 1297 060e FB61     		str	r3, [r7, #28]
 263:../MPU9150.c  **** 
 264:../MPU9150.c  ****     data[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 1298              		.loc 3 264 0
 1299 0610 7B69     		ldr	r3, [r7, #20]
 1300 0612 4FEA2323 		asr	r3, r3, #8
 1301 0616 DBB2     		uxtb	r3, r3
 1302 0618 87F83830 		strb	r3, [r7, #56]
 265:../MPU9150.c  ****     data[1] = (accel_bias_reg[0])      & 0xFF;
 1303              		.loc 3 265 0
 1304 061c 7B69     		ldr	r3, [r7, #20]
 1305 061e DBB2     		uxtb	r3, r3
 1306 0620 87F83930 		strb	r3, [r7, #57]
 266:../MPU9150.c  ****     data[1] = data[1] | mask_bit[0]; // preserve temperature compensation bit when writing back to 
 1307              		.loc 3 266 0
 1308 0624 97F83920 		ldrb	r2, [r7, #57]	@ zero_extendqisi2
 1309 0628 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 1310 062a 1343     		orrs	r3, r3, r2
 1311 062c DBB2     		uxtb	r3, r3
 1312 062e 87F83930 		strb	r3, [r7, #57]
 267:../MPU9150.c  ****     data[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 1313              		.loc 3 267 0
 1314 0632 BB69     		ldr	r3, [r7, #24]
 1315 0634 4FEA2323 		asr	r3, r3, #8
 1316 0638 DBB2     		uxtb	r3, r3
 1317 063a 87F83A30 		strb	r3, [r7, #58]
 268:../MPU9150.c  ****     data[3] = (accel_bias_reg[1])      & 0xFF;
 1318              		.loc 3 268 0
 1319 063e BB69     		ldr	r3, [r7, #24]
 1320 0640 DBB2     		uxtb	r3, r3
 1321 0642 87F83B30 		strb	r3, [r7, #59]
 269:../MPU9150.c  ****     data[3] = data[3] | mask_bit[1]; // preserve temperature compensation bit when writing back to 
 1322              		.loc 3 269 0
 1323 0646 97F83B20 		ldrb	r2, [r7, #59]	@ zero_extendqisi2
 1324 064a 7B7C     		ldrb	r3, [r7, #17]	@ zero_extendqisi2
 1325 064c 1343     		orrs	r3, r3, r2
 1326 064e DBB2     		uxtb	r3, r3
 1327 0650 87F83B30 		strb	r3, [r7, #59]
 270:../MPU9150.c  ****     data[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 1328              		.loc 3 270 0
 1329 0654 FB69     		ldr	r3, [r7, #28]
 1330 0656 4FEA2323 		asr	r3, r3, #8
 1331 065a DBB2     		uxtb	r3, r3
 1332 065c 87F83C30 		strb	r3, [r7, #60]
 271:../MPU9150.c  ****     data[5] = (accel_bias_reg[2])      & 0xFF;
 1333              		.loc 3 271 0
 1334 0660 FB69     		ldr	r3, [r7, #28]
 1335 0662 DBB2     		uxtb	r3, r3
 1336 0664 87F83D30 		strb	r3, [r7, #61]
 272:../MPU9150.c  ****     data[5] = data[5] | mask_bit[2]; // preserve temperature compensation bit when writing back to 
 1337              		.loc 3 272 0
 1338 0668 97F83D20 		ldrb	r2, [r7, #61]	@ zero_extendqisi2
 1339 066c BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 1340 066e 1343     		orrs	r3, r3, r2
 1341 0670 DBB2     		uxtb	r3, r3
 1342 0672 87F83D30 		strb	r3, [r7, #61]
 273:../MPU9150.c  **** 
 274:../MPU9150.c  ****     // Push accelerometer biases to hardware registers
 275:../MPU9150.c  ****     I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, XA_OFFSET_H, data[0
 1343              		.loc 3 275 0
 1344 0676 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 1345 067a 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1346 067e C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1347 0682 4FF0D001 		mov	r1, #208
 1348 0686 4FF00602 		mov	r2, #6
 1349 068a FFF7FEFF 		bl	I2Cdev_writeByte
 276:../MPU9150.c  ****     I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, XA_OFFSET_L_TC, dat
 1350              		.loc 3 276 0
 1351 068e 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 1352 0692 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1353 0696 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1354 069a 4FF0D001 		mov	r1, #208
 1355 069e 4FF00702 		mov	r2, #7
 1356 06a2 FFF7FEFF 		bl	I2Cdev_writeByte
 277:../MPU9150.c  ****     I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, YA_OFFSET_H, data[2
 1357              		.loc 3 277 0
 1358 06a6 97F83A30 		ldrb	r3, [r7, #58]	@ zero_extendqisi2
 1359 06aa 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1360 06ae C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1361 06b2 4FF0D001 		mov	r1, #208
 1362 06b6 4FF00802 		mov	r2, #8
 1363 06ba FFF7FEFF 		bl	I2Cdev_writeByte
 278:../MPU9150.c  ****     I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, YA_OFFSET_L_TC, dat
 1364              		.loc 3 278 0
 1365 06be 97F83B30 		ldrb	r3, [r7, #59]	@ zero_extendqisi2
 1366 06c2 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1367 06c6 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1368 06ca 4FF0D001 		mov	r1, #208
 1369 06ce 4FF00902 		mov	r2, #9
 1370 06d2 FFF7FEFF 		bl	I2Cdev_writeByte
 279:../MPU9150.c  ****     I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, ZA_OFFSET_H, data[4
 1371              		.loc 3 279 0
 1372 06d6 97F83C30 		ldrb	r3, [r7, #60]	@ zero_extendqisi2
 1373 06da 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1374 06de C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1375 06e2 4FF0D001 		mov	r1, #208
 1376 06e6 4FF00A02 		mov	r2, #10
 1377 06ea FFF7FEFF 		bl	I2Cdev_writeByte
 280:../MPU9150.c  ****     I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, ZA_OFFSET_L_TC, dat
 1378              		.loc 3 280 0
 1379 06ee 97F83D30 		ldrb	r3, [r7, #61]	@ zero_extendqisi2
 1380 06f2 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1381 06f6 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1382 06fa 4FF0D001 		mov	r1, #208
 1383 06fe 4FF00B02 		mov	r2, #11
 1384 0702 FFF7FEFF 		bl	I2Cdev_writeByte
 281:../MPU9150.c  **** }
 1385              		.loc 3 281 0
 1386 0706 07F15007 		add	r7, r7, #80
 1387 070a BD46     		mov	sp, r7
 1388 070c 80BD     		pop	{r7, pc}
 1389              		.cfi_endproc
 1390              	.LFE171:
 1392              		.global	__aeabi_dsub
 1393              		.global	__aeabi_dmul
 1394 070e 00BF     		.section	.text.MPU9150_SelfTest,"ax",%progbits
 1395              		.align	2
 1396              		.global	MPU9150_SelfTest
 1397              		.thumb
 1398              		.thumb_func
 1400              	MPU9150_SelfTest:
 1401              	.LFB172:
 282:../MPU9150.c  **** 
 283:../MPU9150.c  **** // Accelerometer and gyroscope self test; check calibration wrt factory settings
 284:../MPU9150.c  **** bool MPU9150_SelfTest() // Should return percent deviation from factory trim values, +/- 14 or less
 285:../MPU9150.c  **** {
 1402              		.loc 3 285 0
 1403              		.cfi_startproc
 1404              		@ args = 0, pretend = 0, frame = 64
 1405              		@ frame_needed = 1, uses_anonymous_args = 0
 1406 0000 B0B5     		push	{r4, r5, r7, lr}
 1407              	.LCFI18:
 1408              		.cfi_def_cfa_offset 16
 1409              		.cfi_offset 4, -16
 1410              		.cfi_offset 5, -12
 1411              		.cfi_offset 7, -8
 1412              		.cfi_offset 14, -4
 1413 0002 90B0     		sub	sp, sp, #64
 1414              	.LCFI19:
 1415              		.cfi_def_cfa_offset 80
 1416 0004 00AF     		add	r7, sp, #0
 1417              	.LCFI20:
 1418              		.cfi_def_cfa_register 7
 286:../MPU9150.c  ****    uint8_t rawData[4];
 287:../MPU9150.c  ****    uint8_t selfTest[6];
 288:../MPU9150.c  ****    float factoryTrim[6];
 289:../MPU9150.c  ****    float result[6];
 290:../MPU9150.c  **** 
 291:../MPU9150.c  ****    // Configure the accelerometer for self-test
 292:../MPU9150.c  ****    I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, ACCEL_CONFIG, 0xF0);
 1419              		.loc 3 292 0
 1420 0006 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1421 000a C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1422 000e 4FF0D001 		mov	r1, #208
 1423 0012 4FF01C02 		mov	r2, #28
 1424 0016 4FF0F003 		mov	r3, #240
 1425 001a FFF7FEFF 		bl	I2Cdev_writeByte
 293:../MPU9150.c  ****    I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, GYRO_CONFIG,  0xE0);
 1426              		.loc 3 293 0
 1427 001e 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1428 0022 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1429 0026 4FF0D001 		mov	r1, #208
 1430 002a 4FF01B02 		mov	r2, #27
 1431 002e 4FF0E003 		mov	r3, #224
 1432 0032 FFF7FEFF 		bl	I2Cdev_writeByte
 294:../MPU9150.c  ****    delay(250);  // Delay a while to let the device execute the self-test
 1433              		.loc 3 294 0
 1434 0036 4FF0FA00 		mov	r0, #250
 1435 003a FFF7FEFF 		bl	delay
 295:../MPU9150.c  ****    rawData[0] = I2Cdev_readByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, SELF_TES
 1436              		.loc 3 295 0
 1437 003e 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1438 0042 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1439 0046 4FF0D001 		mov	r1, #208
 1440 004a 4FF00D02 		mov	r2, #13
 1441 004e FFF7FEFF 		bl	I2Cdev_readByte
 1442 0052 0346     		mov	r3, r0
 1443 0054 DBB2     		uxtb	r3, r3
 1444 0056 87F83830 		strb	r3, [r7, #56]
 296:../MPU9150.c  ****    rawData[1] = I2Cdev_readByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, SELF_TES
 1445              		.loc 3 296 0
 1446 005a 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1447 005e C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1448 0062 4FF0D001 		mov	r1, #208
 1449 0066 4FF00E02 		mov	r2, #14
 1450 006a FFF7FEFF 		bl	I2Cdev_readByte
 1451 006e 0346     		mov	r3, r0
 1452 0070 DBB2     		uxtb	r3, r3
 1453 0072 87F83930 		strb	r3, [r7, #57]
 297:../MPU9150.c  ****    rawData[2] = I2Cdev_readByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, SELF_TES
 1454              		.loc 3 297 0
 1455 0076 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1456 007a C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1457 007e 4FF0D001 		mov	r1, #208
 1458 0082 4FF00F02 		mov	r2, #15
 1459 0086 FFF7FEFF 		bl	I2Cdev_readByte
 1460 008a 0346     		mov	r3, r0
 1461 008c DBB2     		uxtb	r3, r3
 1462 008e 87F83A30 		strb	r3, [r7, #58]
 298:../MPU9150.c  ****    rawData[3] = I2Cdev_readByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, SELF_TES
 1463              		.loc 3 298 0
 1464 0092 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 1465 0096 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 1466 009a 4FF0D001 		mov	r1, #208
 1467 009e 4FF01002 		mov	r2, #16
 1468 00a2 FFF7FEFF 		bl	I2Cdev_readByte
 1469 00a6 0346     		mov	r3, r0
 1470 00a8 DBB2     		uxtb	r3, r3
 1471 00aa 87F83B30 		strb	r3, [r7, #59]
 299:../MPU9150.c  ****    // Extract the acceleration test results first
 300:../MPU9150.c  ****    selfTest[0] = (rawData[0] >> 3) | (rawData[3] & 0x30) >> 4 ; // XA_TEST result is a five-bit uns
 1472              		.loc 3 300 0
 1473 00ae 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 1474 00b2 4FEAD303 		lsr	r3, r3, #3
 1475 00b6 DBB2     		uxtb	r3, r3
 1476 00b8 DAB2     		uxtb	r2, r3
 1477 00ba 97F83B30 		ldrb	r3, [r7, #59]	@ zero_extendqisi2
 1478 00be 03F03003 		and	r3, r3, #48
 1479 00c2 4FEA2313 		asr	r3, r3, #4
 1480 00c6 DBB2     		uxtb	r3, r3
 1481 00c8 1343     		orrs	r3, r3, r2
 1482 00ca DBB2     		uxtb	r3, r3
 1483 00cc DBB2     		uxtb	r3, r3
 1484 00ce 87F83030 		strb	r3, [r7, #48]
 301:../MPU9150.c  ****    selfTest[1] = (rawData[1] >> 3) | (rawData[3] & 0x0C) >> 4 ; // YA_TEST result is a five-bit uns
 1485              		.loc 3 301 0
 1486 00d2 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 1487 00d6 4FEAD303 		lsr	r3, r3, #3
 1488 00da DBB2     		uxtb	r3, r3
 1489 00dc 87F83130 		strb	r3, [r7, #49]
 302:../MPU9150.c  ****    selfTest[2] = (rawData[2] >> 3) | (rawData[3] & 0x03) >> 4 ; // ZA_TEST result is a five-bit uns
 1490              		.loc 3 302 0
 1491 00e0 97F83A30 		ldrb	r3, [r7, #58]	@ zero_extendqisi2
 1492 00e4 4FEAD303 		lsr	r3, r3, #3
 1493 00e8 DBB2     		uxtb	r3, r3
 1494 00ea 87F83230 		strb	r3, [r7, #50]
 303:../MPU9150.c  ****    // Extract the gyration test results first
 304:../MPU9150.c  ****    selfTest[3] = rawData[0]  & 0x1F ; // XG_TEST result is a five-bit unsigned integer
 1495              		.loc 3 304 0
 1496 00ee 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 1497 00f2 03F01F03 		and	r3, r3, #31
 1498 00f6 DBB2     		uxtb	r3, r3
 1499 00f8 87F83330 		strb	r3, [r7, #51]
 305:../MPU9150.c  ****    selfTest[4] = rawData[1]  & 0x1F ; // YG_TEST result is a five-bit unsigned integer
 1500              		.loc 3 305 0
 1501 00fc 97F83930 		ldrb	r3, [r7, #57]	@ zero_extendqisi2
 1502 0100 03F01F03 		and	r3, r3, #31
 1503 0104 DBB2     		uxtb	r3, r3
 1504 0106 87F83430 		strb	r3, [r7, #52]
 306:../MPU9150.c  ****    selfTest[5] = rawData[2]  & 0x1F ; // ZG_TEST result is a five-bit unsigned integer
 1505              		.loc 3 306 0
 1506 010a 97F83A30 		ldrb	r3, [r7, #58]	@ zero_extendqisi2
 1507 010e 03F01F03 		and	r3, r3, #31
 1508 0112 DBB2     		uxtb	r3, r3
 1509 0114 87F83530 		strb	r3, [r7, #53]
 307:../MPU9150.c  ****    // Process results to allow final comparison with factory set values
 308:../MPU9150.c  ****    factoryTrim[0] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[0] - 1.0)/30.0))); // FT[Xa
 1510              		.loc 3 308 0
 1511 0118 97F83030 		ldrb	r3, [r7, #48]	@ zero_extendqisi2
 1512 011c 07EE103A 		fmsr	s14, r3	@ int
 1513 0120 F8EE477A 		fuitos	s15, s14
 1514 0124 17EE900A 		fmrs	r0, s15
 1515 0128 FFF7FEFF 		bl	__aeabi_f2d
 1516 012c 0246     		mov	r2, r0
 1517 012e 0B46     		mov	r3, r1
 1518 0130 1046     		mov	r0, r2
 1519 0132 1946     		mov	r1, r3
 1520 0134 4FF00002 		mov	r2, #0
 1521 0138 4FF00003 		mov	r3, #0
 1522 013c C3F6F073 		movt	r3, 16368
 1523 0140 FFF7FEFF 		bl	__aeabi_dsub
 1524 0144 0246     		mov	r2, r0
 1525 0146 0B46     		mov	r3, r1
 1526 0148 1046     		mov	r0, r2
 1527 014a 1946     		mov	r1, r3
 1528 014c 4FF00002 		mov	r2, #0
 1529 0150 4FF00003 		mov	r3, #0
 1530 0154 C4F23E03 		movt	r3, 16446
 1531 0158 FFF7FEFF 		bl	__aeabi_ddiv
 1532 015c 0246     		mov	r2, r0
 1533 015e 0B46     		mov	r3, r1
 1534 0160 D9A1     		adr	r1, .L44
 1535 0162 D1E90001 		ldrd	r0, [r1]
 1536 0166 FFF7FEFF 		bl	pow
 1537 016a 0246     		mov	r2, r0
 1538 016c 0B46     		mov	r3, r1
 1539 016e 1046     		mov	r0, r2
 1540 0170 1946     		mov	r1, r3
 1541 0172 D7A3     		adr	r3, .L44+8
 1542 0174 D3E90023 		ldrd	r2, [r3]
 1543 0178 FFF7FEFF 		bl	__aeabi_dmul
 1544 017c 0246     		mov	r2, r0
 1545 017e 0B46     		mov	r3, r1
 1546 0180 1046     		mov	r0, r2
 1547 0182 1946     		mov	r1, r3
 1548 0184 FFF7FEFF 		bl	__aeabi_d2f
 1549 0188 0346     		mov	r3, r0	@ float
 1550 018a BB61     		str	r3, [r7, #24]	@ float
 309:../MPU9150.c  ****    factoryTrim[1] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[1] - 1.0)/30.0))); // FT[Ya
 1551              		.loc 3 309 0
 1552 018c 97F83130 		ldrb	r3, [r7, #49]	@ zero_extendqisi2
 1553 0190 07EE103A 		fmsr	s14, r3	@ int
 1554 0194 F8EE477A 		fuitos	s15, s14
 1555 0198 17EE900A 		fmrs	r0, s15
 1556 019c FFF7FEFF 		bl	__aeabi_f2d
 1557 01a0 0246     		mov	r2, r0
 1558 01a2 0B46     		mov	r3, r1
 1559 01a4 1046     		mov	r0, r2
 1560 01a6 1946     		mov	r1, r3
 1561 01a8 4FF00002 		mov	r2, #0
 1562 01ac 4FF00003 		mov	r3, #0
 1563 01b0 C3F6F073 		movt	r3, 16368
 1564 01b4 FFF7FEFF 		bl	__aeabi_dsub
 1565 01b8 0246     		mov	r2, r0
 1566 01ba 0B46     		mov	r3, r1
 1567 01bc 1046     		mov	r0, r2
 1568 01be 1946     		mov	r1, r3
 1569 01c0 4FF00002 		mov	r2, #0
 1570 01c4 4FF00003 		mov	r3, #0
 1571 01c8 C4F23E03 		movt	r3, 16446
 1572 01cc FFF7FEFF 		bl	__aeabi_ddiv
 1573 01d0 0246     		mov	r2, r0
 1574 01d2 0B46     		mov	r3, r1
 1575 01d4 BCA1     		adr	r1, .L44
 1576 01d6 D1E90001 		ldrd	r0, [r1]
 1577 01da FFF7FEFF 		bl	pow
 1578 01de 0246     		mov	r2, r0
 1579 01e0 0B46     		mov	r3, r1
 1580 01e2 1046     		mov	r0, r2
 1581 01e4 1946     		mov	r1, r3
 1582 01e6 BAA3     		adr	r3, .L44+8
 1583 01e8 D3E90023 		ldrd	r2, [r3]
 1584 01ec FFF7FEFF 		bl	__aeabi_dmul
 1585 01f0 0246     		mov	r2, r0
 1586 01f2 0B46     		mov	r3, r1
 1587 01f4 1046     		mov	r0, r2
 1588 01f6 1946     		mov	r1, r3
 1589 01f8 FFF7FEFF 		bl	__aeabi_d2f
 1590 01fc 0346     		mov	r3, r0	@ float
 1591 01fe FB61     		str	r3, [r7, #28]	@ float
 310:../MPU9150.c  ****    factoryTrim[2] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[2] - 1.0)/30.0))); // FT[Za
 1592              		.loc 3 310 0
 1593 0200 97F83230 		ldrb	r3, [r7, #50]	@ zero_extendqisi2
 1594 0204 07EE103A 		fmsr	s14, r3	@ int
 1595 0208 F8EE477A 		fuitos	s15, s14
 1596 020c 17EE900A 		fmrs	r0, s15
 1597 0210 FFF7FEFF 		bl	__aeabi_f2d
 1598 0214 0246     		mov	r2, r0
 1599 0216 0B46     		mov	r3, r1
 1600 0218 1046     		mov	r0, r2
 1601 021a 1946     		mov	r1, r3
 1602 021c 4FF00002 		mov	r2, #0
 1603 0220 4FF00003 		mov	r3, #0
 1604 0224 C3F6F073 		movt	r3, 16368
 1605 0228 FFF7FEFF 		bl	__aeabi_dsub
 1606 022c 0246     		mov	r2, r0
 1607 022e 0B46     		mov	r3, r1
 1608 0230 1046     		mov	r0, r2
 1609 0232 1946     		mov	r1, r3
 1610 0234 4FF00002 		mov	r2, #0
 1611 0238 4FF00003 		mov	r3, #0
 1612 023c C4F23E03 		movt	r3, 16446
 1613 0240 FFF7FEFF 		bl	__aeabi_ddiv
 1614 0244 0246     		mov	r2, r0
 1615 0246 0B46     		mov	r3, r1
 1616 0248 9FA1     		adr	r1, .L44
 1617 024a D1E90001 		ldrd	r0, [r1]
 1618 024e FFF7FEFF 		bl	pow
 1619 0252 0246     		mov	r2, r0
 1620 0254 0B46     		mov	r3, r1
 1621 0256 1046     		mov	r0, r2
 1622 0258 1946     		mov	r1, r3
 1623 025a 9DA3     		adr	r3, .L44+8
 1624 025c D3E90023 		ldrd	r2, [r3]
 1625 0260 FFF7FEFF 		bl	__aeabi_dmul
 1626 0264 0246     		mov	r2, r0
 1627 0266 0B46     		mov	r3, r1
 1628 0268 1046     		mov	r0, r2
 1629 026a 1946     		mov	r1, r3
 1630 026c FFF7FEFF 		bl	__aeabi_d2f
 1631 0270 0346     		mov	r3, r0	@ float
 1632 0272 3B62     		str	r3, [r7, #32]	@ float
 311:../MPU9150.c  ****    factoryTrim[3] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[3] - 1.0) ));             // FT[X
 1633              		.loc 3 311 0
 1634 0274 97F83330 		ldrb	r3, [r7, #51]	@ zero_extendqisi2
 1635 0278 07EE103A 		fmsr	s14, r3	@ int
 1636 027c F8EE477A 		fuitos	s15, s14
 1637 0280 17EE900A 		fmrs	r0, s15
 1638 0284 FFF7FEFF 		bl	__aeabi_f2d
 1639 0288 0246     		mov	r2, r0
 1640 028a 0B46     		mov	r3, r1
 1641 028c 1046     		mov	r0, r2
 1642 028e 1946     		mov	r1, r3
 1643 0290 4FF00002 		mov	r2, #0
 1644 0294 4FF00003 		mov	r3, #0
 1645 0298 C3F6F073 		movt	r3, 16368
 1646 029c FFF7FEFF 		bl	__aeabi_dsub
 1647 02a0 0246     		mov	r2, r0
 1648 02a2 0B46     		mov	r3, r1
 1649 02a4 8CA1     		adr	r1, .L44+16
 1650 02a6 D1E90001 		ldrd	r0, [r1]
 1651 02aa FFF7FEFF 		bl	pow
 1652 02ae 0246     		mov	r2, r0
 1653 02b0 0B46     		mov	r3, r1
 1654 02b2 1046     		mov	r0, r2
 1655 02b4 1946     		mov	r1, r3
 1656 02b6 8AA3     		adr	r3, .L44+24
 1657 02b8 D3E90023 		ldrd	r2, [r3]
 1658 02bc FFF7FEFF 		bl	__aeabi_dmul
 1659 02c0 0246     		mov	r2, r0
 1660 02c2 0B46     		mov	r3, r1
 1661 02c4 1046     		mov	r0, r2
 1662 02c6 1946     		mov	r1, r3
 1663 02c8 FFF7FEFF 		bl	__aeabi_d2f
 1664 02cc 0346     		mov	r3, r0	@ float
 1665 02ce 7B62     		str	r3, [r7, #36]	@ float
 312:../MPU9150.c  ****    factoryTrim[4] =  (-25.0*131.0)*(pow( 1.046 , ((float)selfTest[4] - 1.0) ));             // FT[Y
 1666              		.loc 3 312 0
 1667 02d0 97F83430 		ldrb	r3, [r7, #52]	@ zero_extendqisi2
 1668 02d4 07EE103A 		fmsr	s14, r3	@ int
 1669 02d8 F8EE477A 		fuitos	s15, s14
 1670 02dc 17EE900A 		fmrs	r0, s15
 1671 02e0 FFF7FEFF 		bl	__aeabi_f2d
 1672 02e4 0246     		mov	r2, r0
 1673 02e6 0B46     		mov	r3, r1
 1674 02e8 1046     		mov	r0, r2
 1675 02ea 1946     		mov	r1, r3
 1676 02ec 4FF00002 		mov	r2, #0
 1677 02f0 4FF00003 		mov	r3, #0
 1678 02f4 C3F6F073 		movt	r3, 16368
 1679 02f8 FFF7FEFF 		bl	__aeabi_dsub
 1680 02fc 0246     		mov	r2, r0
 1681 02fe 0B46     		mov	r3, r1
 1682 0300 75A1     		adr	r1, .L44+16
 1683 0302 D1E90001 		ldrd	r0, [r1]
 1684 0306 FFF7FEFF 		bl	pow
 1685 030a 0246     		mov	r2, r0
 1686 030c 0B46     		mov	r3, r1
 1687 030e 1046     		mov	r0, r2
 1688 0310 1946     		mov	r1, r3
 1689 0312 75A3     		adr	r3, .L44+32
 1690 0314 D3E90023 		ldrd	r2, [r3]
 1691 0318 FFF7FEFF 		bl	__aeabi_dmul
 1692 031c 0246     		mov	r2, r0
 1693 031e 0B46     		mov	r3, r1
 1694 0320 1046     		mov	r0, r2
 1695 0322 1946     		mov	r1, r3
 1696 0324 FFF7FEFF 		bl	__aeabi_d2f
 1697 0328 0346     		mov	r3, r0	@ float
 1698 032a BB62     		str	r3, [r7, #40]	@ float
 313:../MPU9150.c  ****    factoryTrim[5] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[5] - 1.0) ));             // FT[Z
 1699              		.loc 3 313 0
 1700 032c 97F83530 		ldrb	r3, [r7, #53]	@ zero_extendqisi2
 1701 0330 07EE103A 		fmsr	s14, r3	@ int
 1702 0334 F8EE477A 		fuitos	s15, s14
 1703 0338 17EE900A 		fmrs	r0, s15
 1704 033c FFF7FEFF 		bl	__aeabi_f2d
 1705 0340 0246     		mov	r2, r0
 1706 0342 0B46     		mov	r3, r1
 1707 0344 1046     		mov	r0, r2
 1708 0346 1946     		mov	r1, r3
 1709 0348 4FF00002 		mov	r2, #0
 1710 034c 4FF00003 		mov	r3, #0
 1711 0350 C3F6F073 		movt	r3, 16368
 1712 0354 FFF7FEFF 		bl	__aeabi_dsub
 1713 0358 0246     		mov	r2, r0
 1714 035a 0B46     		mov	r3, r1
 1715 035c 5EA1     		adr	r1, .L44+16
 1716 035e D1E90001 		ldrd	r0, [r1]
 1717 0362 FFF7FEFF 		bl	pow
 1718 0366 0246     		mov	r2, r0
 1719 0368 0B46     		mov	r3, r1
 1720 036a 1046     		mov	r0, r2
 1721 036c 1946     		mov	r1, r3
 1722 036e 5CA3     		adr	r3, .L44+24
 1723 0370 D3E90023 		ldrd	r2, [r3]
 1724 0374 FFF7FEFF 		bl	__aeabi_dmul
 1725 0378 0246     		mov	r2, r0
 1726 037a 0B46     		mov	r3, r1
 1727 037c 1046     		mov	r0, r2
 1728 037e 1946     		mov	r1, r3
 1729 0380 FFF7FEFF 		bl	__aeabi_d2f
 1730 0384 0346     		mov	r3, r0	@ float
 1731 0386 FB62     		str	r3, [r7, #44]	@ float
 1732              	.LBB3:
 314:../MPU9150.c  **** 
 315:../MPU9150.c  ****    // Report results as a ratio of (STR - FT)/FT; the change from Factory Trim of the Self-Test Res
 316:../MPU9150.c  ****    // To get to percent, must multiply by 100 and subtract result from 100
 317:../MPU9150.c  ****    for (int i = 0; i < 6; i++)
 1733              		.loc 3 317 0
 1734 0388 4FF00003 		mov	r3, #0
 1735 038c FB63     		str	r3, [r7, #60]
 1736 038e 56E0     		b	.L27
 1737              	.L28:
 318:../MPU9150.c  **** 	   result[i] = 100.0 + 100.0*((float)selfTest[i] - factoryTrim[i])/factoryTrim[i]; // Report perce
 1738              		.loc 3 318 0 discriminator 2
 1739 0390 07F13002 		add	r2, r7, #48
 1740 0394 FB6B     		ldr	r3, [r7, #60]
 1741 0396 D318     		adds	r3, r2, r3
 1742 0398 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1743 039a 07EE903A 		fmsr	s15, r3	@ int
 1744 039e B8EE677A 		fuitos	s14, s15
 1745 03a2 FB6B     		ldr	r3, [r7, #60]
 1746 03a4 4FEA8303 		lsl	r3, r3, #2
 1747 03a8 07F14001 		add	r1, r7, #64
 1748 03ac CB18     		adds	r3, r1, r3
 1749 03ae 53ED0A7A 		flds	s15, [r3, #-40]
 1750 03b2 77EE677A 		fsubs	s15, s14, s15
 1751 03b6 17EE900A 		fmrs	r0, s15
 1752 03ba FFF7FEFF 		bl	__aeabi_f2d
 1753 03be 0246     		mov	r2, r0
 1754 03c0 0B46     		mov	r3, r1
 1755 03c2 1046     		mov	r0, r2
 1756 03c4 1946     		mov	r1, r3
 1757 03c6 4FF00002 		mov	r2, #0
 1758 03ca 4FF00003 		mov	r3, #0
 1759 03ce C4F25903 		movt	r3, 16473
 1760 03d2 FFF7FEFF 		bl	__aeabi_dmul
 1761 03d6 0246     		mov	r2, r0
 1762 03d8 0B46     		mov	r3, r1
 1763 03da 1446     		mov	r4, r2
 1764 03dc 1D46     		mov	r5, r3
 1765 03de FB6B     		ldr	r3, [r7, #60]
 1766 03e0 4FEA8303 		lsl	r3, r3, #2
 1767 03e4 07F14002 		add	r2, r7, #64
 1768 03e8 D318     		adds	r3, r2, r3
 1769 03ea 53F8283C 		ldr	r3, [r3, #-40]	@ float
 1770 03ee 1846     		mov	r0, r3	@ float
 1771 03f0 FFF7FEFF 		bl	__aeabi_f2d
 1772 03f4 0246     		mov	r2, r0
 1773 03f6 0B46     		mov	r3, r1
 1774 03f8 2046     		mov	r0, r4
 1775 03fa 2946     		mov	r1, r5
 1776 03fc FFF7FEFF 		bl	__aeabi_ddiv
 1777 0400 0246     		mov	r2, r0
 1778 0402 0B46     		mov	r3, r1
 1779 0404 1046     		mov	r0, r2
 1780 0406 1946     		mov	r1, r3
 1781 0408 4FF00002 		mov	r2, #0
 1782 040c 4FF00003 		mov	r3, #0
 1783 0410 C4F25903 		movt	r3, 16473
 1784 0414 FFF7FEFF 		bl	__aeabi_dadd
 1785 0418 0246     		mov	r2, r0
 1786 041a 0B46     		mov	r3, r1
 1787 041c 1046     		mov	r0, r2
 1788 041e 1946     		mov	r1, r3
 1789 0420 FFF7FEFF 		bl	__aeabi_d2f
 1790 0424 0246     		mov	r2, r0	@ float
 1791 0426 FB6B     		ldr	r3, [r7, #60]
 1792 0428 4FEA8303 		lsl	r3, r3, #2
 1793 042c 07F14001 		add	r1, r7, #64
 1794 0430 CB18     		adds	r3, r1, r3
 1795 0432 43F8402C 		str	r2, [r3, #-64]	@ float
 317:../MPU9150.c  ****    for (int i = 0; i < 6; i++)
 1796              		.loc 3 317 0 discriminator 2
 1797 0436 FB6B     		ldr	r3, [r7, #60]
 1798 0438 03F10103 		add	r3, r3, #1
 1799 043c FB63     		str	r3, [r7, #60]
 1800              	.L27:
 317:../MPU9150.c  ****    for (int i = 0; i < 6; i++)
 1801              		.loc 3 317 0 is_stmt 0 discriminator 1
 1802 043e FB6B     		ldr	r3, [r7, #60]
 1803 0440 052B     		cmp	r3, #5
 1804 0442 A5DD     		ble	.L28
 1805              	.LBE3:
 319:../MPU9150.c  **** 
 320:../MPU9150.c  ****    if(result[0] < 1.0f && result[1] < 1.0f && result[2] < 1.0f && result[3] < 1.0f && result[4] < 1
 1806              		.loc 3 320 0 is_stmt 1
 1807 0444 97ED007A 		flds	s14, [r7, #0]
 1808 0448 F7EE007A 		fconsts	s15, #112
 1809 044c B4EEE77A 		fcmpes	s14, s15
 1810 0450 F1EE10FA 		fmstat
 1811 0454 2FD5     		bpl	.L29
 1812              	.L38:
 1813              		.loc 3 320 0 is_stmt 0 discriminator 1
 1814 0456 97ED017A 		flds	s14, [r7, #4]
 1815 045a F7EE007A 		fconsts	s15, #112
 1816 045e B4EEE77A 		fcmpes	s14, s15
 1817 0462 F1EE10FA 		fmstat
 1818 0466 26D5     		bpl	.L29
 1819              	.L39:
 1820 0468 97ED027A 		flds	s14, [r7, #8]
 1821 046c F7EE007A 		fconsts	s15, #112
 1822 0470 B4EEE77A 		fcmpes	s14, s15
 1823 0474 F1EE10FA 		fmstat
 1824 0478 1DD5     		bpl	.L29
 1825              	.L40:
 1826 047a 97ED037A 		flds	s14, [r7, #12]
 1827 047e F7EE007A 		fconsts	s15, #112
 1828 0482 B4EEE77A 		fcmpes	s14, s15
 1829 0486 F1EE10FA 		fmstat
 1830 048a 14D5     		bpl	.L29
 1831              	.L41:
 1832 048c 97ED047A 		flds	s14, [r7, #16]
 1833 0490 F7EE007A 		fconsts	s15, #112
 1834 0494 B4EEE77A 		fcmpes	s14, s15
 1835 0498 F1EE10FA 		fmstat
 1836 049c 0BD5     		bpl	.L29
 1837              	.L42:
 1838 049e 97ED057A 		flds	s14, [r7, #20]
 1839 04a2 F7EE007A 		fconsts	s15, #112
 1840 04a6 B4EEE77A 		fcmpes	s14, s15
 1841 04aa F1EE10FA 		fmstat
 1842 04ae 02D5     		bpl	.L29
 1843              	.L43:
 321:../MPU9150.c  **** 	   return TRUE;
 1844              		.loc 3 321 0 is_stmt 1
 1845 04b0 4FF00103 		mov	r3, #1
 1846 04b4 01E0     		b	.L37
 1847              	.L29:
 322:../MPU9150.c  ****    else
 323:../MPU9150.c  **** 	   return FALSE;
 1848              		.loc 3 323 0
 1849 04b6 4FF00003 		mov	r3, #0
 1850              	.L37:
 324:../MPU9150.c  **** }
 1851              		.loc 3 324 0
 1852 04ba 1846     		mov	r0, r3
 1853 04bc 07F14007 		add	r7, r7, #64
 1854 04c0 BD46     		mov	sp, r7
 1855 04c2 B0BD     		pop	{r4, r5, r7, pc}
 1856              	.L45:
 1857 04c4 AFF30080 		.align	3
 1858              	.L44:
 1859 04c8 A5A5A5A5 		.word	-1515870811
 1860 04cc A5A50540 		.word	1074111909
 1861 04d0 C3F5285C 		.word	1546188227
 1862 04d4 8FC29540 		.word	1083556495
 1863 04d8 23DBF97E 		.word	2130303779
 1864 04dc 6ABCF03F 		.word	1072741482
 1865 04e0 00000000 		.word	0
 1866 04e4 0096A940 		.word	1084855808
 1867 04e8 00000000 		.word	0
 1868 04ec 0096A9C0 		.word	-1062627840
 1869              		.cfi_endproc
 1870              	.LFE172:
 1872              		.section	.text.getGres,"ax",%progbits
 1873              		.align	2
 1874              		.global	getGres
 1875              		.thumb
 1876              		.thumb_func
 1878              	getGres:
 1879              	.LFB173:
 325:../MPU9150.c  **** 
 326:../MPU9150.c  **** void getGres()
 327:../MPU9150.c  **** {
 1880              		.loc 3 327 0
 1881              		.cfi_startproc
 1882              		@ args = 0, pretend = 0, frame = 0
 1883              		@ frame_needed = 1, uses_anonymous_args = 0
 1884              		@ link register save eliminated.
 1885 0000 80B4     		push	{r7}
 1886              	.LCFI21:
 1887              		.cfi_def_cfa_offset 4
 1888              		.cfi_offset 7, -4
 1889 0002 00AF     		add	r7, sp, #0
 1890              	.LCFI22:
 1891              		.cfi_def_cfa_register 7
 328:../MPU9150.c  **** 	switch (Gscale)
 1892              		.loc 3 328 0
 1893 0004 40F20003 		movw	r3, #:lower16:Gscale
 1894 0008 C0F20003 		movt	r3, #:upper16:Gscale
 1895 000c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1896 000e 032B     		cmp	r3, #3
 1897 0010 32D8     		bhi	.L46
 1898 0012 01A2     		adr	r2, .L52
 1899 0014 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1900              		.align	2
 1901              	.L52:
 1902 0018 29000000 		.word	.L48+1
 1903 001c 3D000000 		.word	.L49+1
 1904 0020 51000000 		.word	.L50+1
 1905 0024 65000000 		.word	.L51+1
 1906              	.L48:
 329:../MPU9150.c  **** 	{
 330:../MPU9150.c  **** 		// Possible gyro scales (and their register bit settings) are:
 331:../MPU9150.c  **** 		// 250 DPS (00), 500 DPS (01), 1000 DPS (10), and 2000 DPS  (11).
 332:../MPU9150.c  ****         // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
 333:../MPU9150.c  ****     	case GFS_250DPS:
 334:../MPU9150.c  ****     		gRes = 250.0/32768.0;
 1907              		.loc 3 334 0
 1908 0028 40F20003 		movw	r3, #:lower16:gRes
 1909 002c C0F20003 		movt	r3, #:upper16:gRes
 1910 0030 4FF00002 		mov	r2, #0
 1911 0034 C3F6FA32 		movt	r2, 15354
 1912 0038 1A60     		str	r2, [r3, #0]	@ float
 335:../MPU9150.c  ****     		break;
 1913              		.loc 3 335 0
 1914 003a 1DE0     		b	.L46
 1915              	.L49:
 336:../MPU9150.c  ****     	case GFS_500DPS:
 337:../MPU9150.c  ****     		gRes = 500.0/32768.0;
 1916              		.loc 3 337 0
 1917 003c 40F20003 		movw	r3, #:lower16:gRes
 1918 0040 C0F20003 		movt	r3, #:upper16:gRes
 1919 0044 4FF00002 		mov	r2, #0
 1920 0048 C3F67A42 		movt	r2, 15482
 1921 004c 1A60     		str	r2, [r3, #0]	@ float
 338:../MPU9150.c  ****     		break;
 1922              		.loc 3 338 0
 1923 004e 13E0     		b	.L46
 1924              	.L50:
 339:../MPU9150.c  ****     	case GFS_1000DPS:
 340:../MPU9150.c  ****     		gRes = 1000.0/32768.0;
 1925              		.loc 3 340 0
 1926 0050 40F20003 		movw	r3, #:lower16:gRes
 1927 0054 C0F20003 		movt	r3, #:upper16:gRes
 1928 0058 4FF00002 		mov	r2, #0
 1929 005c C3F6FA42 		movt	r2, 15610
 1930 0060 1A60     		str	r2, [r3, #0]	@ float
 341:../MPU9150.c  ****     		break;
 1931              		.loc 3 341 0
 1932 0062 09E0     		b	.L46
 1933              	.L51:
 342:../MPU9150.c  ****     	case GFS_2000DPS:
 343:../MPU9150.c  ****     		gRes = 2000.0/32768.0;
 1934              		.loc 3 343 0
 1935 0064 40F20003 		movw	r3, #:lower16:gRes
 1936 0068 C0F20003 		movt	r3, #:upper16:gRes
 1937 006c 4FF00002 		mov	r2, #0
 1938 0070 C3F67A52 		movt	r2, 15738
 1939 0074 1A60     		str	r2, [r3, #0]	@ float
 344:../MPU9150.c  ****     		break;
 1940              		.loc 3 344 0
 1941 0076 00BF     		nop
 1942              	.L46:
 345:../MPU9150.c  **** 	}
 346:../MPU9150.c  **** }
 1943              		.loc 3 346 0
 1944 0078 BD46     		mov	sp, r7
 1945 007a 80BC     		pop	{r7}
 1946 007c 7047     		bx	lr
 1947              		.cfi_endproc
 1948              	.LFE173:
 1950 007e 00BF     		.section	.text.getAres,"ax",%progbits
 1951              		.align	2
 1952              		.global	getAres
 1953              		.thumb
 1954              		.thumb_func
 1956              	getAres:
 1957              	.LFB174:
 347:../MPU9150.c  **** 
 348:../MPU9150.c  **** void getAres()
 349:../MPU9150.c  **** {
 1958              		.loc 3 349 0
 1959              		.cfi_startproc
 1960              		@ args = 0, pretend = 0, frame = 0
 1961              		@ frame_needed = 1, uses_anonymous_args = 0
 1962              		@ link register save eliminated.
 1963 0000 80B4     		push	{r7}
 1964              	.LCFI23:
 1965              		.cfi_def_cfa_offset 4
 1966              		.cfi_offset 7, -4
 1967 0002 00AF     		add	r7, sp, #0
 1968              	.LCFI24:
 1969              		.cfi_def_cfa_register 7
 350:../MPU9150.c  **** 	switch (Ascale)
 1970              		.loc 3 350 0
 1971 0004 40F20003 		movw	r3, #:lower16:Ascale
 1972 0008 C0F20003 		movt	r3, #:upper16:Ascale
 1973 000c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1974 000e 032B     		cmp	r3, #3
 1975 0010 2AD8     		bhi	.L53
 1976 0012 01A2     		adr	r2, .L59
 1977 0014 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1978              		.align	2
 1979              	.L59:
 1980 0018 29000000 		.word	.L55+1
 1981 001c 39000000 		.word	.L56+1
 1982 0020 49000000 		.word	.L57+1
 1983 0024 59000000 		.word	.L58+1
 1984              	.L55:
 351:../MPU9150.c  **** 	{
 352:../MPU9150.c  **** 		// Possible accelerometer scales (and their register bit settings) are:
 353:../MPU9150.c  **** 		// 2 Gs (00), 4 Gs (01), 8 Gs (10), and 16 Gs  (11).
 354:../MPU9150.c  ****         // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
 355:../MPU9150.c  ****     	case AFS_2G:
 356:../MPU9150.c  ****     		aRes = 2.0/32768.0;
 1985              		.loc 3 356 0
 1986 0028 40F20003 		movw	r3, #:lower16:aRes
 1987 002c C0F20003 		movt	r3, #:upper16:aRes
 1988 0030 4FF06252 		mov	r2, #947912704
 1989 0034 1A60     		str	r2, [r3, #0]	@ float
 357:../MPU9150.c  ****     		break;
 1990              		.loc 3 357 0
 1991 0036 17E0     		b	.L53
 1992              	.L56:
 358:../MPU9150.c  ****     	case AFS_4G:
 359:../MPU9150.c  ****     		aRes = 4.0/32768.0;
 1993              		.loc 3 359 0
 1994 0038 40F20003 		movw	r3, #:lower16:aRes
 1995 003c C0F20003 		movt	r3, #:upper16:aRes
 1996 0040 4FF06452 		mov	r2, #956301312
 1997 0044 1A60     		str	r2, [r3, #0]	@ float
 360:../MPU9150.c  ****     		break;
 1998              		.loc 3 360 0
 1999 0046 0FE0     		b	.L53
 2000              	.L57:
 361:../MPU9150.c  ****     	case AFS_8G:
 362:../MPU9150.c  ****     		aRes = 8.0/32768.0;
 2001              		.loc 3 362 0
 2002 0048 40F20003 		movw	r3, #:lower16:aRes
 2003 004c C0F20003 		movt	r3, #:upper16:aRes
 2004 0050 4FF06652 		mov	r2, #964689920
 2005 0054 1A60     		str	r2, [r3, #0]	@ float
 363:../MPU9150.c  ****     		break;
 2006              		.loc 3 363 0
 2007 0056 07E0     		b	.L53
 2008              	.L58:
 364:../MPU9150.c  ****     	case AFS_16G:
 365:../MPU9150.c  ****     		aRes = 16.0/32768.0;
 2009              		.loc 3 365 0
 2010 0058 40F20003 		movw	r3, #:lower16:aRes
 2011 005c C0F20003 		movt	r3, #:upper16:aRes
 2012 0060 4FF06852 		mov	r2, #973078528
 2013 0064 1A60     		str	r2, [r3, #0]	@ float
 366:../MPU9150.c  ****     		break;
 2014              		.loc 3 366 0
 2015 0066 00BF     		nop
 2016              	.L53:
 367:../MPU9150.c  **** 	}
 368:../MPU9150.c  **** }
 2017              		.loc 3 368 0
 2018 0068 BD46     		mov	sp, r7
 2019 006a 80BC     		pop	{r7}
 2020 006c 7047     		bx	lr
 2021              		.cfi_endproc
 2022              	.LFE174:
 2024 006e 00BF     		.section	.text.GetSensorCount,"ax",%progbits
 2025              		.align	2
 2026              		.global	GetSensorCount
 2027              		.thumb
 2028              		.thumb_func
 2030              	GetSensorCount:
 2031              	.LFB175:
 369:../MPU9150.c  **** 
 370:../MPU9150.c  **** uint16_t GetSensorCount()
 371:../MPU9150.c  **** {
 2032              		.loc 3 371 0
 2033              		.cfi_startproc
 2034              		@ args = 0, pretend = 0, frame = 0
 2035              		@ frame_needed = 1, uses_anonymous_args = 0
 2036              		@ link register save eliminated.
 2037 0000 80B4     		push	{r7}
 2038              	.LCFI25:
 2039              		.cfi_def_cfa_offset 4
 2040              		.cfi_offset 7, -4
 2041 0002 00AF     		add	r7, sp, #0
 2042              	.LCFI26:
 2043              		.cfi_def_cfa_register 7
 372:../MPU9150.c  **** 	return counterSensor;
 2044              		.loc 3 372 0
 2045 0004 40F20003 		movw	r3, #:lower16:counterSensor
 2046 0008 C0F20003 		movt	r3, #:upper16:counterSensor
 2047 000c 1B88     		ldrh	r3, [r3, #0]
 373:../MPU9150.c  **** }
 2048              		.loc 3 373 0
 2049 000e 1846     		mov	r0, r3
 2050 0010 BD46     		mov	sp, r7
 2051 0012 80BC     		pop	{r7}
 2052 0014 7047     		bx	lr
 2053              		.cfi_endproc
 2054              	.LFE175:
 2056 0016 00BF     		.section	.text.GetAngles,"ax",%progbits
 2057              		.align	2
 2058              		.global	GetAngles
 2059              		.thumb
 2060              		.thumb_func
 2062              	GetAngles:
 2063              	.LFB176:
 374:../MPU9150.c  **** 
 375:../MPU9150.c  **** void GetAngles(float* angles, float* yoffset)
 376:../MPU9150.c  **** {
 2064              		.loc 3 376 0
 2065              		.cfi_startproc
 2066              		@ args = 0, pretend = 0, frame = 8
 2067              		@ frame_needed = 1, uses_anonymous_args = 0
 2068 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 2069              	.LCFI27:
 2070              		.cfi_def_cfa_offset 28
 2071              		.cfi_offset 4, -28
 2072              		.cfi_offset 5, -24
 2073              		.cfi_offset 6, -20
 2074              		.cfi_offset 7, -16
 2075              		.cfi_offset 8, -12
 2076              		.cfi_offset 9, -8
 2077              		.cfi_offset 14, -4
 2078 0004 83B0     		sub	sp, sp, #12
 2079              	.LCFI28:
 2080              		.cfi_def_cfa_offset 40
 2081 0006 00AF     		add	r7, sp, #0
 2082              	.LCFI29:
 2083              		.cfi_def_cfa_register 7
 2084 0008 7860     		str	r0, [r7, #4]
 2085 000a 3960     		str	r1, [r7, #0]
 377:../MPU9150.c  **** 
 378:../MPU9150.c  **** #if ATTITUDEALGORITHM == 1
 379:../MPU9150.c  **** 	if (YAW_OFFSET == 0.0)
 380:../MPU9150.c  **** 		YAW_OFFSET = kalAngleZ;
 381:../MPU9150.c  **** 	angles[0]=kalAngleZ-YAW_OFFSET;
 382:../MPU9150.c  **** 	angles[1]=kalAngleY;
 383:../MPU9150.c  **** 	angles[2]=kalAngleX;
 384:../MPU9150.c  **** #elif ATTITUDEALGORITHM == 2
 385:../MPU9150.c  **** 	if (YAW_OFFSET <= 0.5 && YAW_OFFSET >= -0.5)
 2086              		.loc 3 385 0
 2087 000c 40F20003 		movw	r3, #:lower16:YAW_OFFSET
 2088 0010 C0F20003 		movt	r3, #:upper16:YAW_OFFSET
 2089 0014 93ED007A 		flds	s14, [r3, #0]
 2090 0018 F6EE007A 		fconsts	s15, #96
 2091 001c B4EEE77A 		fcmpes	s14, s15
 2092 0020 F1EE10FA 		fmstat
 2093 0024 00F29180 		bhi	.L63
 2094              	.L66:
 2095              		.loc 3 385 0 is_stmt 0 discriminator 1
 2096 0028 40F20003 		movw	r3, #:lower16:YAW_OFFSET
 2097 002c C0F20003 		movt	r3, #:upper16:YAW_OFFSET
 2098 0030 93ED007A 		flds	s14, [r3, #0]
 2099 0034 FEEE007A 		fconsts	s15, #224
 2100 0038 B4EEE77A 		fcmpes	s14, s15
 2101 003c F1EE10FA 		fmstat
 2102 0040 C0F28380 		blt	.L63
 2103              	.L67:
 386:../MPU9150.c  **** 		YAW_OFFSET = atan2(2.0f * (q[1] * q[2] + q[0] * q[3]), q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - 
 2104              		.loc 3 386 0 is_stmt 1
 2105 0044 40F20003 		movw	r3, #:lower16:q
 2106 0048 C0F20003 		movt	r3, #:upper16:q
 2107 004c 93ED017A 		flds	s14, [r3, #4]
 2108 0050 40F20003 		movw	r3, #:lower16:q
 2109 0054 C0F20003 		movt	r3, #:upper16:q
 2110 0058 D3ED027A 		flds	s15, [r3, #8]
 2111 005c 27EE277A 		fmuls	s14, s14, s15
 2112 0060 40F20003 		movw	r3, #:lower16:q
 2113 0064 C0F20003 		movt	r3, #:upper16:q
 2114 0068 D3ED006A 		flds	s13, [r3, #0]
 2115 006c 40F20003 		movw	r3, #:lower16:q
 2116 0070 C0F20003 		movt	r3, #:upper16:q
 2117 0074 D3ED037A 		flds	s15, [r3, #12]
 2118 0078 66EEA77A 		fmuls	s15, s13, s15
 2119 007c 77EE277A 		fadds	s15, s14, s15
 2120 0080 77EEA77A 		fadds	s15, s15, s15
 2121 0084 17EE900A 		fmrs	r0, s15
 2122 0088 FFF7FEFF 		bl	__aeabi_f2d
 2123 008c 8046     		mov	r8, r0
 2124 008e 8946     		mov	r9, r1
 2125 0090 40F20003 		movw	r3, #:lower16:q
 2126 0094 C0F20003 		movt	r3, #:upper16:q
 2127 0098 93ED007A 		flds	s14, [r3, #0]
 2128 009c 40F20003 		movw	r3, #:lower16:q
 2129 00a0 C0F20003 		movt	r3, #:upper16:q
 2130 00a4 D3ED007A 		flds	s15, [r3, #0]
 2131 00a8 27EE277A 		fmuls	s14, s14, s15
 2132 00ac 40F20003 		movw	r3, #:lower16:q
 2133 00b0 C0F20003 		movt	r3, #:upper16:q
 2134 00b4 D3ED016A 		flds	s13, [r3, #4]
 2135 00b8 40F20003 		movw	r3, #:lower16:q
 2136 00bc C0F20003 		movt	r3, #:upper16:q
 2137 00c0 D3ED017A 		flds	s15, [r3, #4]
 2138 00c4 66EEA77A 		fmuls	s15, s13, s15
 2139 00c8 37EE277A 		fadds	s14, s14, s15
 2140 00cc 40F20003 		movw	r3, #:lower16:q
 2141 00d0 C0F20003 		movt	r3, #:upper16:q
 2142 00d4 D3ED026A 		flds	s13, [r3, #8]
 2143 00d8 40F20003 		movw	r3, #:lower16:q
 2144 00dc C0F20003 		movt	r3, #:upper16:q
 2145 00e0 D3ED027A 		flds	s15, [r3, #8]
 2146 00e4 66EEA77A 		fmuls	s15, s13, s15
 2147 00e8 37EE677A 		fsubs	s14, s14, s15
 2148 00ec 40F20003 		movw	r3, #:lower16:q
 2149 00f0 C0F20003 		movt	r3, #:upper16:q
 2150 00f4 D3ED036A 		flds	s13, [r3, #12]
 2151 00f8 40F20003 		movw	r3, #:lower16:q
 2152 00fc C0F20003 		movt	r3, #:upper16:q
 2153 0100 D3ED037A 		flds	s15, [r3, #12]
 2154 0104 66EEA77A 		fmuls	s15, s13, s15
 2155 0108 77EE677A 		fsubs	s15, s14, s15
 2156 010c 17EE900A 		fmrs	r0, s15
 2157 0110 FFF7FEFF 		bl	__aeabi_f2d
 2158 0114 0246     		mov	r2, r0
 2159 0116 0B46     		mov	r3, r1
 2160 0118 4046     		mov	r0, r8
 2161 011a 4946     		mov	r1, r9
 2162 011c FFF7FEFF 		bl	atan2
 2163 0120 0246     		mov	r2, r0
 2164 0122 0B46     		mov	r3, r1
 2165 0124 1046     		mov	r0, r2
 2166 0126 1946     		mov	r1, r3
 2167 0128 B9A3     		adr	r3, .L68
 2168 012a D3E90023 		ldrd	r2, [r3]
 2169 012e FFF7FEFF 		bl	__aeabi_dmul
 2170 0132 0246     		mov	r2, r0
 2171 0134 0B46     		mov	r3, r1
 2172 0136 1046     		mov	r0, r2
 2173 0138 1946     		mov	r1, r3
 2174 013a FFF7FEFF 		bl	__aeabi_d2f
 2175 013e 0246     		mov	r2, r0	@ float
 2176 0140 40F20003 		movw	r3, #:lower16:YAW_OFFSET
 2177 0144 C0F20003 		movt	r3, #:upper16:YAW_OFFSET
 2178 0148 1A60     		str	r2, [r3, #0]	@ float
 2179              	.L63:
 387:../MPU9150.c  **** 	angles[0]=atan2(2.0f * (q[1] * q[2] + q[0] * q[3]), q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3]
 2180              		.loc 3 387 0
 2181 014a 40F20003 		movw	r3, #:lower16:q
 2182 014e C0F20003 		movt	r3, #:upper16:q
 2183 0152 93ED017A 		flds	s14, [r3, #4]
 2184 0156 40F20003 		movw	r3, #:lower16:q
 2185 015a C0F20003 		movt	r3, #:upper16:q
 2186 015e D3ED027A 		flds	s15, [r3, #8]
 2187 0162 27EE277A 		fmuls	s14, s14, s15
 2188 0166 40F20003 		movw	r3, #:lower16:q
 2189 016a C0F20003 		movt	r3, #:upper16:q
 2190 016e D3ED006A 		flds	s13, [r3, #0]
 2191 0172 40F20003 		movw	r3, #:lower16:q
 2192 0176 C0F20003 		movt	r3, #:upper16:q
 2193 017a D3ED037A 		flds	s15, [r3, #12]
 2194 017e 66EEA77A 		fmuls	s15, s13, s15
 2195 0182 77EE277A 		fadds	s15, s14, s15
 2196 0186 77EEA77A 		fadds	s15, s15, s15
 2197 018a 17EE900A 		fmrs	r0, s15
 2198 018e FFF7FEFF 		bl	__aeabi_f2d
 2199 0192 8046     		mov	r8, r0
 2200 0194 8946     		mov	r9, r1
 2201 0196 40F20003 		movw	r3, #:lower16:q
 2202 019a C0F20003 		movt	r3, #:upper16:q
 2203 019e 93ED007A 		flds	s14, [r3, #0]
 2204 01a2 40F20003 		movw	r3, #:lower16:q
 2205 01a6 C0F20003 		movt	r3, #:upper16:q
 2206 01aa D3ED007A 		flds	s15, [r3, #0]
 2207 01ae 27EE277A 		fmuls	s14, s14, s15
 2208 01b2 40F20003 		movw	r3, #:lower16:q
 2209 01b6 C0F20003 		movt	r3, #:upper16:q
 2210 01ba D3ED016A 		flds	s13, [r3, #4]
 2211 01be 40F20003 		movw	r3, #:lower16:q
 2212 01c2 C0F20003 		movt	r3, #:upper16:q
 2213 01c6 D3ED017A 		flds	s15, [r3, #4]
 2214 01ca 66EEA77A 		fmuls	s15, s13, s15
 2215 01ce 37EE277A 		fadds	s14, s14, s15
 2216 01d2 40F20003 		movw	r3, #:lower16:q
 2217 01d6 C0F20003 		movt	r3, #:upper16:q
 2218 01da D3ED026A 		flds	s13, [r3, #8]
 2219 01de 40F20003 		movw	r3, #:lower16:q
 2220 01e2 C0F20003 		movt	r3, #:upper16:q
 2221 01e6 D3ED027A 		flds	s15, [r3, #8]
 2222 01ea 66EEA77A 		fmuls	s15, s13, s15
 2223 01ee 37EE677A 		fsubs	s14, s14, s15
 2224 01f2 40F20003 		movw	r3, #:lower16:q
 2225 01f6 C0F20003 		movt	r3, #:upper16:q
 2226 01fa D3ED036A 		flds	s13, [r3, #12]
 2227 01fe 40F20003 		movw	r3, #:lower16:q
 2228 0202 C0F20003 		movt	r3, #:upper16:q
 2229 0206 D3ED037A 		flds	s15, [r3, #12]
 2230 020a 66EEA77A 		fmuls	s15, s13, s15
 2231 020e 77EE677A 		fsubs	s15, s14, s15
 2232 0212 17EE900A 		fmrs	r0, s15
 2233 0216 FFF7FEFF 		bl	__aeabi_f2d
 2234 021a 0246     		mov	r2, r0
 2235 021c 0B46     		mov	r3, r1
 2236 021e 4046     		mov	r0, r8
 2237 0220 4946     		mov	r1, r9
 2238 0222 FFF7FEFF 		bl	atan2
 2239 0226 0246     		mov	r2, r0
 2240 0228 0B46     		mov	r3, r1
 2241 022a 1046     		mov	r0, r2
 2242 022c 1946     		mov	r1, r3
 2243 022e 78A3     		adr	r3, .L68
 2244 0230 D3E90023 		ldrd	r2, [r3]
 2245 0234 FFF7FEFF 		bl	__aeabi_dmul
 2246 0238 0246     		mov	r2, r0
 2247 023a 0B46     		mov	r3, r1
 2248 023c 9046     		mov	r8, r2
 2249 023e 9946     		mov	r9, r3
 2250 0240 40F20003 		movw	r3, #:lower16:YAW_OFFSET
 2251 0244 C0F20003 		movt	r3, #:upper16:YAW_OFFSET
 2252 0248 1B68     		ldr	r3, [r3, #0]	@ float
 2253 024a 1846     		mov	r0, r3	@ float
 2254 024c FFF7FEFF 		bl	__aeabi_f2d
 2255 0250 0246     		mov	r2, r0
 2256 0252 0B46     		mov	r3, r1
 2257 0254 4046     		mov	r0, r8
 2258 0256 4946     		mov	r1, r9
 2259 0258 FFF7FEFF 		bl	__aeabi_dsub
 2260 025c 0246     		mov	r2, r0
 2261 025e 0B46     		mov	r3, r1
 2262 0260 1046     		mov	r0, r2
 2263 0262 1946     		mov	r1, r3
 2264 0264 FFF7FEFF 		bl	__aeabi_d2f
 2265 0268 0246     		mov	r2, r0	@ float
 2266 026a 7B68     		ldr	r3, [r7, #4]
 2267 026c 1A60     		str	r2, [r3, #0]	@ float
 388:../MPU9150.c  **** 	angles[1]=-asin(2.0f * (q[1] * q[3] - q[0] * q[2])) * RAD_TO_DEG;
 2268              		.loc 3 388 0
 2269 026e 7B68     		ldr	r3, [r7, #4]
 2270 0270 03F10406 		add	r6, r3, #4
 2271 0274 40F20003 		movw	r3, #:lower16:q
 2272 0278 C0F20003 		movt	r3, #:upper16:q
 2273 027c 93ED017A 		flds	s14, [r3, #4]
 2274 0280 40F20003 		movw	r3, #:lower16:q
 2275 0284 C0F20003 		movt	r3, #:upper16:q
 2276 0288 D3ED037A 		flds	s15, [r3, #12]
 2277 028c 27EE277A 		fmuls	s14, s14, s15
 2278 0290 40F20003 		movw	r3, #:lower16:q
 2279 0294 C0F20003 		movt	r3, #:upper16:q
 2280 0298 D3ED006A 		flds	s13, [r3, #0]
 2281 029c 40F20003 		movw	r3, #:lower16:q
 2282 02a0 C0F20003 		movt	r3, #:upper16:q
 2283 02a4 D3ED027A 		flds	s15, [r3, #8]
 2284 02a8 66EEA77A 		fmuls	s15, s13, s15
 2285 02ac 77EE677A 		fsubs	s15, s14, s15
 2286 02b0 77EEA77A 		fadds	s15, s15, s15
 2287 02b4 17EE900A 		fmrs	r0, s15
 2288 02b8 FFF7FEFF 		bl	__aeabi_f2d
 2289 02bc 0246     		mov	r2, r0
 2290 02be 0B46     		mov	r3, r1
 2291 02c0 1046     		mov	r0, r2
 2292 02c2 1946     		mov	r1, r3
 2293 02c4 FFF7FEFF 		bl	asin
 2294 02c8 0246     		mov	r2, r0
 2295 02ca 0B46     		mov	r3, r1
 2296 02cc 1446     		mov	r4, r2
 2297 02ce 83F00045 		eor	r5, r3, #-2147483648
 2298 02d2 2046     		mov	r0, r4
 2299 02d4 2946     		mov	r1, r5
 2300 02d6 4EA3     		adr	r3, .L68
 2301 02d8 D3E90023 		ldrd	r2, [r3]
 2302 02dc FFF7FEFF 		bl	__aeabi_dmul
 2303 02e0 0246     		mov	r2, r0
 2304 02e2 0B46     		mov	r3, r1
 2305 02e4 1046     		mov	r0, r2
 2306 02e6 1946     		mov	r1, r3
 2307 02e8 FFF7FEFF 		bl	__aeabi_d2f
 2308 02ec 0346     		mov	r3, r0	@ float
 2309 02ee 3360     		str	r3, [r6, #0]	@ float
 389:../MPU9150.c  **** 	angles[2]=atan2(2.0f * (q[0] * q[1] + q[2] * q[3]), q[0] * q[0] - q[1] * q[1] - q[2] * q[2] + q[3]
 2310              		.loc 3 389 0
 2311 02f0 7B68     		ldr	r3, [r7, #4]
 2312 02f2 03F10806 		add	r6, r3, #8
 2313 02f6 40F20003 		movw	r3, #:lower16:q
 2314 02fa C0F20003 		movt	r3, #:upper16:q
 2315 02fe 93ED007A 		flds	s14, [r3, #0]
 2316 0302 40F20003 		movw	r3, #:lower16:q
 2317 0306 C0F20003 		movt	r3, #:upper16:q
 2318 030a D3ED017A 		flds	s15, [r3, #4]
 2319 030e 27EE277A 		fmuls	s14, s14, s15
 2320 0312 40F20003 		movw	r3, #:lower16:q
 2321 0316 C0F20003 		movt	r3, #:upper16:q
 2322 031a D3ED026A 		flds	s13, [r3, #8]
 2323 031e 40F20003 		movw	r3, #:lower16:q
 2324 0322 C0F20003 		movt	r3, #:upper16:q
 2325 0326 D3ED037A 		flds	s15, [r3, #12]
 2326 032a 66EEA77A 		fmuls	s15, s13, s15
 2327 032e 77EE277A 		fadds	s15, s14, s15
 2328 0332 77EEA77A 		fadds	s15, s15, s15
 2329 0336 17EE900A 		fmrs	r0, s15
 2330 033a FFF7FEFF 		bl	__aeabi_f2d
 2331 033e 0446     		mov	r4, r0
 2332 0340 0D46     		mov	r5, r1
 2333 0342 40F20003 		movw	r3, #:lower16:q
 2334 0346 C0F20003 		movt	r3, #:upper16:q
 2335 034a 93ED007A 		flds	s14, [r3, #0]
 2336 034e 40F20003 		movw	r3, #:lower16:q
 2337 0352 C0F20003 		movt	r3, #:upper16:q
 2338 0356 D3ED007A 		flds	s15, [r3, #0]
 2339 035a 27EE277A 		fmuls	s14, s14, s15
 2340 035e 40F20003 		movw	r3, #:lower16:q
 2341 0362 C0F20003 		movt	r3, #:upper16:q
 2342 0366 D3ED016A 		flds	s13, [r3, #4]
 2343 036a 40F20003 		movw	r3, #:lower16:q
 2344 036e C0F20003 		movt	r3, #:upper16:q
 2345 0372 D3ED017A 		flds	s15, [r3, #4]
 2346 0376 66EEA77A 		fmuls	s15, s13, s15
 2347 037a 37EE677A 		fsubs	s14, s14, s15
 2348 037e 40F20003 		movw	r3, #:lower16:q
 2349 0382 C0F20003 		movt	r3, #:upper16:q
 2350 0386 D3ED026A 		flds	s13, [r3, #8]
 2351 038a 40F20003 		movw	r3, #:lower16:q
 2352 038e C0F20003 		movt	r3, #:upper16:q
 2353 0392 D3ED027A 		flds	s15, [r3, #8]
 2354 0396 66EEA77A 		fmuls	s15, s13, s15
 2355 039a 37EE677A 		fsubs	s14, s14, s15
 2356 039e 40F20003 		movw	r3, #:lower16:q
 2357 03a2 C0F20003 		movt	r3, #:upper16:q
 2358 03a6 D3ED036A 		flds	s13, [r3, #12]
 2359 03aa 40F20003 		movw	r3, #:lower16:q
 2360 03ae C0F20003 		movt	r3, #:upper16:q
 2361 03b2 D3ED037A 		flds	s15, [r3, #12]
 2362 03b6 66EEA77A 		fmuls	s15, s13, s15
 2363 03ba 77EE277A 		fadds	s15, s14, s15
 2364 03be 17EE900A 		fmrs	r0, s15
 2365 03c2 FFF7FEFF 		bl	__aeabi_f2d
 2366 03c6 0246     		mov	r2, r0
 2367 03c8 0B46     		mov	r3, r1
 2368 03ca 2046     		mov	r0, r4
 2369 03cc 2946     		mov	r1, r5
 2370 03ce FFF7FEFF 		bl	atan2
 2371 03d2 0246     		mov	r2, r0
 2372 03d4 0B46     		mov	r3, r1
 2373 03d6 1046     		mov	r0, r2
 2374 03d8 1946     		mov	r1, r3
 2375 03da 0DA3     		adr	r3, .L68
 2376 03dc D3E90023 		ldrd	r2, [r3]
 2377 03e0 FFF7FEFF 		bl	__aeabi_dmul
 2378 03e4 0246     		mov	r2, r0
 2379 03e6 0B46     		mov	r3, r1
 2380 03e8 1046     		mov	r0, r2
 2381 03ea 1946     		mov	r1, r3
 2382 03ec FFF7FEFF 		bl	__aeabi_d2f
 2383 03f0 0346     		mov	r3, r0	@ float
 2384 03f2 3360     		str	r3, [r6, #0]	@ float
 390:../MPU9150.c  **** 	*yoffset = YAW_OFFSET;
 2385              		.loc 3 390 0
 2386 03f4 40F20003 		movw	r3, #:lower16:YAW_OFFSET
 2387 03f8 C0F20003 		movt	r3, #:upper16:YAW_OFFSET
 2388 03fc 1A68     		ldr	r2, [r3, #0]	@ float
 2389 03fe 3B68     		ldr	r3, [r7, #0]
 2390 0400 1A60     		str	r2, [r3, #0]	@ float
 391:../MPU9150.c  **** #endif
 392:../MPU9150.c  **** }
 2391              		.loc 3 392 0
 2392 0402 07F10C07 		add	r7, r7, #12
 2393 0406 BD46     		mov	sp, r7
 2394 0408 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 2395              	.L69:
 2396 040c AFF30080 		.align	3
 2397              	.L68:
 2398 0410 00000020 		.word	536870912
 2399 0414 DCA54C40 		.word	1078765020
 2400              		.cfi_endproc
 2401              	.LFE176:
 2403              		.section	.text.GetMagData,"ax",%progbits
 2404              		.align	2
 2405              		.global	GetMagData
 2406              		.thumb
 2407              		.thumb_func
 2409              	GetMagData:
 2410              	.LFB177:
 393:../MPU9150.c  **** 
 394:../MPU9150.c  **** void GetMagData(float* pt)
 395:../MPU9150.c  **** {
 2411              		.loc 3 395 0
 2412              		.cfi_startproc
 2413              		@ args = 0, pretend = 0, frame = 8
 2414              		@ frame_needed = 1, uses_anonymous_args = 0
 2415              		@ link register save eliminated.
 2416 0000 80B4     		push	{r7}
 2417              	.LCFI30:
 2418              		.cfi_def_cfa_offset 4
 2419              		.cfi_offset 7, -4
 2420 0002 83B0     		sub	sp, sp, #12
 2421              	.LCFI31:
 2422              		.cfi_def_cfa_offset 16
 2423 0004 00AF     		add	r7, sp, #0
 2424              	.LCFI32:
 2425              		.cfi_def_cfa_register 7
 2426 0006 7860     		str	r0, [r7, #4]
 396:../MPU9150.c  **** 	pt[0] = mag[0];
 2427              		.loc 3 396 0
 2428 0008 40F20003 		movw	r3, #:lower16:mag
 2429 000c C0F20003 		movt	r3, #:upper16:mag
 2430 0010 1A68     		ldr	r2, [r3, #0]	@ float
 2431 0012 7B68     		ldr	r3, [r7, #4]
 2432 0014 1A60     		str	r2, [r3, #0]	@ float
 397:../MPU9150.c  **** 	pt[1] = mag[1];
 2433              		.loc 3 397 0
 2434 0016 7B68     		ldr	r3, [r7, #4]
 2435 0018 03F10402 		add	r2, r3, #4
 2436 001c 40F20003 		movw	r3, #:lower16:mag
 2437 0020 C0F20003 		movt	r3, #:upper16:mag
 2438 0024 5B68     		ldr	r3, [r3, #4]	@ float
 2439 0026 1360     		str	r3, [r2, #0]	@ float
 398:../MPU9150.c  **** 	pt[2] = mag[2];
 2440              		.loc 3 398 0
 2441 0028 7B68     		ldr	r3, [r7, #4]
 2442 002a 03F10802 		add	r2, r3, #8
 2443 002e 40F20003 		movw	r3, #:lower16:mag
 2444 0032 C0F20003 		movt	r3, #:upper16:mag
 2445 0036 9B68     		ldr	r3, [r3, #8]	@ float
 2446 0038 1360     		str	r3, [r2, #0]	@ float
 399:../MPU9150.c  **** }
 2447              		.loc 3 399 0
 2448 003a 07F10C07 		add	r7, r7, #12
 2449 003e BD46     		mov	sp, r7
 2450 0040 80BC     		pop	{r7}
 2451 0042 7047     		bx	lr
 2452              		.cfi_endproc
 2453              	.LFE177:
 2455              		.section	.text.ERU1_0_IRQHandler,"ax",%progbits
 2456              		.align	2
 2457              		.global	ERU1_0_IRQHandler
 2458              		.thumb
 2459              		.thumb_func
 2461              	ERU1_0_IRQHandler:
 2462              	.LFB178:
 400:../MPU9150.c  **** 
 401:../MPU9150.c  **** void ERU_Event_Handler(void)
 402:../MPU9150.c  **** {
 2463              		.loc 3 402 0
 2464              		.cfi_startproc
 2465              		@ args = 0, pretend = 0, frame = 40
 2466              		@ frame_needed = 1, uses_anonymous_args = 0
 2467 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2468              	.LCFI33:
 2469              		.cfi_def_cfa_offset 20
 2470              		.cfi_offset 4, -20
 2471              		.cfi_offset 5, -16
 2472              		.cfi_offset 6, -12
 2473              		.cfi_offset 7, -8
 2474              		.cfi_offset 14, -4
 2475 0002 93B0     		sub	sp, sp, #76
 2476              	.LCFI34:
 2477              		.cfi_def_cfa_offset 96
 2478 0004 08AF     		add	r7, sp, #32
 2479              	.LCFI35:
 2480              		.cfi_def_cfa 7, 64
 403:../MPU9150.c  **** 	uint32_t status;
 404:../MPU9150.c  **** 	uint8_t data[19];
 405:../MPU9150.c  **** 	uint8_t mpuIntStatus;
 406:../MPU9150.c  **** 	uint8_t magDRDY;
 407:../MPU9150.c  **** 
 408:../MPU9150.c  **** 	//Reads Status Flag
 409:../MPU9150.c  **** 	status = RD_REG(ERU001_Handle0.ERURegs->EXICON[ERU001_Handle0.InputChannel],ERU_EXICON_FL_Msk , ER
 2481              		.loc 3 409 0
 2482 0006 40F20003 		movw	r3, #:lower16:ERU001_Handle0
 2483 000a C0F20003 		movt	r3, #:upper16:ERU001_Handle0
 2484 000e 1A68     		ldr	r2, [r3, #0]
 2485 0010 40F20003 		movw	r3, #:lower16:ERU001_Handle0
 2486 0014 C0F20003 		movt	r3, #:upper16:ERU001_Handle0
 2487 0018 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 2488 001a 03F10403 		add	r3, r3, #4
 2489 001e 52F82330 		ldr	r3, [r2, r3, lsl #2]
 2490 0022 03F08003 		and	r3, r3, #128
 2491 0026 4FEAD313 		lsr	r3, r3, #7
 2492 002a 7B62     		str	r3, [r7, #36]
 410:../MPU9150.c  **** 
 411:../MPU9150.c  **** 	if (status)
 2493              		.loc 3 411 0
 2494 002c 7B6A     		ldr	r3, [r7, #36]
 2495 002e 002B     		cmp	r3, #0
 2496 0030 00F07A82 		beq	.L71
 2497              	.LBB4:
 412:../MPU9150.c  **** 	{
 413:../MPU9150.c  **** 		mpuIntStatus = I2Cdev_readByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, INT_STA
 2498              		.loc 3 413 0
 2499 0034 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 2500 0038 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 2501 003c 4FF0D001 		mov	r1, #208
 2502 0040 4FF03A02 		mov	r2, #58
 2503 0044 FFF7FEFF 		bl	I2Cdev_readByte
 2504 0048 0346     		mov	r3, r0
 2505 004a 87F82330 		strb	r3, [r7, #35]
 414:../MPU9150.c  **** 
 415:../MPU9150.c  **** 		//FIFO-Count
 416:../MPU9150.c  **** 		I2Cdev_readBytes((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, FIFO_COUNTH, 2, data)
 2506              		.loc 3 416 0
 2507 004e 3B46     		mov	r3, r7
 2508 0050 0093     		str	r3, [sp, #0]
 2509 0052 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 2510 0056 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 2511 005a 4FF0D001 		mov	r1, #208
 2512 005e 4FF07202 		mov	r2, #114
 2513 0062 4FF00203 		mov	r3, #2
 2514 0066 FFF7FEFF 		bl	I2Cdev_readBytes
 417:../MPU9150.c  **** 		uint16_t fifoCount = (((uint16_t)data[0]) << 8) | data[1];
 2515              		.loc 3 417 0
 2516 006a 3B78     		ldrb	r3, [r7, #0]	@ zero_extendqisi2
 2517 006c 4FEA0323 		lsl	r3, r3, #8
 2518 0070 9AB2     		uxth	r2, r3
 2519 0072 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 2520 0074 1343     		orrs	r3, r3, r2
 2521 0076 9BB2     		uxth	r3, r3
 2522 0078 3B84     		strh	r3, [r7, #32]	@ movhi
 418:../MPU9150.c  **** 
 419:../MPU9150.c  **** 		if ((mpuIntStatus & 0x10) || fifoCount == 1024)
 2523              		.loc 3 419 0
 2524 007a 97F82330 		ldrb	r3, [r7, #35]	@ zero_extendqisi2
 2525 007e 03F01003 		and	r3, r3, #16
 2526 0082 002B     		cmp	r3, #0
 2527 0084 03D1     		bne	.L73
 2528              		.loc 3 419 0 is_stmt 0 discriminator 1
 2529 0086 3B8C     		ldrh	r3, [r7, #32]
 2530 0088 B3F5806F 		cmp	r3, #1024
 2531 008c 0CD1     		bne	.L74
 2532              	.L73:
 420:../MPU9150.c  **** 		{
 421:../MPU9150.c  **** 			//Reset FIFO
 422:../MPU9150.c  **** 			I2Cdev_writeByte((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, USER_CTRL, 0x64);
 2533              		.loc 3 422 0 is_stmt 1
 2534 008e 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 2535 0092 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 2536 0096 4FF0D001 		mov	r1, #208
 2537 009a 4FF06A02 		mov	r2, #106
 2538 009e 4FF06403 		mov	r3, #100
 2539 00a2 FFF7FEFF 		bl	I2Cdev_writeByte
 2540 00a6 37E2     		b	.L75
 2541              	.L74:
 423:../MPU9150.c  **** 		}
 424:../MPU9150.c  **** 		else if (mpuIntStatus & 0x01)
 2542              		.loc 3 424 0
 2543 00a8 97F82330 		ldrb	r3, [r7, #35]	@ zero_extendqisi2
 2544 00ac 03F00103 		and	r3, r3, #1
 2545 00b0 002B     		cmp	r3, #0
 2546 00b2 00F03182 		beq	.L75
 425:../MPU9150.c  **** 		{
 426:../MPU9150.c  **** 			//Read from FIFO
 427:../MPU9150.c  **** 			if (I2Cdev_readBytes((const I2C001Handle_type*)&I2C001_Handle0,MPU9150_ADDRESS, FIFO_R_W, 19, da
 2547              		.loc 3 427 0
 2548 00b6 3B46     		mov	r3, r7
 2549 00b8 0093     		str	r3, [sp, #0]
 2550 00ba 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 2551 00be C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 2552 00c2 4FF0D001 		mov	r1, #208
 2553 00c6 4FF07402 		mov	r2, #116
 2554 00ca 4FF01303 		mov	r3, #19
 2555 00ce FFF7FEFF 		bl	I2Cdev_readBytes
 2556 00d2 0346     		mov	r3, r0
 2557 00d4 002B     		cmp	r3, #0
 2558 00d6 00F01F82 		beq	.L75
 2559              	.LBB5:
 428:../MPU9150.c  **** 			{
 429:../MPU9150.c  **** 				// Read the x/y/z adc values
 430:../MPU9150.c  **** 				accRaw[0]=((int16_t)data[0] << 8) | data[1];
 2560              		.loc 3 430 0
 2561 00da 3B78     		ldrb	r3, [r7, #0]	@ zero_extendqisi2
 2562 00dc 4FEA0323 		lsl	r3, r3, #8
 2563 00e0 9AB2     		uxth	r2, r3
 2564 00e2 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 2565 00e4 1343     		orrs	r3, r3, r2
 2566 00e6 9AB2     		uxth	r2, r3
 2567 00e8 40F20003 		movw	r3, #:lower16:accRaw
 2568 00ec C0F20003 		movt	r3, #:upper16:accRaw
 2569 00f0 1A80     		strh	r2, [r3, #0]	@ movhi
 431:../MPU9150.c  **** 				accRaw[1]=((int16_t)data[2] << 8) | data[3];
 2570              		.loc 3 431 0
 2571 00f2 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 2572 00f4 4FEA0323 		lsl	r3, r3, #8
 2573 00f8 9AB2     		uxth	r2, r3
 2574 00fa FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2575 00fc 1343     		orrs	r3, r3, r2
 2576 00fe 9AB2     		uxth	r2, r3
 2577 0100 40F20003 		movw	r3, #:lower16:accRaw
 2578 0104 C0F20003 		movt	r3, #:upper16:accRaw
 2579 0108 5A80     		strh	r2, [r3, #2]	@ movhi
 432:../MPU9150.c  **** 				accRaw[2]=((int16_t)data[4] << 8) | data[5];
 2580              		.loc 3 432 0
 2581 010a 3B79     		ldrb	r3, [r7, #4]	@ zero_extendqisi2
 2582 010c 4FEA0323 		lsl	r3, r3, #8
 2583 0110 9AB2     		uxth	r2, r3
 2584 0112 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 2585 0114 1343     		orrs	r3, r3, r2
 2586 0116 9AB2     		uxth	r2, r3
 2587 0118 40F20003 		movw	r3, #:lower16:accRaw
 2588 011c C0F20003 		movt	r3, #:upper16:accRaw
 2589 0120 9A80     		strh	r2, [r3, #4]	@ movhi
 433:../MPU9150.c  **** 
 434:../MPU9150.c  **** 				getAres();
 2590              		.loc 3 434 0
 2591 0122 FFF7FEFF 		bl	getAres
 435:../MPU9150.c  **** 
 436:../MPU9150.c  **** 				// Now we'll calculate the accleration value into actual g's
 437:../MPU9150.c  **** 				acc[0] = (float)accRaw[0]*aRes;  // get actual g value, this depends on scale being set
 2592              		.loc 3 437 0
 2593 0126 40F20003 		movw	r3, #:lower16:accRaw
 2594 012a C0F20003 		movt	r3, #:upper16:accRaw
 2595 012e 1B88     		ldrh	r3, [r3, #0]
 2596 0130 1BB2     		sxth	r3, r3
 2597 0132 07EE903A 		fmsr	s15, r3	@ int
 2598 0136 B8EEE77A 		fsitos	s14, s15
 2599 013a 40F20003 		movw	r3, #:lower16:aRes
 2600 013e C0F20003 		movt	r3, #:upper16:aRes
 2601 0142 D3ED007A 		flds	s15, [r3, #0]
 2602 0146 67EE277A 		fmuls	s15, s14, s15
 2603 014a 40F20003 		movw	r3, #:lower16:acc
 2604 014e C0F20003 		movt	r3, #:upper16:acc
 2605 0152 C3ED007A 		fsts	s15, [r3, #0]
 438:../MPU9150.c  **** 				acc[1] = (float)accRaw[1]*aRes;
 2606              		.loc 3 438 0
 2607 0156 40F20003 		movw	r3, #:lower16:accRaw
 2608 015a C0F20003 		movt	r3, #:upper16:accRaw
 2609 015e 5B88     		ldrh	r3, [r3, #2]
 2610 0160 1BB2     		sxth	r3, r3
 2611 0162 07EE903A 		fmsr	s15, r3	@ int
 2612 0166 B8EEE77A 		fsitos	s14, s15
 2613 016a 40F20003 		movw	r3, #:lower16:aRes
 2614 016e C0F20003 		movt	r3, #:upper16:aRes
 2615 0172 D3ED007A 		flds	s15, [r3, #0]
 2616 0176 67EE277A 		fmuls	s15, s14, s15
 2617 017a 40F20003 		movw	r3, #:lower16:acc
 2618 017e C0F20003 		movt	r3, #:upper16:acc
 2619 0182 C3ED017A 		fsts	s15, [r3, #4]
 439:../MPU9150.c  **** 				acc[2] = (float)accRaw[2]*aRes;
 2620              		.loc 3 439 0
 2621 0186 40F20003 		movw	r3, #:lower16:accRaw
 2622 018a C0F20003 		movt	r3, #:upper16:accRaw
 2623 018e 9B88     		ldrh	r3, [r3, #4]
 2624 0190 1BB2     		sxth	r3, r3
 2625 0192 07EE903A 		fmsr	s15, r3	@ int
 2626 0196 B8EEE77A 		fsitos	s14, s15
 2627 019a 40F20003 		movw	r3, #:lower16:aRes
 2628 019e C0F20003 		movt	r3, #:upper16:aRes
 2629 01a2 D3ED007A 		flds	s15, [r3, #0]
 2630 01a6 67EE277A 		fmuls	s15, s14, s15
 2631 01aa 40F20003 		movw	r3, #:lower16:acc
 2632 01ae C0F20003 		movt	r3, #:upper16:acc
 2633 01b2 C3ED027A 		fsts	s15, [r3, #8]
 440:../MPU9150.c  **** 
 441:../MPU9150.c  **** 				// Read the x/y/z adc values
 442:../MPU9150.c  **** 				gyroRaw[0]=((int16_t)data[6] << 8) | data[7];
 2634              		.loc 3 442 0
 2635 01b6 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 2636 01b8 4FEA0323 		lsl	r3, r3, #8
 2637 01bc 9AB2     		uxth	r2, r3
 2638 01be FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2639 01c0 1343     		orrs	r3, r3, r2
 2640 01c2 9AB2     		uxth	r2, r3
 2641 01c4 40F20003 		movw	r3, #:lower16:gyroRaw
 2642 01c8 C0F20003 		movt	r3, #:upper16:gyroRaw
 2643 01cc 1A80     		strh	r2, [r3, #0]	@ movhi
 443:../MPU9150.c  **** 				gyroRaw[1]=((int16_t)data[8] << 8) | data[9];
 2644              		.loc 3 443 0
 2645 01ce 3B7A     		ldrb	r3, [r7, #8]	@ zero_extendqisi2
 2646 01d0 4FEA0323 		lsl	r3, r3, #8
 2647 01d4 9AB2     		uxth	r2, r3
 2648 01d6 7B7A     		ldrb	r3, [r7, #9]	@ zero_extendqisi2
 2649 01d8 1343     		orrs	r3, r3, r2
 2650 01da 9AB2     		uxth	r2, r3
 2651 01dc 40F20003 		movw	r3, #:lower16:gyroRaw
 2652 01e0 C0F20003 		movt	r3, #:upper16:gyroRaw
 2653 01e4 5A80     		strh	r2, [r3, #2]	@ movhi
 444:../MPU9150.c  **** 				gyroRaw[2]=((int16_t)data[10] << 8) | data[11];
 2654              		.loc 3 444 0
 2655 01e6 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 2656 01e8 4FEA0323 		lsl	r3, r3, #8
 2657 01ec 9AB2     		uxth	r2, r3
 2658 01ee FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 2659 01f0 1343     		orrs	r3, r3, r2
 2660 01f2 9AB2     		uxth	r2, r3
 2661 01f4 40F20003 		movw	r3, #:lower16:gyroRaw
 2662 01f8 C0F20003 		movt	r3, #:upper16:gyroRaw
 2663 01fc 9A80     		strh	r2, [r3, #4]	@ movhi
 445:../MPU9150.c  **** 
 446:../MPU9150.c  **** 				getGres();
 2664              		.loc 3 446 0
 2665 01fe FFF7FEFF 		bl	getGres
 447:../MPU9150.c  **** 
 448:../MPU9150.c  **** 				// Calculate the gyro value into actual degrees per rad
 449:../MPU9150.c  **** 				gyro[0] = (float)gyroRaw[0]*gRes * DEG_TO_RAD;  // get actual gyro value, this depends on scale
 2666              		.loc 3 449 0
 2667 0202 40F20003 		movw	r3, #:lower16:gyroRaw
 2668 0206 C0F20003 		movt	r3, #:upper16:gyroRaw
 2669 020a 1B88     		ldrh	r3, [r3, #0]
 2670 020c 1BB2     		sxth	r3, r3
 2671 020e 07EE903A 		fmsr	s15, r3	@ int
 2672 0212 B8EEE77A 		fsitos	s14, s15
 2673 0216 40F20003 		movw	r3, #:lower16:gRes
 2674 021a C0F20003 		movt	r3, #:upper16:gRes
 2675 021e D3ED007A 		flds	s15, [r3, #0]
 2676 0222 27EE277A 		fmuls	s14, s14, s15
 2677 0226 DFEDC27A 		flds	s15, .L78
 2678 022a 67EE277A 		fmuls	s15, s14, s15
 2679 022e 40F20003 		movw	r3, #:lower16:gyro
 2680 0232 C0F20003 		movt	r3, #:upper16:gyro
 2681 0236 C3ED007A 		fsts	s15, [r3, #0]
 450:../MPU9150.c  **** 				gyro[1] = (float)gyroRaw[1]*gRes * DEG_TO_RAD;
 2682              		.loc 3 450 0
 2683 023a 40F20003 		movw	r3, #:lower16:gyroRaw
 2684 023e C0F20003 		movt	r3, #:upper16:gyroRaw
 2685 0242 5B88     		ldrh	r3, [r3, #2]
 2686 0244 1BB2     		sxth	r3, r3
 2687 0246 07EE903A 		fmsr	s15, r3	@ int
 2688 024a B8EEE77A 		fsitos	s14, s15
 2689 024e 40F20003 		movw	r3, #:lower16:gRes
 2690 0252 C0F20003 		movt	r3, #:upper16:gRes
 2691 0256 D3ED007A 		flds	s15, [r3, #0]
 2692 025a 27EE277A 		fmuls	s14, s14, s15
 2693 025e DFEDB47A 		flds	s15, .L78
 2694 0262 67EE277A 		fmuls	s15, s14, s15
 2695 0266 40F20003 		movw	r3, #:lower16:gyro
 2696 026a C0F20003 		movt	r3, #:upper16:gyro
 2697 026e C3ED017A 		fsts	s15, [r3, #4]
 451:../MPU9150.c  **** 				gyro[2] = (float)gyroRaw[2]*gRes * DEG_TO_RAD;
 2698              		.loc 3 451 0
 2699 0272 40F20003 		movw	r3, #:lower16:gyroRaw
 2700 0276 C0F20003 		movt	r3, #:upper16:gyroRaw
 2701 027a 9B88     		ldrh	r3, [r3, #4]
 2702 027c 1BB2     		sxth	r3, r3
 2703 027e 07EE903A 		fmsr	s15, r3	@ int
 2704 0282 B8EEE77A 		fsitos	s14, s15
 2705 0286 40F20003 		movw	r3, #:lower16:gRes
 2706 028a C0F20003 		movt	r3, #:upper16:gRes
 2707 028e D3ED007A 		flds	s15, [r3, #0]
 2708 0292 27EE277A 		fmuls	s14, s14, s15
 2709 0296 DFEDA67A 		flds	s15, .L78
 2710 029a 67EE277A 		fmuls	s15, s14, s15
 2711 029e 40F20003 		movw	r3, #:lower16:gyro
 2712 02a2 C0F20003 		movt	r3, #:upper16:gyro
 2713 02a6 C3ED027A 		fsts	s15, [r3, #8]
 452:../MPU9150.c  **** 
 453:../MPU9150.c  **** 				//Magnetometer
 454:../MPU9150.c  **** 				magDRDY = data[12];
 2714              		.loc 3 454 0
 2715 02aa 3B7B     		ldrb	r3, [r7, #12]
 2716 02ac FB77     		strb	r3, [r7, #31]
 455:../MPU9150.c  **** 				if (magDRDY & 0x01)
 2717              		.loc 3 455 0
 2718 02ae FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 2719 02b0 03F00103 		and	r3, r3, #1
 2720 02b4 002B     		cmp	r3, #0
 2721 02b6 00F0C180 		beq	.L76
 456:../MPU9150.c  **** 				{
 457:../MPU9150.c  **** 					// Read the x/y/z adc values
 458:../MPU9150.c  **** 					magRaw[0]=(((int16_t)data[13] << 8) | data[14]);
 2722              		.loc 3 458 0
 2723 02ba 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 2724 02bc 4FEA0323 		lsl	r3, r3, #8
 2725 02c0 9AB2     		uxth	r2, r3
 2726 02c2 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 2727 02c4 1343     		orrs	r3, r3, r2
 2728 02c6 9AB2     		uxth	r2, r3
 2729 02c8 40F20003 		movw	r3, #:lower16:magRaw
 2730 02cc C0F20003 		movt	r3, #:upper16:magRaw
 2731 02d0 1A80     		strh	r2, [r3, #0]	@ movhi
 459:../MPU9150.c  **** 					magRaw[1]=(((int16_t)data[15] << 8) | data[16]);
 2732              		.loc 3 459 0
 2733 02d2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2734 02d4 4FEA0323 		lsl	r3, r3, #8
 2735 02d8 9AB2     		uxth	r2, r3
 2736 02da 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 2737 02dc 1343     		orrs	r3, r3, r2
 2738 02de 9AB2     		uxth	r2, r3
 2739 02e0 40F20003 		movw	r3, #:lower16:magRaw
 2740 02e4 C0F20003 		movt	r3, #:upper16:magRaw
 2741 02e8 5A80     		strh	r2, [r3, #2]	@ movhi
 460:../MPU9150.c  **** 					magRaw[2]=(((int16_t)data[17] << 8) | data[18]);
 2742              		.loc 3 460 0
 2743 02ea 7B7C     		ldrb	r3, [r7, #17]	@ zero_extendqisi2
 2744 02ec 4FEA0323 		lsl	r3, r3, #8
 2745 02f0 9AB2     		uxth	r2, r3
 2746 02f2 BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 2747 02f4 1343     		orrs	r3, r3, r2
 2748 02f6 9AB2     		uxth	r2, r3
 2749 02f8 40F20003 		movw	r3, #:lower16:magRaw
 2750 02fc C0F20003 		movt	r3, #:upper16:magRaw
 2751 0300 9A80     		strh	r2, [r3, #4]	@ movhi
 461:../MPU9150.c  **** 
 462:../MPU9150.c  **** 					mRes = 10.*1229./4096.; // Conversion from 1229 microTesla full scale (4096) to 12.29 Gauss fu
 2752              		.loc 3 462 0
 2753 0302 40F20003 		movw	r3, #:lower16:mRes
 2754 0306 C0F20003 		movt	r3, #:upper16:mRes
 2755 030a 4FF40062 		mov	r2, #2048
 2756 030e C4F24002 		movt	r2, 16448
 2757 0312 1A60     		str	r2, [r3, #0]	@ float
 463:../MPU9150.c  **** 					// So far, magnetometer bias is calculated and subtracted here manually, should construct an a
 464:../MPU9150.c  **** 					// like the gyro and accelerometer biases
 465:../MPU9150.c  **** 					magbias[0] = 5.1864;//64.997;//132.208;   // User environmental x-axis correction in milliGaus
 2758              		.loc 3 465 0
 2759 0314 40F20003 		movw	r3, #:lower16:magbias
 2760 0318 C0F20003 		movt	r3, #:upper16:magbias
 2761 031c 4FF2FD62 		movw	r2, #63229
 2762 0320 C4F2A502 		movt	r2, 16549
 2763 0324 1A60     		str	r2, [r3, #0]	@ float
 466:../MPU9150.c  **** 					magbias[1] = -98.87545;//53.466;//54.646;  	// User environmental y-axis correction in milliGa
 2764              		.loc 3 466 0
 2765 0326 40F20003 		movw	r3, #:lower16:magbias
 2766 032a C0F20003 		movt	r3, #:upper16:magbias
 2767 032e 4CF23B02 		movw	r2, #49211
 2768 0332 CCF2C522 		movt	r2, 49861
 2769 0336 5A60     		str	r2, [r3, #4]	@ float
 467:../MPU9150.c  **** 					magbias[2] = -505.22478;//-109.572;//-480.782; 	// User environmental z-axis correction in mil
 2770              		.loc 3 467 0
 2771 0338 40F20003 		movw	r3, #:lower16:magbias
 2772 033c C0F20003 		movt	r3, #:upper16:magbias
 2773 0340 49F6C642 		movw	r2, #40134
 2774 0344 CCF2FC32 		movt	r2, 50172
 2775 0348 9A60     		str	r2, [r3, #8]	@ float
 468:../MPU9150.c  **** 
 469:../MPU9150.c  **** 					// Calculate the magnetometer values in milliGauss
 470:../MPU9150.c  **** 					// Include factory calibration per data sheet and user environmental corrections
 471:../MPU9150.c  **** 					mag[0] = (float)magRaw[0]*mRes*magCalibration[0] - magbias[0];  // get actual magnetometer val
 2776              		.loc 3 471 0
 2777 034a 40F20003 		movw	r3, #:lower16:magRaw
 2778 034e C0F20003 		movt	r3, #:upper16:magRaw
 2779 0352 1B88     		ldrh	r3, [r3, #0]
 2780 0354 1BB2     		sxth	r3, r3
 2781 0356 07EE903A 		fmsr	s15, r3	@ int
 2782 035a B8EEE77A 		fsitos	s14, s15
 2783 035e 40F20003 		movw	r3, #:lower16:mRes
 2784 0362 C0F20003 		movt	r3, #:upper16:mRes
 2785 0366 D3ED007A 		flds	s15, [r3, #0]
 2786 036a 27EE277A 		fmuls	s14, s14, s15
 2787 036e 40F20003 		movw	r3, #:lower16:magCalibration
 2788 0372 C0F20003 		movt	r3, #:upper16:magCalibration
 2789 0376 D3ED007A 		flds	s15, [r3, #0]
 2790 037a 27EE277A 		fmuls	s14, s14, s15
 2791 037e 40F20003 		movw	r3, #:lower16:magbias
 2792 0382 C0F20003 		movt	r3, #:upper16:magbias
 2793 0386 D3ED007A 		flds	s15, [r3, #0]
 2794 038a 77EE677A 		fsubs	s15, s14, s15
 2795 038e 40F20003 		movw	r3, #:lower16:mag
 2796 0392 C0F20003 		movt	r3, #:upper16:mag
 2797 0396 C3ED007A 		fsts	s15, [r3, #0]
 472:../MPU9150.c  **** 					mag[1] = (float)magRaw[1]*mRes*magCalibration[1] - magbias[1];
 2798              		.loc 3 472 0
 2799 039a 40F20003 		movw	r3, #:lower16:magRaw
 2800 039e C0F20003 		movt	r3, #:upper16:magRaw
 2801 03a2 5B88     		ldrh	r3, [r3, #2]
 2802 03a4 1BB2     		sxth	r3, r3
 2803 03a6 07EE903A 		fmsr	s15, r3	@ int
 2804 03aa B8EEE77A 		fsitos	s14, s15
 2805 03ae 40F20003 		movw	r3, #:lower16:mRes
 2806 03b2 C0F20003 		movt	r3, #:upper16:mRes
 2807 03b6 D3ED007A 		flds	s15, [r3, #0]
 2808 03ba 27EE277A 		fmuls	s14, s14, s15
 2809 03be 40F20003 		movw	r3, #:lower16:magCalibration
 2810 03c2 C0F20003 		movt	r3, #:upper16:magCalibration
 2811 03c6 D3ED017A 		flds	s15, [r3, #4]
 2812 03ca 27EE277A 		fmuls	s14, s14, s15
 2813 03ce 40F20003 		movw	r3, #:lower16:magbias
 2814 03d2 C0F20003 		movt	r3, #:upper16:magbias
 2815 03d6 D3ED017A 		flds	s15, [r3, #4]
 2816 03da 77EE677A 		fsubs	s15, s14, s15
 2817 03de 40F20003 		movw	r3, #:lower16:mag
 2818 03e2 C0F20003 		movt	r3, #:upper16:mag
 2819 03e6 C3ED017A 		fsts	s15, [r3, #4]
 473:../MPU9150.c  **** 					mag[2] = (float)magRaw[2]*mRes*magCalibration[2] - magbias[2];
 2820              		.loc 3 473 0
 2821 03ea 40F20003 		movw	r3, #:lower16:magRaw
 2822 03ee C0F20003 		movt	r3, #:upper16:magRaw
 2823 03f2 9B88     		ldrh	r3, [r3, #4]
 2824 03f4 1BB2     		sxth	r3, r3
 2825 03f6 07EE903A 		fmsr	s15, r3	@ int
 2826 03fa B8EEE77A 		fsitos	s14, s15
 2827 03fe 40F20003 		movw	r3, #:lower16:mRes
 2828 0402 C0F20003 		movt	r3, #:upper16:mRes
 2829 0406 D3ED007A 		flds	s15, [r3, #0]
 2830 040a 27EE277A 		fmuls	s14, s14, s15
 2831 040e 40F20003 		movw	r3, #:lower16:magCalibration
 2832 0412 C0F20003 		movt	r3, #:upper16:magCalibration
 2833 0416 D3ED027A 		flds	s15, [r3, #8]
 2834 041a 27EE277A 		fmuls	s14, s14, s15
 2835 041e 40F20003 		movw	r3, #:lower16:magbias
 2836 0422 C0F20003 		movt	r3, #:upper16:magbias
 2837 0426 D3ED027A 		flds	s15, [r3, #8]
 2838 042a 77EE677A 		fsubs	s15, s14, s15
 2839 042e 40F20003 		movw	r3, #:lower16:mag
 2840 0432 C0F20003 		movt	r3, #:upper16:mag
 2841 0436 C3ED027A 		fsts	s15, [r3, #8]
 2842 043a 02E0     		b	.L77
 2843              	.L76:
 474:../MPU9150.c  **** 				}
 475:../MPU9150.c  **** 				else
 476:../MPU9150.c  **** 					magDRDY = 0x00;
 2844              		.loc 3 476 0
 2845 043c 4FF00003 		mov	r3, #0
 2846 0440 FB77     		strb	r3, [r7, #31]
 2847              	.L77:
 477:../MPU9150.c  **** 
 478:../MPU9150.c  **** 				uint32_t Now = millis();
 2848              		.loc 3 478 0
 2849 0442 FFF7FEFF 		bl	millis
 2850 0446 B861     		str	r0, [r7, #24]
 479:../MPU9150.c  **** 				float dt = ((Now - lastUpdate)/1000.0f); // set integration time by time elapsed since last fil
 2851              		.loc 3 479 0
 2852 0448 40F20003 		movw	r3, #:lower16:lastUpdate
 2853 044c C0F20003 		movt	r3, #:upper16:lastUpdate
 2854 0450 1B68     		ldr	r3, [r3, #0]
 2855 0452 BA69     		ldr	r2, [r7, #24]
 2856 0454 D31A     		subs	r3, r2, r3
 2857 0456 07EE903A 		fmsr	s15, r3	@ int
 2858 045a B8EE677A 		fuitos	s14, s15
 2859 045e DFED357A 		flds	s15, .L78+4
 2860 0462 C7EE277A 		fdivs	s15, s14, s15
 2861 0466 C7ED057A 		fsts	s15, [r7, #20]
 480:../MPU9150.c  **** 				lastUpdate = Now;
 2862              		.loc 3 480 0
 2863 046a 40F20003 		movw	r3, #:lower16:lastUpdate
 2864 046e C0F20003 		movt	r3, #:upper16:lastUpdate
 2865 0472 BA69     		ldr	r2, [r7, #24]
 2866 0474 1A60     		str	r2, [r3, #0]
 481:../MPU9150.c  **** 
 482:../MPU9150.c  **** #if ATTITUDEALGORITHM == 1
 483:../MPU9150.c  **** 
 484:../MPU9150.c  **** 				float roll = atan2(acc[1], acc[2]) * RAD_TO_DEG;
 485:../MPU9150.c  **** 				float pitch = atan(-acc[0] / sqrt(acc[1] * acc[1] + acc[2] * acc[2])) * RAD_TO_DEG;
 486:../MPU9150.c  **** 
 487:../MPU9150.c  **** 				// This fixes the transition problem when the accelerometer angle jumps between -180 and 180 de
 488:../MPU9150.c  **** 				if ((roll < -90 && kalAngleX > 90) || (roll > 90 && kalAngleX < -90))
 489:../MPU9150.c  **** 				{
 490:../MPU9150.c  **** 					KALMAN_setAngle(&kalmanX, roll);
 491:../MPU9150.c  **** 					kalAngleX = roll;
 492:../MPU9150.c  **** 				}
 493:../MPU9150.c  **** 				else
 494:../MPU9150.c  **** 					kalAngleX = KALMAN_getAngle(&kalmanX, roll, gyro[0], dt); // Calculate the angle using a Kalma
 495:../MPU9150.c  **** 
 496:../MPU9150.c  **** 				if (abs(kalAngleX) > 90)
 497:../MPU9150.c  **** 					gyro[1] = -gyro[1]; // Invert rate, so it fits the restricted accelerometer reading
 498:../MPU9150.c  **** 
 499:../MPU9150.c  **** 				kalAngleY = KALMAN_getAngle(&kalmanY, pitch, gyro[1], dt);
 500:../MPU9150.c  **** 
 501:../MPU9150.c  **** 				//Tilt compensation
 502:../MPU9150.c  **** 				if (magDRDY & 0x01)
 503:../MPU9150.c  **** 				{
 504:../MPU9150.c  **** 					float magX, magY, magZ;
 505:../MPU9150.c  **** 					float magNorm = sqrt(mag[0]*mag[0]+mag[1]*mag[1]+mag[2]*mag[2]);
 506:../MPU9150.c  **** 					magX=mag[1]/magNorm;
 507:../MPU9150.c  **** 					magY=mag[0]/magNorm;
 508:../MPU9150.c  **** 					magZ=-mag[2]/magNorm;
 509:../MPU9150.c  **** 
 510:../MPU9150.c  **** 					float MY=magZ*sin(kalAngleX*DEG_TO_RAD)-magY*cos(kalAngleX*DEG_TO_RAD);
 511:../MPU9150.c  **** 					float MX=magX*cos(kalAngleY*DEG_TO_RAD)+magY*sin(kalAngleY*DEG_TO_RAD)*sin(kalAngleX*DEG_TO_RA
 512:../MPU9150.c  **** 
 513:../MPU9150.c  **** 					float yaw = atan2(MY,MX)*RAD_TO_DEG;
 514:../MPU9150.c  **** 
 515:../MPU9150.c  **** 					// This fixes the transition problem when the yaw angle jumps between -180 and 180 degrees
 516:../MPU9150.c  **** 					if ((yaw < -90 && kalAngleZ > 90) || (yaw > 90 && kalAngleZ < -90))
 517:../MPU9150.c  **** 					{
 518:../MPU9150.c  **** 						KALMAN_setAngle(&kalmanZ, yaw);
 519:../MPU9150.c  **** 						kalAngleZ = yaw;
 520:../MPU9150.c  **** 					}
 521:../MPU9150.c  **** 					else
 522:../MPU9150.c  **** 						kalAngleZ = KALMAN_getAngle(&kalmanZ, yaw, gyro[2], dt); // Calculate the angle using a Kalma
 523:../MPU9150.c  **** 				}
 524:../MPU9150.c  **** 
 525:../MPU9150.c  **** #elif ATTITUDEALGORITHM == 2
 526:../MPU9150.c  **** 
 527:../MPU9150.c  **** 				// Sensors x (y)-axis of the accelerometer is aligned with the y (x)-axis of the magnetometer;
 528:../MPU9150.c  **** 				// the magnetometer z-axis (+ down) is opposite to z-axis (+ up) of accelerometer and gyro!
 529:../MPU9150.c  **** 				// We have to make some allowance for this orientation mismatch in feeding the output to the qu
 530:../MPU9150.c  **** 				// For the MPU-9150, we have chosen a magnetic rotation that keeps the sensor forward along the
 531:../MPU9150.c  **** 				// in the LSM9DS0 sensor. This rotation can be modified to allow any convenient orientation con
 532:../MPU9150.c  **** 				// This is ok by aircraft orientation standards!
 533:../MPU9150.c  **** 				// Pass gyro rate as rad/s
 534:../MPU9150.c  **** 				MadgwickQuaternionUpdate(q, dt, acc[0], acc[1], acc[2], gyro[0], gyro[1], gyro[2], mag[1], mag[
 2867              		.loc 3 534 0
 2868 0476 40F20003 		movw	r3, #:lower16:acc
 2869 047a C0F20003 		movt	r3, #:upper16:acc
 2870 047e 1A68     		ldr	r2, [r3, #0]	@ float
 2871 0480 40F20003 		movw	r3, #:lower16:acc
 2872 0484 C0F20003 		movt	r3, #:upper16:acc
 2873 0488 5C68     		ldr	r4, [r3, #4]	@ float
 2874 048a 40F20003 		movw	r3, #:lower16:acc
 2875 048e C0F20003 		movt	r3, #:upper16:acc
 2876 0492 D3F808C0 		ldr	ip, [r3, #8]	@ float
 2877 0496 40F20003 		movw	r3, #:lower16:gyro
 2878 049a C0F20003 		movt	r3, #:upper16:gyro
 2879 049e D3F800E0 		ldr	lr, [r3, #0]	@ float
 2880 04a2 40F20003 		movw	r3, #:lower16:gyro
 2881 04a6 C0F20003 		movt	r3, #:upper16:gyro
 2882 04aa 5E68     		ldr	r6, [r3, #4]	@ float
 2883 04ac 40F20003 		movw	r3, #:lower16:gyro
 2884 04b0 C0F20003 		movt	r3, #:upper16:gyro
 2885 04b4 9D68     		ldr	r5, [r3, #8]	@ float
 2886 04b6 40F20003 		movw	r3, #:lower16:mag
 2887 04ba C0F20003 		movt	r3, #:upper16:mag
 2888 04be 5868     		ldr	r0, [r3, #4]	@ float
 2889 04c0 40F20003 		movw	r3, #:lower16:mag
 2890 04c4 C0F20003 		movt	r3, #:upper16:mag
 2891 04c8 1968     		ldr	r1, [r3, #0]	@ float
 2892 04ca 40F20003 		movw	r3, #:lower16:mag
 2893 04ce C0F20003 		movt	r3, #:upper16:mag
 2894 04d2 D3ED027A 		flds	s15, [r3, #8]
 2895 04d6 F1EE677A 		fnegs	s15, s15
 2896 04da CDF800C0 		str	ip, [sp, #0]	@ float
 2897 04de CDF804E0 		str	lr, [sp, #4]	@ float
 2898 04e2 0296     		str	r6, [sp, #8]	@ float
 2899 04e4 0395     		str	r5, [sp, #12]	@ float
 2900 04e6 0490     		str	r0, [sp, #16]	@ float
 2901 04e8 0591     		str	r1, [sp, #20]	@ float
 2902 04ea CDED067A 		fsts	s15, [sp, #24]
 2903 04ee 40F20000 		movw	r0, #:lower16:q
 2904 04f2 C0F20000 		movt	r0, #:upper16:q
 2905 04f6 7969     		ldr	r1, [r7, #20]	@ float
 2906 04f8 2346     		mov	r3, r4	@ float
 2907 04fa FFF7FEFF 		bl	MadgwickQuaternionUpdate
 535:../MPU9150.c  **** 				//MahonyQuaternionUpdate(q, eInt, dt, acc[0], acc[1], acc[2], gyro[0], gyro[1], gyro[2], mag[1]
 536:../MPU9150.c  **** 
 537:../MPU9150.c  **** #endif
 538:../MPU9150.c  **** 				counterSensor++;
 2908              		.loc 3 538 0
 2909 04fe 40F20003 		movw	r3, #:lower16:counterSensor
 2910 0502 C0F20003 		movt	r3, #:upper16:counterSensor
 2911 0506 1B88     		ldrh	r3, [r3, #0]
 2912 0508 03F10103 		add	r3, r3, #1
 2913 050c 9AB2     		uxth	r2, r3
 2914 050e 40F20003 		movw	r3, #:lower16:counterSensor
 2915 0512 C0F20003 		movt	r3, #:upper16:counterSensor
 2916 0516 1A80     		strh	r2, [r3, #0]	@ movhi
 2917              	.L75:
 2918              	.LBE5:
 539:../MPU9150.c  **** 			}
 540:../MPU9150.c  **** 		}
 541:../MPU9150.c  **** 		ERU001_ClearFlag(ERU001_Handle0);	// Clears the Status Flag
 2919              		.loc 3 541 0
 2920 0518 40F20003 		movw	r3, #:lower16:ERU001_Handle0
 2921 051c C0F20003 		movt	r3, #:upper16:ERU001_Handle0
 2922 0520 93E80700 		ldmia	r3, {r0, r1, r2}
 2923 0524 FFF7FEFF 		bl	ERU001_ClearFlag
 2924              	.L71:
 2925              	.LBE4:
 542:../MPU9150.c  **** 	}
 543:../MPU9150.c  **** }
 2926              		.loc 3 543 0
 2927 0528 07F12C07 		add	r7, r7, #44
 2928 052c BD46     		mov	sp, r7
 2929 052e F0BD     		pop	{r4, r5, r6, r7, pc}
 2930              	.L79:
 2931              		.align	2
 2932              	.L78:
 2933 0530 35FA8E3C 		.word	1016003125
 2934 0534 00007A44 		.word	1148846080
 2935              		.cfi_endproc
 2936              	.LFE178:
 2938              		.text
 2939              	.Letext0:
 2940              		.file 4 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 2941              		.file 5 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 2942              		.file 6 "C:\\DAVE3_workspace\\ws_FC\\AttitudeControl_MPU-9110_v0.1\\Dave\\Generated\\inc\\DAVESupp
 2943              		.file 7 "C:\\DAVE3_workspace\\ws_FC\\AttitudeControl_MPU-9110_v0.1\\Dave\\Generated\\inc\\DAVESupp
 2944              		.file 8 "C:\\DAVE3_workspace\\ws_FC\\AttitudeControl_MPU-9110_v0.1\\Dave\\Generated\\inc\\DAVESupp
 2945              		.file 9 "C:\\DAVE3_workspace\\ws_FC\\AttitudeControl_MPU-9110_v0.1\\Dave\\Generated\\inc\\DAVESupp
 2946              		.file 10 "C:\\DAVE3_workspace\\ws_FC\\AttitudeControl_MPU-9110_v0.1\\Dave\\Generated\\inc\\DAVESup
 2947              		.file 11 "C:\\DAVE3_workspace\\ws_FC\\AttitudeControl_MPU-9110_v0.1\\Dave\\Generated\\inc\\DAVESup
 2948              		.file 12 "C:\\DAVE3_workspace\\ws_FC\\AttitudeControl_MPU-9110_v0.1\\Dave\\Generated\\inc\\DAVESup
 2949              		.file 13 "../MPU9150.h"
 2950              		.file 14 "C:\\DAVE3_workspace\\ws_FC\\AttitudeControl_MPU-9110_v0.1\\Dave\\Generated\\inc\\DAVESup
 2951              		.file 15 "C:\\DAVE3_workspace\\ws_FC\\AttitudeControl_MPU-9110_v0.1\\Dave\\Generated\\inc\\DAVESup
 2952              		.file 16 "C:\\DAVE3_workspace\\ws_FC\\AttitudeControl_MPU-9110_v0.1\\Dave\\Generated\\inc\\DAVESup
DEFINED SYMBOLS
                            *ABS*:00000000 MPU9150.c
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:20     .text.NVIC_EnableIRQ:00000000 $t
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:24     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:63     .text.NVIC002_EnableIRQ:00000000 $t
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:67     .text.NVIC002_EnableIRQ:00000000 NVIC002_EnableIRQ
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:104    .bss:00000000 Gscale
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:105    .bss:00000000 $d
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:109    .bss:00000001 Ascale
                            *COM*:00000004 aRes
                            *COM*:00000004 gRes
                            *COM*:00000004 mRes
                            *COM*:00000006 accRaw
                            *COM*:00000006 gyroRaw
                            *COM*:00000006 magRaw
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:121    .bss:00000004 acc
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:127    .bss:00000010 gyro
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:133    .bss:0000001c mag
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:139    .bss:00000028 magCalibration
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:145    .bss:00000034 magbias
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:152    .data:00000000 q
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:149    .data:00000000 $d
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:162    .bss:00000040 eInt
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:168    .bss:0000004c YAW_OFFSET
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:174    .bss:00000050 lastUpdate
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:180    .bss:00000054 counterSensor
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:183    .text.MPU9150_Setup:00000000 $t
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:188    .text.MPU9150_Setup:00000000 MPU9150_Setup
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:1400   .text.MPU9150_SelfTest:00000000 MPU9150_SelfTest
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:712    .text.MPU9150_Calibrate:00000000 MPU9150_Calibrate
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:253    .text.MPU9150_Init:00000000 MPU9150_Init
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:248    .text.MPU9150_Init:00000000 $t
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:556    .text.MPU9150_InitAK8975A:00000000 MPU9150_InitAK8975A
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:551    .text.MPU9150_InitAK8975A:00000000 $t
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:707    .text.MPU9150_Calibrate:00000000 $t
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:1395   .text.MPU9150_SelfTest:00000000 $t
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:1859   .text.MPU9150_SelfTest:000004c8 $d
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:1873   .text.getGres:00000000 $t
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:1878   .text.getGres:00000000 getGres
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:1902   .text.getGres:00000018 $d
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:1908   .text.getGres:00000028 $t
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:1951   .text.getAres:00000000 $t
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:1956   .text.getAres:00000000 getAres
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:1980   .text.getAres:00000018 $d
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:1986   .text.getAres:00000028 $t
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:2025   .text.GetSensorCount:00000000 $t
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:2030   .text.GetSensorCount:00000000 GetSensorCount
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:2057   .text.GetAngles:00000000 $t
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:2062   .text.GetAngles:00000000 GetAngles
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:2398   .text.GetAngles:00000410 $d
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:2404   .text.GetMagData:00000000 $t
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:2409   .text.GetMagData:00000000 GetMagData
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:2456   .text.ERU1_0_IRQHandler:00000000 $t
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:2461   .text.ERU1_0_IRQHandler:00000000 ERU1_0_IRQHandler
C:\Users\WielandD\AppData\Local\Temp\ccBrw1lq.s:2933   .text.ERU1_0_IRQHandler:00000530 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.ceef13b6fcd105ca548c93944b993ff6
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.4a863fbae1c79f0db26da3ce2dc30d02
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.951091d95913dd2ff36d761323a1771d
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.uc_id.h.35.91819d6149ee56f9404d69053d48d018
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.851ac7a1268528f4d6739384c2f248a5
                           .group:00000000 wm4.NVIC002_Conf.h.63.e0046f65d41519ed25458532a624f039
                           .group:00000000 wm4.ERU001_Conf.h.69.61c28b1ac8f55fb79ee064524d8b6415
                           .group:00000000 wm4.ERU002_Conf.h.49.449ecc05b9e62e9b43f2dc6ead06a5ce
                           .group:00000000 wm4.IO002_Conf.h.51.87e2c8c60b647393fe9ced2cae198f63
                           .group:00000000 wm4.Usic.h.54.8af9f733ba5771eeb374435d205ea54b
                           .group:00000000 wm4.UART001_Conf.h.53.b11a40ec223e1dc7c2dcfbe90981605d
                           .group:00000000 wm4.UART001.h.109.3e835815a7a59791d8bd39655f4d4cc9
                           .group:00000000 wm4.CCU4Global_Conf.h.63.10a5fc586e1563647b9633c45b1b739e
                           .group:00000000 wm4.PWMSP001.h.57.29b732b86baf3e81f49153f5f495912e
                           .group:00000000 wm4.usbd_config.h.64.bd01b2d6be88400f5b6095cc78dd2cee
                           .group:00000000 wm4.stdlib.h.13.603ed7eb09a1561ab06840b7c0fcff58
                           .group:00000000 wm4.stddef.h.161.e50ff8a9d5d1abbc15641da28ac571bf
                           .group:00000000 wm4._default_types.h.6.5e12cd604db8ce00b62bb2f02708eaf3
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4.stddef.h.161.c6104a0666cf681b6269ddc9b4f516d4
                           .group:00000000 wm4.reent.h.16.9e42f0e588b85e70b2bf6572af57ce64
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.53.c69c7609933ff56d59c757cec2d13230
                           .group:00000000 wm4.string.h.8.ef946ad0bc9ad5c970c365dcd1fc4b0a
                           .group:00000000 wm4.string.h.86.d5c872ff52e2712c985b588a0ef39f3c
                           .group:00000000 wm4.stdbool.h.29.1c9ee6859ce8145f7838a4f2549ccec2
                           .group:00000000 wm4.xmc4_usb.h.86.0df8e4bc81775a7befde6c395bcdee4c
                           .group:00000000 wm4.dwc_otg_regs.h.96.602358b1a0ef2f2c6d02620a154f0cfc
                           .group:00000000 wm4.xmc4_usb.h.97.59ae14584bb42292696e2197b500e282
                           .group:00000000 wm4.CDCClass.h.89.7fca95873b1cbf8116f62fa27fd7c792
                           .group:00000000 wm4.Common.h.87.ed9fec00c6f9ec3cf5c2ac4c6cfcb530
                           .group:00000000 wm4.Attributes.h.96.1b4ef8adf80de3cb4f8c62843bfaf7bf
                           .group:00000000 wm4.StdDescriptors.h.107.d2322ff0c138acada78976933b16bf7b
                           .group:00000000 wm4.Endpoint.h.111.e7536b4385918c15b4c37aa69fbe94e3
                           .group:00000000 wm4.USBController.h.105.7da122fb9e42a1d4ae2ea1662b47f042
                           .group:00000000 wm4.StdRequestType.h.87.0e2654a6e33ff7aef3db3461e4efa272
                           .group:00000000 wm4.CDCClassCommon.h.122.d15a1de5444b7c9e23eadf1dd367720e
                           .group:00000000 wm4.stdio.h.27.f2ac352bab34f31f9f478442827b2ba6
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.types.h.23.0d949686bbcadd1621462d4fa1f884f9
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.80.1f2c84c0d57dd52dd9936095d9ac218e
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.63.dfdea6580b080784d08faace69b6ed76
                           .group:00000000 wm4.Descriptors.h.92.e858ef8e2efa6b5ed9d1d80dd9b38006
                           .group:00000000 wm4.SYSTM001.h.64.6ecb31c49bc3e7691644fdcdfc11b5cd
                           .group:00000000 wm4.I2C001.h.97.5277d52889d6c741e048ea45ee1277b5
                           .group:00000000 wm4.I2C001_Conf.h.58.2b816ac2c964c55a6c88f9c406d78c9f
                           .group:00000000 wm4.arm_math.h.258.4f811f2034dd4ca295ea6f28c00c3d1e
                           .group:00000000 wm4.math.h.35.cc9264b0ced3bd063c5784e64e89cf51
                           .group:00000000 wm4.arm_math.h.290.40597f98fb862d9752cedcde2b37d26a
                           .group:00000000 wm4.I2Cdev.h.9.0c53dd4a5da59984f976e15a9652714d
                           .group:00000000 wm4.QuaternionFilters.h.9.8d6677ee602ddf2a66354108c84046ca
                           .group:00000000 wm4.MPU9150.h.24.16f5a6eff446695172c3f21781dbc08f

UNDEFINED SYMBOLS
I2C001_Handle0
I2Cdev_readByte
delay
NVIC002_Handle1
I2Cdev_writeByte
__aeabi_f2d
__aeabi_ddiv
__aeabi_dadd
__aeabi_d2f
I2Cdev_readBytes
__aeabi_dsub
__aeabi_dmul
pow
atan2
asin
ERU001_Handle0
millis
MadgwickQuaternionUpdate
ERU001_ClearFlag
