// Seed: 2934707198
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input tri1 id_2,
    output wire id_3,
    output supply1 id_4,
    output supply0 id_5,
    input wor id_6,
    input tri1 id_7,
    output uwire id_8,
    input wire id_9,
    output wand id_10,
    input supply1 id_11,
    output wand id_12,
    input tri id_13,
    input uwire id_14,
    output supply1 id_15,
    input uwire id_16,
    output wand id_17,
    input supply0 id_18
    , id_22,
    input wand id_19,
    input wand id_20
);
  assign id_3 = id_6;
endmodule
module module_1 (
    input  wire id_0,
    input  wand id_1,
    input  tri0 id_2,
    input  wor  id_3,
    output tri1 id_4,
    output tri0 id_5,
    output tri1 id_6
);
  initial id_4 = id_0 | 1'b0;
  module_0(
      id_4,
      id_5,
      id_0,
      id_4,
      id_5,
      id_5,
      id_1,
      id_1,
      id_5,
      id_2,
      id_6,
      id_2,
      id_6,
      id_0,
      id_1,
      id_6,
      id_1,
      id_5,
      id_2,
      id_3,
      id_1
  );
  initial id_4 = id_3;
  assign id_6 = 1;
  assign id_5 = id_0;
  wire id_8;
endmodule
