

================================================================
== Vitis HLS Report for 'mod_product_mont'
================================================================
* Date:           Thu Dec 12 16:24:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.284 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mod_Product  |      256|      256|         2|          -|          -|   128|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1"   --->   Operation 4 'alloca' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%N_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %N"   --->   Operation 6 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b"   --->   Operation 7 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln186_3 = zext i128 %b_read"   --->   Operation 8 'zext' 'zext_ln186_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv_i = zext i128 %N_read"   --->   Operation 9 'zext' 'conv_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i128 %N_read"   --->   Operation 10 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln51 = store i8 0, i8 %i" [rsa.cpp:51]   --->   Operation 11 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln51 = store i129 %zext_ln186_3, i129 %rhs" [rsa.cpp:51]   --->   Operation 12 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.body" [rsa.cpp:51]   --->   Operation 13 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.28>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_4 = load i8 %i" [rsa.cpp:51]   --->   Operation 14 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.55ns)   --->   "%icmp_ln51 = icmp_eq  i8 %i_4, i8 128" [rsa.cpp:51]   --->   Operation 15 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.91ns)   --->   "%i_5 = add i8 %i_4, i8 1" [rsa.cpp:51]   --->   Operation 17 'add' 'i_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.body.split, void %for.end" [rsa.cpp:51]   --->   Operation 18 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%rhs_load_1 = load i129 %rhs"   --->   Operation 19 'load' 'rhs_load_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_V = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i129.i1, i129 %rhs_load_1, i1 0"   --->   Operation 20 'bitconcatenate' 'ret_V' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.49ns)   --->   "%icmp_ln1035 = icmp_ugt  i130 %ret_V, i130 %conv_i"   --->   Operation 21 'icmp' 'icmp_ln1035' <Predicate = (!icmp_ln51)> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%t_V_3 = shl i129 %rhs_load_1, i129 1"   --->   Operation 22 'shl' 't_V_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (5.38ns)   --->   "%t_V = sub i129 %t_V_3, i129 %zext_ln186"   --->   Operation 23 'sub' 't_V' <Predicate = (!icmp_ln51)> <Delay = 5.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.90ns)   --->   "%t_V_4 = select i1 %icmp_ln1035, i129 %t_V, i129 %t_V_3" [rsa.cpp:54]   --->   Operation 24 'select' 't_V_4' <Predicate = (!icmp_ln51)> <Delay = 1.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln51 = store i8 %i_5, i8 %i" [rsa.cpp:51]   --->   Operation 25 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%rhs_load = load i129 %rhs"   --->   Operation 26 'load' 'rhs_load' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i129 %rhs_load"   --->   Operation 27 'trunc' 'trunc_ln186' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln65 = ret i128 %trunc_ln186" [rsa.cpp:65]   --->   Operation 28 'ret' 'ret_ln65' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [rsa.cpp:49]   --->   Operation 29 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln51 = store i129 %t_V_4, i129 %rhs" [rsa.cpp:51]   --->   Operation 30 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.body" [rsa.cpp:51]   --->   Operation 31 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rhs               (alloca           ) [ 0111]
i                 (alloca           ) [ 0111]
N_read            (read             ) [ 0000]
b_read            (read             ) [ 0000]
zext_ln186_3      (zext             ) [ 0000]
conv_i            (zext             ) [ 0011]
zext_ln186        (zext             ) [ 0011]
store_ln51        (store            ) [ 0000]
store_ln51        (store            ) [ 0000]
br_ln51           (br               ) [ 0000]
i_4               (load             ) [ 0000]
icmp_ln51         (icmp             ) [ 0011]
empty             (speclooptripcount) [ 0000]
i_5               (add              ) [ 0000]
br_ln51           (br               ) [ 0000]
rhs_load_1        (load             ) [ 0000]
ret_V             (bitconcatenate   ) [ 0000]
icmp_ln1035       (icmp             ) [ 0000]
t_V_3             (shl              ) [ 0000]
t_V               (sub              ) [ 0000]
t_V_4             (select           ) [ 0001]
store_ln51        (store            ) [ 0000]
rhs_load          (load             ) [ 0000]
trunc_ln186       (trunc            ) [ 0000]
ret_ln65          (ret              ) [ 0000]
specloopname_ln49 (specloopname     ) [ 0000]
store_ln51        (store            ) [ 0000]
br_ln51           (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="N">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i129.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="rhs_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="i_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="N_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="128" slack="0"/>
<pin id="38" dir="0" index="1" bw="128" slack="0"/>
<pin id="39" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="b_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="128" slack="0"/>
<pin id="44" dir="0" index="1" bw="128" slack="0"/>
<pin id="45" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_load_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="129" slack="1"/>
<pin id="50" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_load_1/2 rhs_load/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="zext_ln186_3_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="128" slack="0"/>
<pin id="53" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_3/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="conv_i_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="128" slack="0"/>
<pin id="57" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="zext_ln186_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="128" slack="0"/>
<pin id="61" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln51_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="8" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln51_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="128" slack="0"/>
<pin id="70" dir="0" index="1" bw="129" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_4_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="1"/>
<pin id="75" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln51_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_5_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ret_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="130" slack="0"/>
<pin id="90" dir="0" index="1" bw="129" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln1035_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="130" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="1"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="t_V_3_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="129" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t_V_3/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="t_V_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="129" slack="0"/>
<pin id="109" dir="0" index="1" bw="128" slack="1"/>
<pin id="110" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="t_V_4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="129" slack="0"/>
<pin id="115" dir="0" index="2" bw="129" slack="0"/>
<pin id="116" dir="1" index="3" bw="129" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_4/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln51_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="1"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln186_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="129" slack="0"/>
<pin id="127" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln51_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="129" slack="1"/>
<pin id="131" dir="0" index="1" bw="129" slack="2"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="rhs_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="129" slack="0"/>
<pin id="135" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="147" class="1005" name="conv_i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="130" slack="1"/>
<pin id="149" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="152" class="1005" name="zext_ln186_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="129" slack="1"/>
<pin id="154" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186 "/>
</bind>
</comp>

<comp id="160" class="1005" name="t_V_4_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="129" slack="1"/>
<pin id="162" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="58"><net_src comp="36" pin="2"/><net_sink comp="55" pin=0"/></net>

<net id="62"><net_src comp="36" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="51" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="48" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="48" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="96" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="107" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="101" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="82" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="48" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="28" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="139"><net_src comp="133" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="143"><net_src comp="32" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="150"><net_src comp="55" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="155"><net_src comp="59" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="163"><net_src comp="112" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="129" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mod_product_mont : b | {1 }
	Port: mod_product_mont : N | {1 }
  - Chain level:
	State 1
		store_ln51 : 1
		store_ln51 : 1
	State 2
		icmp_ln51 : 1
		i_5 : 1
		br_ln51 : 2
		ret_V : 1
		icmp_ln1035 : 2
		t_V_3 : 1
		t_V : 1
		t_V_4 : 2
		store_ln51 : 2
		trunc_ln186 : 1
		ret_ln65 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    sub   |     t_V_fu_107     |    0    |   136   |
|----------|--------------------|---------|---------|
|  select  |    t_V_4_fu_112    |    0    |   129   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln51_fu_76  |    0    |    11   |
|          |  icmp_ln1035_fu_96 |    0    |    50   |
|----------|--------------------|---------|---------|
|    add   |      i_5_fu_82     |    0    |    15   |
|----------|--------------------|---------|---------|
|   read   |  N_read_read_fu_36 |    0    |    0    |
|          |  b_read_read_fu_42 |    0    |    0    |
|----------|--------------------|---------|---------|
|          | zext_ln186_3_fu_51 |    0    |    0    |
|   zext   |    conv_i_fu_55    |    0    |    0    |
|          |  zext_ln186_fu_59  |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|     ret_V_fu_88    |    0    |    0    |
|----------|--------------------|---------|---------|
|    shl   |    t_V_3_fu_101    |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  | trunc_ln186_fu_125 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   341   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  conv_i_reg_147  |   130  |
|     i_reg_140    |    8   |
|    rhs_reg_133   |   129  |
|   t_V_4_reg_160  |   129  |
|zext_ln186_reg_152|   129  |
+------------------+--------+
|       Total      |   525  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   341  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   525  |    -   |
+-----------+--------+--------+
|   Total   |   525  |   341  |
+-----------+--------+--------+
