
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version O-2018.06-SP5-5 for linux64 - Sep 04, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# .tcl file
read_verilog {my_design.v combo.v}
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/class.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/standard.sldb'
  Loading link library 'class'
  Loading link library 'gtech'
Loading verilog files: '/home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab10_1/rtl/my_design.v' '/home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab10_1/rtl/combo.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab10_1/rtl/my_design.v
Compiling source file /home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab10_1/rtl/combo.v

Inferred memory devices in process
	in routine my_design line 21 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab10_1/rtl/my_design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       R1_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine my_design line 30 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab10_1/rtl/my_design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       R2_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine my_design line 39 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab10_1/rtl/my_design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       R3_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine my_design line 48 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab10_1/rtl/my_design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       R4_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab10_1/rtl/my_design.db:my_design'
Loaded 2 designs.
Current design is 'my_design'.
my_design combo
current_design my_design
Current design is 'my_design'.
{my_design}
write_file -format ddc -hier -output unmapped/my_design_unmapped.ddc
Writing ddc file 'unmapped/my_design_unmapped.ddc'.
1
# 
redirect -tee -file rpt/pre_compile.rpt {link}

  Linking design 'my_design'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  class (library)             /tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/class.db

1
redirect -append -tee -file rpt/pre_compile.rpt {check_design}   
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-5
Date:        Mon May 13 22:10:11 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      4
    Shorted outputs (LINT-31)                                       4

Cells                                                               2
    Cells do not drive (LINT-1)                                     2
--------------------------------------------------------------------------------

Warning: In design 'combo', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'combo', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'my_design', output port 'out3[4]' is connected directly to output port 'out3[0]'. (LINT-31)
Warning: In design 'my_design', output port 'out3[4]' is connected directly to output port 'out3[1]'. (LINT-31)
Warning: In design 'my_design', output port 'out3[4]' is connected directly to output port 'out3[2]'. (LINT-31)
Warning: In design 'my_design', output port 'out3[4]' is connected directly to output port 'out3[3]'. (LINT-31)
1
redirect -append -tee -file rpt/pre_compile.rpt {source my_design.con}
Warning: Creating virtual clock named 'vclk' with no sources. (UID-348)
1
redirect -append -tee -file rpt/pre_compile.rpt {report_port -verbose}
Information: Updating design information... (UID-85)
 
****************************************
Report : port
        -verbose
Design : my_design
Version: O-2018.06-SP5-5
Date   : Mon May 13 22:10:11 2024
****************************************


                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
Cin1[0]        in      0.0000   0.0000   --      10.00   --         
Cin1[1]        in      0.0000   0.0000   --      10.00   --         
Cin1[2]        in      0.0000   0.0000   --      10.00   --         
Cin1[3]        in      0.0000   0.0000   --      10.00   --         
Cin1[4]        in      0.0000   0.0000   --      10.00   --         
Cin2[0]        in      0.0000   0.0000   --      10.00   --         
Cin2[1]        in      0.0000   0.0000   --      10.00   --         
Cin2[2]        in      0.0000   0.0000   --      10.00   --         
Cin2[3]        in      0.0000   0.0000   --      10.00   --         
Cin2[4]        in      0.0000   0.0000   --      10.00   --         
clk            in      0.0000   0.0000   --      --      --         
data1[0]       in      0.0000   0.0000   --      10.00   --         
data1[1]       in      0.0000   0.0000   --      10.00   --         
data1[2]       in      0.0000   0.0000   --      10.00   --         
data1[3]       in      0.0000   0.0000   --      10.00   --         
data1[4]       in      0.0000   0.0000   --      10.00   --         
data2[0]       in      0.0000   0.0000   --      10.00   --         
data2[1]       in      0.0000   0.0000   --      10.00   --         
data2[2]       in      0.0000   0.0000   --      10.00   --         
data2[3]       in      0.0000   0.0000   --      10.00   --         
data2[4]       in      0.0000   0.0000   --      10.00   --         
n_rst          in      0.0000   0.0000   --      10.00   --         
sel            in      0.0000   0.0000   --      10.00   --         
Cout[0]        out    30.0000   0.0000   --      --      --         
Cout[1]        out    30.0000   0.0000   --      --      --         
Cout[2]        out    30.0000   0.0000   --      --      --         
Cout[3]        out    30.0000   0.0000   --      --      --         
Cout[4]        out    30.0000   0.0000   --      --      --         
out1[0]        out    30.0000   0.0000   --      --      --         
out1[1]        out    30.0000   0.0000   --      --      --         
out1[2]        out    30.0000   0.0000   --      --      --         
out1[3]        out    30.0000   0.0000   --      --      --         
out1[4]        out    30.0000   0.0000   --      --      --         
out2[0]        out    30.0000   0.0000   --      --      --         
out2[1]        out    30.0000   0.0000   --      --      --         
out2[2]        out    30.0000   0.0000   --      --      --         
out2[3]        out    30.0000   0.0000   --      --      --         
out2[4]        out    30.0000   0.0000   --      --      --         
out3[0]        out    30.0000   0.0000   --      --      --         
out3[1]        out    30.0000   0.0000   --      --      --         
out3[2]        out    30.0000   0.0000   --      --      --         
out3[3]        out    30.0000   0.0000   --      --      --         
out3[4]        out    30.0000   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
Cin1[0]            1      --              --              --        -- 
Cin1[1]            1      --              --              --        -- 
Cin1[2]            1      --              --              --        -- 
Cin1[3]            1      --              --              --        -- 
Cin1[4]            1      --              --              --        -- 
Cin2[0]            1      --              --              --        -- 
Cin2[1]            1      --              --              --        -- 
Cin2[2]            1      --              --              --        -- 
Cin2[3]            1      --              --              --        -- 
Cin2[4]            1      --              --              --        -- 
clk                1      --              --              --        -- 
data1[0]           1      --              --              --        -- 
data1[1]           1      --              --              --        -- 
data1[2]           1      --              --              --        -- 
data1[3]           1      --              --              --        -- 
data1[4]           1      --              --              --        -- 
data2[0]           1      --              --              --        -- 
data2[1]           1      --              --              --        -- 
data2[2]           1      --              --              --        -- 
data2[3]           1      --              --              --        -- 
data2[4]           1      --              --              --        -- 
n_rst              1      --              --              --        -- 
sel                1      --              --              --        -- 
Cout[0]            1      --              --              --        -- 
Cout[1]            1      --              --              --        -- 
Cout[2]            1      --              --              --        -- 
Cout[3]            1      --              --              --        -- 
Cout[4]            1      --              --              --        -- 
out1[0]            1      --              --              --        -- 
out1[1]            1      --              --              --        -- 
out1[2]            1      --              --              --        -- 
out1[3]            1      --              --              --        -- 
out1[4]            1      --              --              --        -- 
out2[0]            1      --              --              --        -- 
out2[1]            1      --              --              --        -- 
out2[2]            1      --              --              --        -- 
out2[3]            1      --              --              --        -- 
out2[4]            1      --              --              --        -- 
out3[0]            1      --              --              --        -- 
out3[1]            1      --              --              --        -- 
out3[2]            1      --              --              --        -- 
out3[3]            1      --              --              --        -- 
out3[4]            1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
Cin1[0]       --      --      0.20    0.20  vclk      --    
Cin1[1]       --      --      0.20    0.20  vclk      --    
Cin1[2]       --      --      0.20    0.20  vclk      --    
Cin1[3]       --      --      0.20    0.20  vclk      --    
Cin1[4]       --      --      0.20    0.20  vclk      --    
Cin2[0]       --      --      0.20    0.20  vclk      --    
Cin2[1]       --      --      0.20    0.20  vclk      --    
Cin2[2]       --      --      0.20    0.20  vclk      --    
Cin2[3]       --      --      0.20    0.20  vclk      --    
Cin2[4]       --      --      0.20    0.20  vclk      --    
clk           --      --      --      --      --      -- 
data1[0]      --      --      0.45    0.45  clk       --    
data1[1]      --      --      0.45    0.45  clk       --    
data1[2]      --      --      0.45    0.45  clk       --    
data1[3]      --      --      0.45    0.45  clk       --    
data1[4]      --      --      0.45    0.45  clk       --    
data2[0]      --      --      0.45    0.45  clk       --    
data2[1]      --      --      0.45    0.45  clk       --    
data2[2]      --      --      0.45    0.45  clk       --    
data2[3]      --      --      0.45    0.45  clk       --    
data2[4]      --      --      0.45    0.45  clk       --    
n_rst         --      --      --      --      --      -- 
sel           --      --      0.40    0.40  clk       --    


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
Cin1[0]        -- /IV             -- /IV             -- /  --     N
Cin1[1]        -- /IV             -- /IV             -- /  --     N
Cin1[2]        -- /IV             -- /IV             -- /  --     N
Cin1[3]        -- /IV             -- /IV             -- /  --     N
Cin1[4]        -- /IV             -- /IV             -- /  --     N
Cin2[0]        -- /IV             -- /IV             -- /  --     N
Cin2[1]        -- /IV             -- /IV             -- /  --     N
Cin2[2]        -- /IV             -- /IV             -- /  --     N
Cin2[3]        -- /IV             -- /IV             -- /  --     N
Cin2[4]        -- /IV             -- /IV             -- /  --     N
data1[0]       -- /IV             -- /IV             -- /  --     N
data1[1]       -- /IV             -- /IV             -- /  --     N
data1[2]       -- /IV             -- /IV             -- /  --     N
data1[3]       -- /IV             -- /IV             -- /  --     N
data1[4]       -- /IV             -- /IV             -- /  --     N
data2[0]       -- /IV             -- /IV             -- /  --     N
data2[1]       -- /IV             -- /IV             -- /  --     N
data2[2]       -- /IV             -- /IV             -- /  --     N
data2[3]       -- /IV             -- /IV             -- /  --     N
data2[4]       -- /IV             -- /IV             -- /  --     N
n_rst          -- /IV             -- /IV             -- /  --     N
sel            -- /IV             -- /IV             -- /  --     N


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
Cin1[0]       --      --     --      --     --      --     --     --        -- 
Cin1[1]       --      --     --      --     --      --     --     --        -- 
Cin1[2]       --      --     --      --     --      --     --     --        -- 
Cin1[3]       --      --     --      --     --      --     --     --        -- 
Cin1[4]       --      --     --      --     --      --     --     --        -- 
Cin2[0]       --      --     --      --     --      --     --     --        -- 
Cin2[1]       --      --     --      --     --      --     --     --        -- 
Cin2[2]       --      --     --      --     --      --     --     --        -- 
Cin2[3]       --      --     --      --     --      --     --     --        -- 
Cin2[4]       --      --     --      --     --      --     --     --        -- 
clk           --      --     --      --     --      --     --     --        -- 
data1[0]      --      --     --      --     --      --     --     --        -- 
data1[1]      --      --     --      --     --      --     --     --        -- 
data1[2]      --      --     --      --     --      --     --     --        -- 
data1[3]      --      --     --      --     --      --     --     --        -- 
data1[4]      --      --     --      --     --      --     --     --        -- 
data2[0]      --      --     --      --     --      --     --     --        -- 
data2[1]      --      --     --      --     --      --     --     --        -- 
data2[2]      --      --     --      --     --      --     --     --        -- 
data2[3]      --      --     --      --     --      --     --     --        -- 
data2[4]      --      --     --      --     --      --     --     --        -- 
n_rst         --      --     --      --     --      --     --     --        -- 
sel           --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
Cin1[0]       --      --      --      -- 
Cin1[1]       --      --      --      -- 
Cin1[2]       --      --      --      -- 
Cin1[3]       --      --      --      -- 
Cin1[4]       --      --      --      -- 
Cin2[0]       --      --      --      -- 
Cin2[1]       --      --      --      -- 
Cin2[2]       --      --      --      -- 
Cin2[3]       --      --      --      -- 
Cin2[4]       --      --      --      -- 
clk           --      --      --      -- 
data1[0]      --      --      --      -- 
data1[1]      --      --      --      -- 
data1[2]      --      --      --      -- 
data1[3]      --      --      --      -- 
data1[4]      --      --      --      -- 
data2[0]      --      --      --      -- 
data2[1]      --      --      --      -- 
data2[2]      --      --      --      -- 
data2[3]      --      --      --      -- 
data2[4]      --      --      --      -- 
n_rst         --      --      --      -- 
sel           --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
Cout[0]       --      --      0.20    0.20  vclk      0.00  
Cout[1]       --      --      0.20    0.20  vclk      0.00  
Cout[2]       --      --      0.20    0.20  vclk      0.00  
Cout[3]       --      --      0.20    0.20  vclk      0.00  
Cout[4]       --      --      0.20    0.20  vclk      0.00  
out1[0]       --      --      0.50    0.50  clk       0.00  
out1[1]       --      --      0.50    0.50  clk       0.00  
out1[2]       --      --      0.50    0.50  clk       0.00  
out1[3]       --      --      0.50    0.50  clk       0.00  
out1[4]       --      --      0.50    0.50  clk       0.00  
out2[0]       --      --      2.04    2.04  clk       0.00  
out2[1]       --      --      2.04    2.04  clk       0.00  
out2[2]       --      --      2.04    2.04  clk       0.00  
out2[3]       --      --      2.04    2.04  clk       0.00  
out2[4]       --      --      2.04    2.04  clk       0.00  
out3[0]       --      --      0.40    0.40  clk       0.00  
out3[1]       --      --      0.40    0.40  clk       0.00  
out3[2]       --      --      0.40    0.40  clk       0.00  
out3[3]       --      --      0.40    0.40  clk       0.00  
out3[4]       --      --      0.40    0.40  clk       0.00  

1
redirect -append -tee -file rpt/pre_compile.rpt {report_clock}
Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : my_design
Version: O-2018.06-SP5-5
Date   : Mon May 13 22:10:12 2024
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
clk              3.00   {0 1.5}                       {clk}
vclk             3.00   {0 1.5}                       {}
--------------------------------------------------------------------------------
1
redirect -append -tee -file rpt/pre_compile.rpt {report_clock -skew}
Information: Updating design information... (UID-85)
 
****************************************
Report : clock_skew
Design : my_design
Version: O-2018.06-SP5-5
Date   : Mon May 13 22:10:12 2024
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk              0.30      0.30         -         -         -      0.15

                 Max Source Latency                  Min Source Latency
            Early    Early    Late    Late      Early    Early    Late    Late
Object      Rise     Fall     Rise    Fall      Rise     Fall     Rise    Fall
--------------------------------------------------------------------------------
clk         0.70     0.70     0.70    0.70         -        -        -       -

                 Max Transition      Min Transition
Object           Rise      Fall      Rise      Fall
-------------------------------------------------------
clk              0.12      0.12      0.12      0.12
1
redirect -append -tee -file rpt/pre_compile.rpt {check_timing}

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Warning: there are 21 input ports that only have partial input delay specified. (TIM-212)
--------------------
data1[4]
data1[3]
data1[2]
data1[1]
data1[0]
data2[4]
data2[3]
data2[2]
data2[1]
data2[0]
sel
Cin1[4]
Cin1[3]
Cin1[2]
Cin1[1]
Cin1[0]
Cin2[4]
Cin2[3]
Cin2[2]
Cin2[1]
Cin2[0]
1
redirect -tee -file rpt/compile.rpt {compile_ultra}
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.5 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'my_design'

Loaded alib file './alib-52/class.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy u_combo before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'my_design'
 Implement Synthetic for 'my_design'.

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Main library 'class' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'my_design'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     481.0      2.51      66.0      25.2                              0.0000
    0:00:01     486.0      2.42      66.0      25.2                              0.0000
    0:00:01     486.0      2.42      66.0      25.2                              0.0000
    0:00:01     487.0      2.42      66.4      25.2                              0.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01     483.0      2.42      65.8      25.2                              0.0000
    0:00:01     482.0      2.42      65.6      25.2                              0.0000
    0:00:01     482.0      2.42      65.6      25.2                              0.0000
    0:00:01     483.0      2.42      65.4      25.2                              0.0000
    0:00:01     483.0      2.42      65.4      25.2                              0.0000
    0:00:01     483.0      2.42      65.4      25.2                              0.0000
    0:00:01     483.0      2.42      65.4      25.2                              0.0000
    0:00:01     483.0      2.42      65.4      25.2                              0.0000
    0:00:01     483.0      2.42      65.4      25.2                              0.0000
    0:00:01     495.0      2.42      65.6      25.2                              0.0000
    0:00:01     495.0      2.42      65.6      25.2                              0.0000
    0:00:01     498.0      2.42      65.3      25.2                              0.0000
    0:00:01     498.0      2.42      65.3      25.2                              0.0000
    0:00:01     504.0      2.42      68.8      25.2                              0.0000
    0:00:01     504.0      2.42      68.8      25.2                              0.0000
    0:00:01     504.0      2.42      68.8      25.2                              0.0000
    0:00:01     504.0      2.42      68.8      25.2                              0.0000
    0:00:01     504.0      2.42      68.8      25.2                              0.0000
    0:00:01     504.0      2.42      68.8      25.2                              0.0000
    0:00:01     504.0      2.42      68.8      25.2                              0.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     504.0      2.42      68.8      25.2                              0.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:01     507.0      2.32      69.6       0.0                              0.0000
    0:00:02     507.0      2.32      69.6       0.0                              0.0000
    0:00:02     507.0      2.32      69.6       0.0                              0.0000
    0:00:02     507.0      2.32      69.6       0.0                              0.0000
    0:00:02     507.0      2.32      69.6       0.0                              0.0000
    0:00:02     506.0      2.32      69.6       0.0                              0.0000
    0:00:02     506.0      2.32      69.6       0.0                              0.0000
    0:00:02     506.0      2.32      69.6       0.0                              0.0000
    0:00:02     506.0      2.32      69.6       0.0                              0.0000
    0:00:02     505.0      2.32      69.6       0.0                              0.0000
    0:00:02     505.0      2.32      69.6       0.0                              0.0000
    0:00:02     504.0      2.32      69.7       0.0                              0.0000
    0:00:02     504.0      2.32      69.7       0.0                              0.0000
    0:00:02     503.0      2.32      69.7       0.0                              0.0000
    0:00:02     503.0      2.32      69.7       0.0                              0.0000
    0:00:02     503.0      2.32      69.7       0.0                              0.0000
    0:00:02     503.0      2.32      69.7       0.0                              0.0000
    0:00:02     503.0      2.32      69.7       0.0                              0.0000
    0:00:02     503.0      2.32      69.7       0.0                              0.0000
    0:00:02     503.0      2.32      69.7       0.0                              0.0000
    0:00:02     503.0      2.32      69.7       0.0                              0.0000
    0:00:02     503.0      2.32      69.7       0.0                              0.0000
    0:00:02     503.0      2.32      69.7       0.0                              0.0000
    0:00:02     503.0      2.32      69.7       0.0                              0.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     499.0      2.32      69.6       0.0                              0.0000
    0:00:02     490.0      2.32      68.1       0.0                              0.0000
    0:00:02     490.0      2.32      66.1       0.0                              0.0000
    0:00:02     490.0      2.32      66.1       0.0                              0.0000
    0:00:02     490.0      2.32      66.1       0.0                              0.0000
    0:00:02     471.0      2.32      62.7       0.0                              0.0000
    0:00:02     473.0      2.32      65.6       0.0                              0.0000
    0:00:03     472.0      2.32      65.4       0.0                              0.0000
    0:00:03     472.0      2.32      65.4       0.0                              0.0000
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/class.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Warning: Main library 'class' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
redirect -tee -file rpt/post_compile.rpt {report_constraint -all}
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : my_design
Version: O-2018.06-SP5-5
Date   : Mon May 13 22:10:15 2024
****************************************


   max_delay/setup ('clk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   out1[3]                      3.35           5.67 r        -2.32  (VIOLATED)
   out1[4]                      3.35           5.65 r        -2.30  (VIOLATED)
   out3[1]                      3.45           5.60 r        -2.15  (VIOLATED)
   out3[3]                      3.45           5.60 r        -2.15  (VIOLATED)
   out3[4]                      3.45           5.60 r        -2.15  (VIOLATED)
   out1[2]                      3.35           5.34 r        -1.99  (VIOLATED)
   R1_reg[2]/D                  3.00           4.95 r        -1.95  (VIOLATED)
   R1_reg[4]/D                  3.00           4.95 r        -1.95  (VIOLATED)
   R2_reg[1]/D                  3.00           4.95 r        -1.95  (VIOLATED)
   R2_reg[3]/D                  3.00           4.95 r        -1.95  (VIOLATED)
   out2[0]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[1]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[2]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[3]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[4]                      1.81           3.73 f        -1.92  (VIOLATED)
   out1[1]                      3.35           5.19 f        -1.84  (VIOLATED)
   R4_reg[0]/D                  3.00           4.65 f        -1.65  (VIOLATED)
   out3[0]                      3.45           4.96 r        -1.51  (VIOLATED)
   out3[2]                      3.45           4.96 r        -1.51  (VIOLATED)
   out1[0]                      3.35           4.82 f        -1.47  (VIOLATED)
   R4_reg[1]/D                  3.00           4.25 r        -1.25  (VIOLATED)
   R4_reg[2]/D                  3.00           4.25 r        -1.25  (VIOLATED)
   R4_reg[3]/D                  3.00           4.25 r        -1.25  (VIOLATED)
   R4_reg[4]/D                  3.00           4.25 r        -1.25  (VIOLATED)
   R3_reg/D                     3.00           4.09 r        -1.09  (VIOLATED)
   R2_reg[4]/D                  2.95           3.99 r        -1.04  (VIOLATED)
   R1_reg[0]/D                  3.00           3.90 r        -0.90  (VIOLATED)
   R1_reg[1]/D                  3.00           3.90 r        -0.90  (VIOLATED)
   R1_reg[3]/D                  3.00           3.90 r        -0.90  (VIOLATED)
   R2_reg[0]/D                  3.00           3.90 r        -0.90  (VIOLATED)
   R2_reg[2]/D                  3.00           3.90 r        -0.90  (VIOLATED)


   max_delay/setup ('vclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   Cout[2]                      2.80           4.81 r        -2.01  (VIOLATED)
   Cout[3]                      2.80           4.79 f        -1.99  (VIOLATED)
   Cout[4]                      2.80           4.72 r        -1.92  (VIOLATED)
   Cout[1]                      2.80           4.43 r        -1.63  (VIOLATED)
   Cout[0]                      2.80           3.31 r        -0.51  (VIOLATED)


1
redirect -append -tee -file rpt/post_compile.rpt {report_timing}
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : my_design
Version: O-2018.06-SP5-5
Date   : Mon May 13 22:10:15 2024
****************************************

Operating Conditions: nom_pvt   Library: class
Wire Load Model Mode: top

  Startpoint: R1_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  R1_reg[0]/CP (FD2)                       0.00       1.00 r
  R1_reg[0]/QN (FD2)                       1.68       2.68 r
  U204/Z (ND2I)                            0.28       2.96 f
  U207/Z (ND2I)                            0.25       3.21 r
  U208/Z (ND2I)                            0.20       3.41 f
  U209/Z (ND2I)                            0.30       3.71 r
  U219/Z (ND2I)                            0.12       3.83 f
  U220/Z (ND2I)                            0.25       4.08 r
  U224/Z (ENI)                             0.74       4.82 f
  U225/Z (B4IP)                            0.85       5.67 r
  out1[3] (out)                            0.00       5.67 r
  data arrival time                                   5.67

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  output external delay                   -0.50       3.35
  data required time                                  3.35
  -----------------------------------------------------------
  data required time                                  3.35
  data arrival time                                  -5.67
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.32


  Startpoint: sel (input port clocked by clk)
  Endpoint: Cout[2] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     0.40       1.40 f
  sel (in)                                 0.28       1.68 f
  U109/Y (IVDA)                            0.75       2.43 r
  U140/Z (ND2I)                            0.12       2.55 f
  U124/Z (NR2I)                            0.57       3.12 r
  U132/Z (ND2I)                            0.12       3.24 f
  U128/Z (ND2I)                            0.29       3.53 r
  U203/Z2 (B2IP)                           1.28       4.81 r
  Cout[2] (out)                            0.00       4.81 r
  data arrival time                                   4.81

  clock vclk (rise edge)                   3.00       3.00
  clock network delay (ideal)              0.00       3.00
  output external delay                   -0.20       2.80
  data required time                                  2.80
  -----------------------------------------------------------
  data required time                                  2.80
  data arrival time                                  -4.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.01


1
redirect -tee -file rpt/compile.rpt {compile_ultra -incremental}
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/class.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Main library 'class' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     472.0      2.32      65.4       0.0                              0.0000
    0:00:00     472.0      2.32      65.4       0.0                              0.0000

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:00     472.0      2.32      65.4       0.0                              0.0000

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     472.0      2.32      65.4       0.0                              0.0000
    0:00:00     472.0      2.32      65.4       0.0                              0.0000
    0:00:00     472.0      2.32      65.4       0.0                              0.0000
    0:00:00     472.0      2.32      65.4       0.0                              0.0000
    0:00:00     472.0      2.32      65.4       0.0                              0.0000
    0:00:00     472.0      2.32      65.4       0.0                              0.0000
    0:00:00     472.0      2.32      65.4       0.0                              0.0000

  Beginning Delay Optimization
  ----------------------------
    0:00:00     472.0      2.32      65.4       0.0                              0.0000
    0:00:00     472.0      2.32      65.4       0.0                              0.0000
    0:00:00     472.0      2.32      65.4       0.0                              0.0000
    0:00:00     472.0      2.32      65.4       0.0                              0.0000
    0:00:00     472.0      2.32      65.4       0.0                              0.0000
    0:00:00     472.0      2.32      65.4       0.0                              0.0000
    0:00:00     472.0      2.32      65.4       0.0                              0.0000
    0:00:00     472.0      2.32      65.8       0.0                              0.0000
    0:00:00     472.0      2.32      65.8       0.0                              0.0000
    0:00:00     472.0      2.32      65.8       0.0                              0.0000
    0:00:00     472.0      2.32      65.8       0.0                              0.0000
    0:00:00     472.0      2.32      65.8       0.0                              0.0000
    0:00:00     472.0      2.32      65.8       0.0                              0.0000
    0:00:00     472.0      2.32      65.8       0.0                              0.0000
    0:00:00     472.0      2.32      65.8       0.0                              0.0000
    0:00:00     472.0      2.32      65.8       0.0                              0.0000
    0:00:01     482.0      2.32      58.8       0.0                              0.0000
    0:00:01     482.0      2.32      58.8       0.0                              0.0000
    0:00:01     482.0      2.32      58.8       0.0                              0.0000
    0:00:01     482.0      2.32      58.8       0.0                              0.0000
    0:00:01     482.0      2.32      58.8       0.0                              0.0000
    0:00:01     482.0      2.32      58.8       0.0                              0.0000
    0:00:01     482.0      2.32      58.8       0.0                              0.0000
    0:00:01     482.0      2.32      58.8       0.0                              0.0000
    0:00:01     482.0      2.32      58.8       0.0                              0.0000
    0:00:01     482.0      2.32      58.8       0.0                              0.0000
    0:00:01     482.0      2.32      58.8       0.0                              0.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     482.0      2.32      58.8       0.0                              0.0000
    0:00:01     482.0      2.32      58.8       0.0                              0.0000
    0:00:01     471.0      2.32      56.4       0.0                              0.0000
    0:00:01     470.0      2.32      56.5       0.0                              0.0000
    0:00:01     468.0      2.32      56.3       0.0                              0.0000
    0:00:01     468.0      2.32      56.3       0.0                              0.0000
    0:00:01     470.0      2.32      56.5       0.0                              0.0000
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/class.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Warning: Main library 'class' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
redirect -tee -file rpt/post_compile1.rpt {report_constraint -all}
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : my_design
Version: O-2018.06-SP5-5
Date   : Mon May 13 22:10:16 2024
****************************************


   max_delay/setup ('clk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   out1[3]                      3.35           5.67 r        -2.32  (VIOLATED)
   out1[4]                      3.35           5.65 r        -2.30  (VIOLATED)
   out1[2]                      3.35           5.34 r        -1.99  (VIOLATED)
   out2[0]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[1]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[2]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[3]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[4]                      1.81           3.73 f        -1.92  (VIOLATED)
   out1[1]                      3.35           5.19 f        -1.84  (VIOLATED)
   R4_reg[0]/D                  3.00           4.53 f        -1.53  (VIOLATED)
   out3[1]                      3.45           4.96 r        -1.51  (VIOLATED)
   out3[3]                      3.45           4.96 r        -1.51  (VIOLATED)
   out3[4]                      3.45           4.96 r        -1.51  (VIOLATED)
   out1[0]                      3.35           4.82 f        -1.47  (VIOLATED)
   R2_reg[4]/D                  2.95           4.16 r        -1.21  (VIOLATED)
   out3[0]                      3.45           4.64 r        -1.19  (VIOLATED)
   out3[2]                      3.45           4.64 r        -1.19  (VIOLATED)
   R1_reg[0]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R1_reg[1]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R1_reg[3]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R2_reg[0]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R2_reg[2]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R1_reg[2]/D                  3.00           3.98 r        -0.98  (VIOLATED)
   R1_reg[4]/D                  3.00           3.98 r        -0.98  (VIOLATED)
   R2_reg[1]/D                  3.00           3.98 r        -0.98  (VIOLATED)
   R2_reg[3]/D                  3.00           3.98 r        -0.98  (VIOLATED)
   R4_reg[1]/D                  3.00           3.94 r        -0.94  (VIOLATED)
   R4_reg[2]/D                  3.00           3.94 r        -0.94  (VIOLATED)
   R4_reg[3]/D                  3.00           3.94 r        -0.94  (VIOLATED)
   R4_reg[4]/D                  3.00           3.94 r        -0.94  (VIOLATED)
   R3_reg/D                     3.00           3.13 r        -0.13  (VIOLATED)


   max_delay/setup ('vclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   Cout[2]                      2.80           4.71 r        -1.91  (VIOLATED)
   Cout[3]                      2.80           4.64 r        -1.84  (VIOLATED)
   Cout[1]                      2.80           4.60 r        -1.80  (VIOLATED)
   Cout[4]                      2.80           4.57 r        -1.77  (VIOLATED)
   Cout[0]                      2.80           3.34 r        -0.54  (VIOLATED)


1
redirect -append -tee -file rpt/post_compile1.rpt {report_timing}
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : my_design
Version: O-2018.06-SP5-5
Date   : Mon May 13 22:10:16 2024
****************************************

Operating Conditions: nom_pvt   Library: class
Wire Load Model Mode: top

  Startpoint: R1_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  R1_reg[0]/CP (FD2)                       0.00       1.00 r
  R1_reg[0]/QN (FD2)                       1.68       2.68 r
  U204/Z (ND2I)                            0.28       2.96 f
  U207/Z (ND2I)                            0.25       3.21 r
  U208/Z (ND2I)                            0.20       3.41 f
  U209/Z (ND2I)                            0.30       3.71 r
  U219/Z (ND2I)                            0.12       3.83 f
  U220/Z (ND2I)                            0.25       4.08 r
  U224/Z (ENI)                             0.74       4.82 f
  U225/Z (B4IP)                            0.85       5.67 r
  out1[3] (out)                            0.00       5.67 r
  data arrival time                                   5.67

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  output external delay                   -0.50       3.35
  data required time                                  3.35
  -----------------------------------------------------------
  data required time                                  3.35
  data arrival time                                  -5.67
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.32


  Startpoint: sel (input port clocked by clk)
  Endpoint: Cout[2] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     0.40       1.40 f
  sel (in)                                 0.28       1.68 f
  U158/Y (IVDAP)                           0.72       2.40 r
  U140/Z (ND2I)                            0.12       2.52 f
  U124/Z (NR2I)                            0.57       3.10 r
  U132/Z (ND2I)                            0.12       3.22 f
  U128/Z (ND2I)                            0.37       3.58 r
  U282/Z (B4I)                             0.28       3.86 f
  U283/Z (B4IP)                            0.85       4.71 r
  Cout[2] (out)                            0.00       4.71 r
  data arrival time                                   4.71

  clock vclk (rise edge)                   3.00       3.00
  clock network delay (ideal)              0.00       3.00
  output external delay                   -0.20       2.80
  data required time                                  2.80
  -----------------------------------------------------------
  data required time                                  2.80
  data arrival time                                  -4.71
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.91


1
redirect -tee -file rpt/pre_compile.rpt {source my_design2.con}
Warning: Creating virtual clock named 'vclk' with no sources. (UID-348)
Error: unknown command 'sel data1 data2' (CMD-005)
Error: unknown command 'out1 out2 out3' (CMD-005)
Error: unknown command 'Cin1 Cin2' (CMD-005)
Warning: Path group 'CLK' has no paths; it will not affect optimization. (UID-281)
1
redirect -tee -file rpt/compile.rpt {compile_ultra -incremental}
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Main library 'class' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     470.0      2.32      56.5       0.0                              0.0000
    0:00:00     470.0      2.32      56.5       0.0                              0.0000

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:00     470.0      2.32      62.3       0.0                              0.0000

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     470.0      2.32      62.3       0.0                              0.0000
    0:00:00     470.0      2.32      62.3       0.0                              0.0000
    0:00:00     470.0      2.32      63.1       0.0                              0.0000
    0:00:00     470.0      2.32      63.1       0.0                              0.0000
    0:00:00     470.0      2.32      63.1       0.0                              0.0000
    0:00:00     470.0      2.32      63.1       0.0                              0.0000
    0:00:00     470.0      2.32      59.9       0.0                              0.0000

  Beginning Delay Optimization
  ----------------------------
    0:00:00     470.0      2.32      59.9       0.0                              0.0000
    0:00:01     470.0      2.32      59.9       0.0                              0.0000
    0:00:01     470.0      2.32      59.9       0.0                              0.0000
    0:00:01     470.0      2.32      59.9       0.0                              0.0000
    0:00:01     470.0      2.32      59.9       0.0                              0.0000
    0:00:01     470.0      2.32      59.9       0.0                              0.0000
    0:00:01     470.0      2.32      59.9       0.0                              0.0000
    0:00:01     470.0      2.32      60.7       0.0                              0.0000
    0:00:01     470.0      2.32      60.7       0.0                              0.0000
    0:00:01     470.0      2.32      60.7       0.0                              0.0000
    0:00:01     470.0      2.32      60.7       0.0                              0.0000
    0:00:01     470.0      2.32      59.9       0.0                              0.0000
    0:00:01     470.0      2.32      59.9       0.0                              0.0000
    0:00:01     470.0      2.32      59.9       0.0                              0.0000
    0:00:01     470.0      2.32      59.9       0.0                              0.0000
    0:00:01     470.0      2.32      59.9       0.0                              0.0000
    0:00:01     475.0      2.32      57.5       0.0                              0.0000
    0:00:01     475.0      2.32      57.5       0.0                              0.0000
    0:00:01     475.0      2.32      57.5       0.0                              0.0000
    0:00:01     475.0      2.32      57.5       0.0                              0.0000
    0:00:01     475.0      2.32      57.5       0.0                              0.0000
    0:00:01     478.0      2.32      57.4       0.0                              0.0000
    0:00:01     478.0      2.32      57.4       0.0                              0.0000
    0:00:02     478.0      2.32      56.9       0.0                              0.0000
    0:00:02     478.0      2.32      56.9       0.0                              0.0000
    0:00:02     478.0      2.32      56.9       0.0                              0.0000
    0:00:02     478.0      2.32      56.9       0.0                              0.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     478.0      2.32      56.9       0.0                              0.0000
    0:00:02     477.0      2.32      58.7       0.0                              0.0000
    0:00:02     468.0      2.32      59.0       0.0                              0.0000
    0:00:02     468.0      2.32      57.3       0.0                              0.0000
    0:00:02     467.0      2.32      57.5       0.0                              0.0000
    0:00:02     465.0      2.32      56.4       0.0                              0.0000
    0:00:02     465.0      2.32      56.4       0.0                              0.0000
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/class.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Warning: Main library 'class' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
redirect -tee -file rpt/post_compile2.rpt {report_constraint -all}
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : my_design
Version: O-2018.06-SP5-5
Date   : Mon May 13 22:10:18 2024
****************************************


   max_delay/setup ('clk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   out1[3]                      3.35           5.67 r        -2.32  (VIOLATED)
   out1[4]                      3.35           5.65 r        -2.30  (VIOLATED)
   out1[2]                      3.35           5.34 r        -1.99  (VIOLATED)
   out2[0]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[1]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[2]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[3]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[4]                      1.81           3.73 f        -1.92  (VIOLATED)
   out1[1]                      3.35           5.19 f        -1.84  (VIOLATED)
   R4_reg[0]/D                  3.00           4.53 f        -1.53  (VIOLATED)
   out3[1]                      3.45           4.96 r        -1.51  (VIOLATED)
   out3[3]                      3.45           4.96 r        -1.51  (VIOLATED)
   out3[4]                      3.45           4.96 r        -1.51  (VIOLATED)
   out1[0]                      3.35           4.82 f        -1.47  (VIOLATED)
   R2_reg[4]/D                  2.95           4.16 r        -1.21  (VIOLATED)
   out3[0]                      3.45           4.64 r        -1.19  (VIOLATED)
   out3[2]                      3.45           4.64 r        -1.19  (VIOLATED)
   R1_reg[0]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R1_reg[1]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R1_reg[2]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R1_reg[3]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R1_reg[4]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R2_reg[0]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R2_reg[1]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R2_reg[2]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R2_reg[3]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R4_reg[1]/D                  3.00           3.94 r        -0.94  (VIOLATED)
   R4_reg[2]/D                  3.00           3.94 r        -0.94  (VIOLATED)
   R4_reg[3]/D                  3.00           3.94 r        -0.94  (VIOLATED)
   R4_reg[4]/D                  3.00           3.94 r        -0.94  (VIOLATED)
   R3_reg/D                     3.00           3.22 r        -0.22  (VIOLATED)


   max_delay/setup ('vclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   Cout[2]                      2.80           4.84 f        -2.04  (VIOLATED)
   Cout[3]                      2.80           4.67 r        -1.87  (VIOLATED)
   Cout[4]                      2.80           4.64 r        -1.84  (VIOLATED)
   Cout[1]                      2.80           4.23 r        -1.43  (VIOLATED)
   Cout[0]                      2.80           2.85 r        -0.05  (VIOLATED)


1
redirect -append -tee -file rpt/post_compile2.rpt {report_timing}
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : my_design
Version: O-2018.06-SP5-5
Date   : Mon May 13 22:10:18 2024
****************************************

Operating Conditions: nom_pvt   Library: class
Wire Load Model Mode: top

  Startpoint: R1_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  R1_reg[0]/CP (FD2)                       0.00       1.00 r
  R1_reg[0]/QN (FD2)                       1.68       2.68 r
  U204/Z (ND2I)                            0.28       2.96 f
  U207/Z (ND2I)                            0.25       3.21 r
  U208/Z (ND2I)                            0.20       3.41 f
  U209/Z (ND2I)                            0.30       3.71 r
  U219/Z (ND2I)                            0.12       3.83 f
  U220/Z (ND2I)                            0.25       4.08 r
  U224/Z (ENI)                             0.74       4.82 f
  U225/Z (B4IP)                            0.85       5.67 r
  out1[3] (out)                            0.00       5.67 r
  data arrival time                                   5.67

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  output external delay                   -0.50       3.35
  data required time                                  3.35
  -----------------------------------------------------------
  data required time                                  3.35
  data arrival time                                  -5.67
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.32


  Startpoint: Cin1[1] (input port clocked by vclk)
  Endpoint: Cout[2] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  Cin1[1] (in)                             0.34       0.54 r
  U145/Y (IVDAP)                           0.37       0.92 f
  U165/Z (ND2I)                            0.30       1.21 r
  U171/Z (IVI)                             0.25       1.46 f
  U137/Z (NR2I)                            0.57       2.03 r
  U136/Z (ND2I)                            0.12       2.15 f
  U135/Z (ND2I)                            0.25       2.40 r
  U133/Z (NR2I)                            0.20       2.61 f
  U132/Z (AN2I)                            0.61       3.21 f
  U124/Z (ND2I)                            0.25       3.47 r
  U128/Z (ND2I)                            0.19       3.65 f
  U108/Z2 (B2IP)                           1.19       4.84 f
  Cout[2] (out)                            0.00       4.84 f
  data arrival time                                   4.84

  clock vclk (rise edge)                   3.00       3.00
  clock network delay (ideal)              0.00       3.00
  output external delay                   -0.20       2.80
  data required time                                  2.80
  -----------------------------------------------------------
  data required time                                  2.80
  data arrival time                                  -4.84
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.04


1
write_file -f verilog -hier -output net/my_design_net.v
Writing verilog file '/home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab10_1/syn/net/my_design_net.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -f ddc -hier -output mapped/my_design_mapped.ddc
Writing ddc file 'mapped/my_design_mapped.ddc'.
1
1
Warning: Cannot use command line editor for terminal type 'xterm-256color'.  (UI-74)
dc_shell> 
Thank you...
