###############################################################
#  Generated by:      Cadence Innovus 18.13-s088_1
#  OS:                Linux x86_64(Host ID hansolo.poly.edu)
#  Generated on:      Sun Mar 14 20:15:34 2021
#  Design:            picorv32
#  Command:           report_timing -max_paths 150000 > ${REPORTS_DIR}/timing.rpt
###############################################################
Path 1: VIOLATED (-0.323 ns) Setup Check with Pin reg_op1_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.105 (P)    0.115 (P)
            Arrival:=    0.141        0.001

              Setup:-    0.026
      Required Time:=    0.116
       Launch Clock:=    0.001
          Data Path:+    0.437
              Slack:=   -0.323

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  R     DFF_X1          2  0.073   0.098    0.100  
  FE_OCPC766_n_7926/ZN      -      A->ZN   F     INV_X2          4  0.024   0.017    0.117  
  g168191/ZN                -      A1->ZN  F     AND2_X4         6  0.010   0.038    0.155  
  g167759/ZN                -      A1->ZN  R     NAND2_X4        2  0.012   0.018    0.173  
  g167567/ZN                -      A->ZN   F     INV_X4          3  0.011   0.013    0.186  
  g167219/ZN                -      A1->ZN  R     NAND2_X4        2  0.007   0.018    0.204  
  g166996/ZN                -      A->ZN   F     INV_X8         31  0.013   0.052    0.255  
  g165820/ZN                -      A1->ZN  R     NAND2_X1        1  0.035   0.025    0.281  
  FE_RC_2333_0/ZN           -      A2->ZN  F     NAND4_X1        1  0.014   0.035    0.316  
  g163893/ZN                -      A2->ZN  R     NOR2_X2         1  0.021   0.036    0.352  
  g163440/ZN                -      A1->ZN  F     NAND2_X2        1  0.018   0.023    0.375  
  FE_RC_2458_0/ZN           -      B2->ZN  R     OAI21_X4        1  0.012   0.037    0.412  
  FE_RC_2799_0/ZN           -      A2->ZN  F     NAND3_X2        1  0.022   0.026    0.438  
  reg_op1_reg[0]/D          -      D       F     DFF_X1          1  0.013   0.000    0.438  
#-----------------------------------------------------------------------------------------
Path 2: VIOLATED (-0.322 ns) Setup Check with Pin reg_op1_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.023
      Required Time:=    0.128
       Launch Clock:=    0.001
          Data Path:+    0.449
              Slack:=   -0.322

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  R     DFF_X1          2  0.073   0.098    0.100  
  FE_OCPC766_n_7926/ZN      -      A->ZN   F     INV_X2          4  0.024   0.017    0.117  
  g168191/ZN                -      A1->ZN  F     AND2_X4         6  0.010   0.038    0.155  
  g167759/ZN                -      A1->ZN  R     NAND2_X4        2  0.012   0.018    0.173  
  g167567/ZN                -      A->ZN   F     INV_X4          3  0.011   0.013    0.186  
  g167219/ZN                -      A1->ZN  R     NAND2_X4        2  0.007   0.018    0.204  
  g166996/ZN                -      A->ZN   F     INV_X8         31  0.013   0.049    0.253  
  g166397/ZN                -      A1->ZN  R     NAND2_X1        1  0.035   0.030    0.283  
  FE_RC_2840_0/ZN           -      A1->ZN  F     NAND4_X2        1  0.017   0.027    0.310  
  g163935/ZN                -      A2->ZN  R     NOR2_X2         1  0.017   0.033    0.343  
  g163453/ZN                -      A2->ZN  F     NAND2_X2        1  0.017   0.019    0.362  
  FE_RC_2390_0/ZN           -      A1->ZN  R     NOR2_X4         1  0.010   0.041    0.403  
  FE_RC_2833_0/ZN           -      A1->ZN  F     NAND2_X4        1  0.030   0.017    0.420  
  FE_RC_2832_0/ZN           -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.439  
  FE_RC_2250_0/ZN           -      A1->ZN  F     NAND2_X2        1  0.011   0.011    0.450  
  reg_op1_reg[13]/D         -      D       F     DFF_X1          1  0.006   0.000    0.450  
#-----------------------------------------------------------------------------------------
Path 3: VIOLATED (-0.322 ns) Setup Check with Pin reg_op2_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.112 (P)
            Arrival:=    0.144       -0.002

              Setup:-    0.026
      Required Time:=    0.118
       Launch Clock:=   -0.002
          Data Path:+    0.442
              Slack:=   -0.322

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[2]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.114    0.112  
  g180907/ZN               -      A->ZN   F     INV_X2          3  0.019   0.015    0.127  
  g192233/ZN               -      A1->ZN  F     AND2_X4         4  0.009   0.035    0.163  
  g175100/ZN               -      A1->ZN  R     NAND2_X4        3  0.011   0.023    0.186  
  g175099/ZN               -      A->ZN   F     INV_X8         29  0.016   0.055    0.241  
  g166378/ZN               -      A1->ZN  R     NAND2_X2        1  0.041   0.032    0.272  
  FE_RC_1653_0/ZN          -      A3->ZN  F     NAND4_X4        1  0.018   0.034    0.306  
  g164007/ZN               -      A2->ZN  R     NOR2_X4         1  0.017   0.031    0.337  
  FE_RC_202_0/ZN           -      A3->ZN  F     NAND4_X4        1  0.015   0.041    0.378  
  g161523/ZN               -      A1->ZN  R     AOI22_X1        1  0.022   0.037    0.415  
  FE_RC_2599_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.024   0.025    0.440  
  reg_op2_reg[10]/D        -      D       F     DFF_X1          1  0.014   0.000    0.440  
#----------------------------------------------------------------------------------------
Path 4: VIOLATED (-0.322 ns) Setup Check with Pin reg_op1_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=    0.001
          Data Path:+    0.443
              Slack:=   -0.322

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.095    0.096  
  FE_OCPC766_n_7926/ZN      -      A->ZN   R     INV_X2          4  0.018   0.027    0.123  
  g168191/ZN                -      A1->ZN  R     AND2_X4         6  0.015   0.049    0.172  
  g167759/ZN                -      A1->ZN  F     NAND2_X4        2  0.022   0.018    0.190  
  g167567/ZN                -      A->ZN   R     INV_X4          3  0.010   0.021    0.211  
  g167219/ZN                -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.229  
  g166996/ZN                -      A->ZN   R     INV_X8         31  0.013   0.073    0.302  
  g165977/ZN                -      A1->ZN  F     NAND2_X1        1  0.053   0.019    0.321  
  FE_RC_2898_0/ZN           -      A2->ZN  R     NAND4_X1        1  0.016   0.028    0.350  
  FE_RC_2553_0/ZN           -      A1->ZN  F     NOR2_X2         1  0.019   0.011    0.360  
  FE_RC_2634_0/ZN           -      A2->ZN  R     NAND2_X2        1  0.007   0.022    0.382  
  g163350/ZN                -      A2->ZN  F     NOR2_X4         1  0.015   0.011    0.394  
  FE_RC_2281_0/ZN           -      A->ZN   R     INV_X4          1  0.006   0.019    0.413  
  FE_RC_2279_0/ZN           -      A1->ZN  F     NAND2_X4        1  0.012   0.015    0.428  
  FE_RC_2647_0/ZN           -      A1->ZN  R     NAND3_X4        1  0.008   0.016    0.444  
  reg_op1_reg[10]/D         -      D       R     DFF_X1          1  0.012   0.000    0.444  
#-----------------------------------------------------------------------------------------
Path 5: VIOLATED (-0.321 ns) Setup Check with Pin reg_op1_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.442
              Slack:=   -0.321

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.095    0.096  
  FE_OCPC766_n_7926/ZN      -      A->ZN   R     INV_X2          4  0.018   0.027    0.123  
  g168191/ZN                -      A1->ZN  R     AND2_X4         6  0.015   0.049    0.172  
  g167759/ZN                -      A1->ZN  F     NAND2_X4        2  0.022   0.018    0.190  
  g167567/ZN                -      A->ZN   R     INV_X4          3  0.010   0.021    0.211  
  g167219/ZN                -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.229  
  g166996/ZN                -      A->ZN   R     INV_X8         31  0.013   0.074    0.302  
  g166630/ZN                -      A1->ZN  F     NAND2_X2        1  0.053   0.019    0.321  
  FE_RC_2884_0/ZN           -      A1->ZN  R     NAND4_X2        1  0.015   0.027    0.348  
  g163944/ZN                -      A1->ZN  F     NOR2_X4         1  0.020   0.011    0.358  
  g163456/ZN                -      A1->ZN  R     NAND2_X4        1  0.007   0.016    0.375  
  g163030/ZN                -      A1->ZN  F     NOR2_X4         1  0.011   0.013    0.388  
  FE_RC_2506_0/ZN           -      B1->ZN  R     OAI21_X2        1  0.009   0.033    0.420  
  FE_OCPC761_n_32078/ZN     -      A->ZN   F     INV_X2          1  0.024   0.010    0.431  
  FE_RC_2287_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.444  
  reg_op1_reg[16]/D         -      D       R     DFF_X1          1  0.009   0.000    0.444  
#-----------------------------------------------------------------------------------------
Path 6: VIOLATED (-0.319 ns) Setup Check with Pin reg_op1_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.115 (P)
            Arrival:=    0.142        0.001

              Setup:-    0.024
      Required Time:=    0.118
       Launch Clock:=    0.001
          Data Path:+    0.436
              Slack:=   -0.319

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.095    0.096  
  FE_OCPC766_n_7926/ZN      -      A->ZN   R     INV_X2          4  0.018   0.027    0.123  
  g168168/ZN                -      A1->ZN  F     NOR2_X1         2  0.015   0.014    0.137  
  FE_OCPC2135_n_1572/ZN     -      A->ZN   R     INV_X1          1  0.012   0.020    0.157  
  g167205/ZN                -      A2->ZN  R     OR2_X4          3  0.012   0.042    0.199  
  g166963/ZN                -      A->ZN   F     INV_X16        30  0.022   0.041    0.240  
  g165878/ZN                -      A1->ZN  R     NAND2_X4        1  0.026   0.017    0.257  
  FE_RC_250_0/ZN            -      A1->ZN  R     AND2_X2         1  0.010   0.029    0.286  
  FE_RC_2330_0/ZN           -      A1->ZN  F     NAND3_X2        1  0.008   0.018    0.304  
  FE_RC_2981_0/ZN           -      A2->ZN  R     NOR2_X2         1  0.011   0.029    0.333  
  FE_RC_2980_0/ZN           -      A1->ZN  F     NAND2_X2        1  0.015   0.017    0.350  
  g178641/ZN                -      A2->ZN  R     NOR2_X2         1  0.009   0.042    0.393  
  FE_RC_2857_0/ZN           -      B1->ZN  F     OAI21_X4        1  0.028   0.019    0.412  
  g189828/ZN                -      A->ZN   R     INV_X4          1  0.011   0.015    0.426  
  g192236/ZN                -      A1->ZN  F     NAND2_X2        1  0.007   0.011    0.437  
  reg_op1_reg[3]/D          -      D       F     DFF_X1          1  0.008   0.000    0.437  
#-----------------------------------------------------------------------------------------
Path 7: VIOLATED (-0.319 ns) Setup Check with Pin reg_op1_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.440
              Slack:=   -0.319

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.095    0.096  
  FE_OCPC766_n_7926/ZN      -      A->ZN   R     INV_X2          4  0.018   0.027    0.123  
  g168191/ZN                -      A1->ZN  R     AND2_X4         6  0.015   0.049    0.172  
  g167759/ZN                -      A1->ZN  F     NAND2_X4        2  0.022   0.018    0.190  
  g167567/ZN                -      A->ZN   R     INV_X4          3  0.010   0.021    0.211  
  g167219/ZN                -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.229  
  g166996/ZN                -      A->ZN   R     INV_X8         31  0.013   0.072    0.301  
  g166657/ZN                -      A1->ZN  F     NAND2_X4        1  0.053   0.020    0.320  
  FE_RC_2727_0/ZN           -      A3->ZN  R     NAND4_X2        1  0.015   0.025    0.346  
  g163907/ZN                -      A1->ZN  F     NOR2_X2         1  0.015   0.010    0.356  
  g163400/ZN                -      A2->ZN  R     NAND2_X2        1  0.007   0.020    0.376  
  g178653/ZN                -      A2->ZN  F     NOR2_X4         1  0.013   0.017    0.393  
  FE_RC_2180_0/ZN           -      B1->ZN  R     OAI21_X4        1  0.009   0.025    0.418  
  FE_OCPC756_n_32083/ZN     -      A->ZN   F     INV_X2          1  0.017   0.011    0.429  
  FE_RC_2246_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.442  
  reg_op1_reg[4]/D          -      D       R     DFF_X1          1  0.008   0.000    0.442  
#-----------------------------------------------------------------------------------------
Path 8: VIOLATED (-0.318 ns) Setup Check with Pin reg_op1_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.439
              Slack:=   -0.318

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.095    0.096  
  FE_OCPC766_n_7926/ZN      -      A->ZN   R     INV_X2          4  0.018   0.027    0.123  
  g168191/ZN                -      A1->ZN  R     AND2_X4         6  0.015   0.049    0.172  
  g167759/ZN                -      A1->ZN  F     NAND2_X4        2  0.022   0.018    0.190  
  g167567/ZN                -      A->ZN   R     INV_X4          3  0.010   0.021    0.211  
  g167219/ZN                -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.229  
  g166996/ZN                -      A->ZN   R     INV_X8         31  0.013   0.071    0.300  
  g166201/ZN                -      A1->ZN  F     NAND2_X2        1  0.053   0.025    0.325  
  FE_RC_2297_0/ZN           -      A1->ZN  R     NAND4_X4        1  0.018   0.020    0.345  
  g163914/ZN                -      A2->ZN  F     NOR2_X2         1  0.013   0.012    0.357  
  g163446/ZN                -      A1->ZN  R     NAND2_X2        1  0.006   0.018    0.375  
  g163345/ZN                -      A2->ZN  F     NOR2_X4         1  0.014   0.016    0.391  
  FE_RC_1606_0/ZN           -      B1->ZN  R     OAI21_X4        1  0.008   0.026    0.418  
  FE_OCPC782_n_32093/ZN     -      A->ZN   F     INV_X2          1  0.018   0.011    0.428  
  FE_RC_2316_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.441  
  reg_op1_reg[6]/D          -      D       R     DFF_X1          1  0.009   0.000    0.441  
#-----------------------------------------------------------------------------------------
Path 9: VIOLATED (-0.317 ns) Setup Check with Pin reg_op1_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.438
              Slack:=   -0.317

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.095    0.096  
  FE_OCPC766_n_7926/ZN      -      A->ZN   R     INV_X2          4  0.018   0.027    0.123  
  g168191/ZN                -      A1->ZN  R     AND2_X4         6  0.015   0.049    0.172  
  g167759/ZN                -      A1->ZN  F     NAND2_X4        2  0.022   0.018    0.190  
  g167567/ZN                -      A->ZN   R     INV_X4          3  0.010   0.021    0.211  
  g167219/ZN                -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.229  
  g166996/ZN                -      A->ZN   R     INV_X8         31  0.013   0.071    0.300  
  g166171/ZN                -      A1->ZN  F     NAND2_X2        1  0.053   0.025    0.325  
  FE_RC_2752_0/ZN           -      A1->ZN  R     NAND4_X2        1  0.018   0.023    0.348  
  g163923/ZN                -      A2->ZN  F     NOR2_X2         1  0.015   0.012    0.360  
  g163449/ZN                -      A2->ZN  R     NAND2_X2        1  0.006   0.016    0.376  
  FE_RC_2791_0/ZN           -      A->ZN   F     INV_X2          1  0.010   0.011    0.386  
  FE_RC_2789_0/ZN           -      A2->ZN  R     NAND2_X4        1  0.005   0.023    0.409  
  FE_RC_2787_0/ZN           -      B1->ZN  F     AOI21_X4        1  0.015   0.018    0.427  
  FE_RC_2345_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.009   0.012    0.440  
  reg_op1_reg[9]/D          -      D       R     DFF_X1          1  0.007   0.000    0.440  
#-----------------------------------------------------------------------------------------
Path 10: VIOLATED (-0.317 ns) Setup Check with Pin reg_op2_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.143       -0.002

              Setup:-    0.027
      Required Time:=    0.116
       Launch Clock:=   -0.002
          Data Path:+    0.434
              Slack:=   -0.317

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[2]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.114    0.112  
  g180907/ZN               -      A->ZN   F     INV_X2          3  0.019   0.015    0.127  
  g192233/ZN               -      A1->ZN  F     AND2_X4         4  0.009   0.035    0.163  
  g175100/ZN               -      A1->ZN  R     NAND2_X4        3  0.011   0.023    0.186  
  g175099/ZN               -      A->ZN   F     INV_X8         29  0.016   0.053    0.239  
  g165761/ZN               -      A1->ZN  R     NAND2_X1        1  0.041   0.034    0.273  
  g164113/ZN               -      A3->ZN  F     NAND4_X2        1  0.019   0.037    0.310  
  g163995/ZN               -      A2->ZN  R     NOR2_X2         1  0.020   0.038    0.348  
  FE_RC_3037_0/ZN          -      A2->ZN  F     NAND2_X2        1  0.020   0.019    0.367  
  g163387/ZN               -      A1->ZN  R     NOR2_X4         2  0.010   0.039    0.406  
  FE_RC_2851_0/ZN          -      C1->ZN  F     OAI211_X2       1  0.028   0.027    0.432  
  reg_op2_reg[4]/D         -      D       F     DFF_X1          1  0.016   0.000    0.432  
#----------------------------------------------------------------------------------------
Path 11: VIOLATED (-0.313 ns) Setup Check with Pin reg_op2_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.105 (P)    0.112 (P)
            Arrival:=    0.141       -0.002

              Setup:-    0.029
      Required Time:=    0.113
       Launch Clock:=   -0.002
          Data Path:+    0.428
              Slack:=   -0.313

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[11]/QN  -      CK->QN  F     DFF_X1          1  0.070   0.091    0.090  
  FE_OCPC869_n_7924/ZN      -      A->ZN   R     INV_X4          6  0.017   0.032    0.121  
  FE_OCPC1032_n_7924/ZN     -      A->ZN   F     INV_X1          1  0.020   0.013    0.134  
  g189479/ZN                -      A1->ZN  F     AND3_X4         4  0.008   0.037    0.171  
  g167220/ZN                -      A1->ZN  R     NAND2_X4        3  0.011   0.027    0.198  
  g166997/ZN                -      A->ZN   F     INV_X8         30  0.019   0.046    0.245  
  g165472/ZN                -      A1->ZN  R     NAND2_X1        1  0.032   0.024    0.268  
  FE_RC_3140_0/ZN           -      A3->ZN  F     NAND4_X1        1  0.013   0.031    0.299  
  g163984/ZN                -      A2->ZN  R     NOR2_X1         1  0.016   0.033    0.332  
  g163597/ZN                -      A2->ZN  F     NAND2_X1        1  0.017   0.019    0.351  
  g163392/ZN                -      A1->ZN  R     NOR2_X2         2  0.010   0.040    0.391  
  FE_RC_2714_0/ZN           -      C1->ZN  F     OAI221_X1       1  0.030   0.035    0.426  
  reg_op2_reg[1]/D          -      D       F     DFF_X1          1  0.021   0.000    0.426  
#-----------------------------------------------------------------------------------------
Path 12: VIOLATED (-0.313 ns) Setup Check with Pin reg_op1_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=    0.001
          Data Path:+    0.433
              Slack:=   -0.313

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.095    0.096  
  FE_OCPC766_n_7926/ZN      -      A->ZN   R     INV_X2          4  0.018   0.027    0.123  
  g168191/ZN                -      A1->ZN  R     AND2_X4         6  0.015   0.049    0.172  
  g167759/ZN                -      A1->ZN  F     NAND2_X4        2  0.022   0.018    0.190  
  g167567/ZN                -      A->ZN   R     INV_X4          3  0.010   0.021    0.211  
  g167219/ZN                -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.229  
  g166996/ZN                -      A->ZN   R     INV_X8         31  0.013   0.074    0.303  
  g166104/ZN                -      A1->ZN  F     NAND2_X1        1  0.053   0.019    0.321  
  FE_RC_2890_0/ZN           -      A4->ZN  R     NAND4_X1        1  0.015   0.027    0.348  
  FE_RC_2944_0/ZN           -      A1->ZN  F     NOR2_X1         1  0.015   0.012    0.361  
  FE_RC_2943_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.008   0.015    0.376  
  FE_RC_2519_0/ZN           -      A->ZN   F     INV_X2          1  0.010   0.012    0.388  
  FE_RC_2775_0/ZN           -      A1->ZN  R     NAND2_X4        1  0.006   0.016    0.404  
  FE_RC_2774_0/ZN           -      A1->ZN  F     NAND2_X4        1  0.011   0.015    0.419  
  FE_RC_2367_0/ZN           -      A1->ZN  R     NAND3_X4        1  0.009   0.016    0.434  
  reg_op1_reg[7]/D          -      D       R     DFF_X1          1  0.013   0.000    0.434  
#-----------------------------------------------------------------------------------------
Path 13: VIOLATED (-0.312 ns) Setup Check with Pin reg_op1_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.433
              Slack:=   -0.312

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.095    0.096  
  FE_OCPC766_n_7926/ZN      -      A->ZN   R     INV_X2          4  0.018   0.027    0.123  
  g168191/ZN                -      A1->ZN  R     AND2_X4         6  0.015   0.049    0.172  
  g167759/ZN                -      A1->ZN  F     NAND2_X4        2  0.022   0.018    0.190  
  g167567/ZN                -      A->ZN   R     INV_X4          3  0.010   0.021    0.211  
  g167219/ZN                -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.229  
  g166996/ZN                -      A->ZN   R     INV_X8         31  0.013   0.067    0.296  
  g166687/ZN                -      A1->ZN  F     NAND2_X2        1  0.053   0.020    0.316  
  FE_RC_115_0/ZN            -      A1->ZN  R     NAND4_X2        1  0.016   0.022    0.337  
  g163941/ZN                -      A1->ZN  F     NOR2_X2         1  0.015   0.010    0.347  
  g163455/ZN                -      A2->ZN  R     NAND2_X2        1  0.006   0.022    0.369  
  g163356/ZN                -      A2->ZN  F     NOR2_X4         1  0.015   0.016    0.385  
  FE_RC_1593_0/ZN           -      B1->ZN  R     OAI21_X4        1  0.008   0.026    0.411  
  g160673/ZN                -      A->ZN   F     INV_X4          1  0.018   0.012    0.423  
  FE_RC_2622_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.007   0.011    0.434  
  reg_op1_reg[15]/D         -      D       R     DFF_X1          1  0.007   0.000    0.434  
#-----------------------------------------------------------------------------------------
Path 14: VIOLATED (-0.311 ns) Setup Check with Pin reg_op1_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.024
      Required Time:=    0.127
       Launch Clock:=    0.001
          Data Path:+    0.437
              Slack:=   -0.311

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  R     DFF_X1          2  0.073   0.098    0.100  
  FE_OCPC766_n_7926/ZN      -      A->ZN   F     INV_X2          4  0.024   0.017    0.117  
  g168191/ZN                -      A1->ZN  F     AND2_X4         6  0.010   0.038    0.155  
  g167759/ZN                -      A1->ZN  R     NAND2_X4        2  0.012   0.018    0.173  
  g167567/ZN                -      A->ZN   F     INV_X4          3  0.011   0.013    0.186  
  g167219/ZN                -      A1->ZN  R     NAND2_X4        2  0.007   0.018    0.204  
  g166996/ZN                -      A->ZN   F     INV_X8         31  0.013   0.046    0.250  
  g165253/ZN                -      A1->ZN  R     NAND2_X2        1  0.035   0.025    0.275  
  FE_RC_2668_0/ZN           -      A1->ZN  F     NAND4_X2        1  0.014   0.026    0.301  
  FE_RC_2720_0/ZN           -      A2->ZN  R     NOR2_X2         1  0.016   0.032    0.333  
  FE_RC_2719_0/ZN           -      A1->ZN  F     NAND2_X2        1  0.016   0.020    0.353  
  g163348/ZN                -      A2->ZN  R     NOR2_X4         1  0.011   0.042    0.395  
  g190395/ZN                -      B1->ZN  F     OAI21_X4        1  0.026   0.016    0.411  
  FE_OCPC758_n_32086/ZN     -      A->ZN   R     INV_X2          1  0.010   0.017    0.428  
  FE_RC_2369_0/ZN           -      A1->ZN  F     NAND2_X2        1  0.010   0.011    0.439  
  reg_op1_reg[8]/D          -      D       F     DFF_X1          1  0.007   0.000    0.439  
#-----------------------------------------------------------------------------------------
Path 15: VIOLATED (-0.309 ns) Setup Check with Pin reg_op2_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.002

              Setup:-    0.026
      Required Time:=    0.125
       Launch Clock:=   -0.002
          Data Path:+    0.436
              Slack:=   -0.309

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[2]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.114    0.112  
  g180907/ZN               -      A->ZN   F     INV_X2          3  0.019   0.015    0.127  
  g192233/ZN               -      A1->ZN  F     AND2_X4         4  0.009   0.035    0.163  
  g175100/ZN               -      A1->ZN  R     NAND2_X4        3  0.011   0.023    0.186  
  g175099/ZN               -      A->ZN   F     INV_X8         29  0.016   0.053    0.239  
  g166326/ZN               -      A1->ZN  R     NAND2_X1        1  0.041   0.044    0.283  
  g164403/ZN               -      A1->ZN  F     NAND4_X2        1  0.024   0.031    0.313  
  g164006/ZN               -      A2->ZN  R     NOR2_X2         1  0.018   0.037    0.350  
  g184159/ZN               -      A1->ZN  F     NAND2_X2        1  0.020   0.020    0.370  
  g184158/ZN               -      A2->ZN  R     NOR2_X4         1  0.011   0.042    0.411  
  FE_RC_271_0/ZN           -      C1->ZN  F     OAI211_X1       1  0.025   0.023    0.434  
  reg_op2_reg[9]/D         -      D       F     DFF_X1          1  0.014   0.000    0.434  
#----------------------------------------------------------------------------------------
Path 16: VIOLATED (-0.309 ns) Setup Check with Pin reg_op2_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.002

              Setup:-    0.027
      Required Time:=    0.124
       Launch Clock:=   -0.002
          Data Path:+    0.434
              Slack:=   -0.309

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[2]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.114    0.112  
  g180907/ZN               -      A->ZN   F     INV_X2          3  0.019   0.015    0.127  
  g192233/ZN               -      A1->ZN  F     AND2_X4         4  0.009   0.035    0.163  
  g175100/ZN               -      A1->ZN  R     NAND2_X4        3  0.011   0.023    0.186  
  g175099/ZN               -      A->ZN   F     INV_X8         29  0.016   0.056    0.241  
  g166273/ZN               -      A1->ZN  R     NAND2_X1        1  0.041   0.033    0.275  
  FE_RC_3174_0/ZN          -      A3->ZN  F     NAND4_X2        1  0.019   0.035    0.309  
  g164023/ZN               -      A2->ZN  R     NOR2_X2         1  0.018   0.031    0.341  
  g163411/ZN               -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.360  
  g163378/ZN               -      A2->ZN  R     NOR2_X4         1  0.011   0.047    0.406  
  FE_RC_3112_0/ZN          -      C1->ZN  F     OAI211_X2       1  0.031   0.026    0.433  
  reg_op2_reg[16]/D        -      D       F     DFF_X1          1  0.016   0.000    0.433  
#----------------------------------------------------------------------------------------
Path 17: VIOLATED (-0.307 ns) Setup Check with Pin reg_op1_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.429
              Slack:=   -0.307

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.095    0.096  
  FE_OCPC766_n_7926/ZN      -      A->ZN   R     INV_X2          4  0.018   0.027    0.123  
  g168191/ZN                -      A1->ZN  R     AND2_X4         6  0.015   0.049    0.172  
  g167759/ZN                -      A1->ZN  F     NAND2_X4        2  0.022   0.018    0.190  
  g167567/ZN                -      A->ZN   R     INV_X4          3  0.010   0.021    0.211  
  g167219/ZN                -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.229  
  g166996/ZN                -      A->ZN   R     INV_X8         31  0.013   0.067    0.295  
  g166502/ZN                -      A1->ZN  F     NAND2_X1        1  0.053   0.019    0.314  
  FE_RC_2361_0/ZN           -      A1->ZN  R     NAND4_X1        1  0.015   0.021    0.335  
  g163932/ZN                -      A1->ZN  F     NOR2_X1         1  0.015   0.014    0.349  
  FE_RC_2221_0/ZN           -      A2->ZN  R     NAND2_X2        1  0.008   0.016    0.366  
  FE_RC_2511_0/ZN           -      A->ZN   F     INV_X2          1  0.009   0.013    0.379  
  FE_RC_2999_0/ZN           -      A1->ZN  R     NAND3_X4        1  0.007   0.020    0.399  
  FE_RC_2489_0/ZN           -      A1->ZN  F     NAND2_X4        1  0.018   0.018    0.417  
  FE_RC_2353_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.009   0.013    0.430  
  reg_op1_reg[12]/D         -      D       R     DFF_X1          1  0.008   0.000    0.430  
#-----------------------------------------------------------------------------------------
Path 18: VIOLATED (-0.307 ns) Setup Check with Pin reg_op2_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.143       -0.002

              Setup:-    0.025
      Required Time:=    0.118
       Launch Clock:=   -0.002
          Data Path:+    0.426
              Slack:=   -0.307

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[2]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.114    0.112  
  g180907/ZN               -      A->ZN   F     INV_X2          3  0.019   0.015    0.127  
  g192233/ZN               -      A1->ZN  F     AND2_X4         4  0.009   0.035    0.163  
  g175100/ZN               -      A1->ZN  R     NAND2_X4        3  0.011   0.023    0.186  
  g175099/ZN               -      A->ZN   F     INV_X8         29  0.016   0.056    0.242  
  g166667/ZN               -      A1->ZN  R     NAND2_X1        1  0.041   0.033    0.275  
  g164078/ZN               -      A3->ZN  F     NAND4_X2        1  0.019   0.035    0.310  
  g163998/ZN               -      A2->ZN  R     NOR2_X2         1  0.018   0.037    0.347  
  FE_RC_990_0/ZN           -      A1->ZN  F     NAND3_X2        1  0.020   0.026    0.373  
  FE_RC_3033_0/ZN          -      B1->ZN  R     OAI21_X4        1  0.015   0.033    0.406  
  FE_RC_3170_0/ZN          -      A1->ZN  F     NAND2_X2        1  0.021   0.019    0.425  
  reg_op2_reg[5]/D         -      D       F     DFF_X1          1  0.010   0.000    0.425  
#----------------------------------------------------------------------------------------
Path 19: VIOLATED (-0.306 ns) Setup Check with Pin reg_op1_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.105 (P)    0.115 (P)
            Arrival:=    0.141        0.001

              Setup:-    0.024
      Required Time:=    0.117
       Launch Clock:=    0.001
          Data Path:+    0.422
              Slack:=   -0.306

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.095    0.096  
  FE_OCPC766_n_7926/ZN      -      A->ZN   R     INV_X2          4  0.018   0.027    0.123  
  g168168/ZN                -      A1->ZN  F     NOR2_X1         2  0.015   0.014    0.137  
  FE_OCPC2135_n_1572/ZN     -      A->ZN   R     INV_X1          1  0.012   0.020    0.157  
  g167205/ZN                -      A2->ZN  R     OR2_X4          3  0.012   0.042    0.199  
  g166963/ZN                -      A->ZN   F     INV_X16        30  0.022   0.041    0.240  
  g165836/ZN                -      A1->ZN  R     NAND2_X1        1  0.026   0.022    0.262  
  FE_RC_2916_0/ZN           -      A2->ZN  F     NAND3_X1        1  0.012   0.025    0.287  
  FE_RC_3009_0/ZN           -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.308  
  FE_RC_3008_0/ZN           -      A1->ZN  F     NAND3_X1        1  0.012   0.023    0.331  
  FE_RC_2913_0/ZN           -      A1->ZN  R     NOR2_X2         1  0.014   0.025    0.356  
  FE_RC_2912_0/ZN           -      A1->ZN  F     NAND2_X2        1  0.016   0.021    0.377  
  FE_RC_2871_0/ZN           -      B1->ZN  R     AOI21_X4        1  0.011   0.031    0.408  
  FE_RC_2610_0/ZN           -      A1->ZN  F     NAND2_X4        1  0.025   0.016    0.424  
  reg_op1_reg[1]/D          -      D       F     DFF_X1          1  0.009   0.000    0.424  
#-----------------------------------------------------------------------------------------
Path 20: VIOLATED (-0.306 ns) Setup Check with Pin reg_op2_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.002

              Setup:-    0.027
      Required Time:=    0.125
       Launch Clock:=   -0.002
          Data Path:+    0.432
              Slack:=   -0.306

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[2]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.114    0.112  
  g180907/ZN               -      A->ZN   F     INV_X2          3  0.019   0.015    0.127  
  g192233/ZN               -      A1->ZN  F     AND2_X4         4  0.009   0.035    0.163  
  g175100/ZN               -      A1->ZN  R     NAND2_X4        3  0.011   0.023    0.186  
  g175099/ZN               -      A->ZN   F     INV_X8         29  0.016   0.053    0.239  
  g166388/ZN               -      A1->ZN  R     NAND2_X1        1  0.041   0.035    0.274  
  FE_RC_974_0/ZN           -      A1->ZN  F     NAND4_X2        1  0.020   0.029    0.303  
  g163999/ZN               -      A2->ZN  R     NOR2_X2         1  0.017   0.034    0.337  
  g184144/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.021    0.357  
  g184142/ZN               -      A2->ZN  R     NOR2_X4         1  0.011   0.047    0.405  
  FE_RC_3099_0/ZN          -      C1->ZN  F     OAI211_X2       1  0.030   0.026    0.431  
  reg_op2_reg[6]/D         -      D       F     DFF_X1          1  0.015   0.000    0.431  
#----------------------------------------------------------------------------------------
Path 21: VIOLATED (-0.305 ns) Setup Check with Pin reg_op1_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.150        0.001

              Setup:-    0.028
      Required Time:=    0.122
       Launch Clock:=    0.001
          Data Path:+    0.426
              Slack:=   -0.305

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.095    0.096  
  FE_OCPC766_n_7926/ZN      -      A->ZN   R     INV_X2          4  0.018   0.027    0.123  
  g168191/ZN                -      A1->ZN  R     AND2_X4         6  0.015   0.049    0.172  
  g167759/ZN                -      A1->ZN  F     NAND2_X4        2  0.022   0.018    0.190  
  g167567/ZN                -      A->ZN   R     INV_X4          3  0.010   0.021    0.211  
  g167219/ZN                -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.229  
  g166996/ZN                -      A->ZN   R     INV_X8         31  0.013   0.058    0.287  
  g166134/ZN                -      A1->ZN  F     NAND2_X2        1  0.052   0.029    0.315  
  FE_RC_2886_0/ZN           -      A2->ZN  R     NAND4_X4        1  0.019   0.023    0.339  
  g163958/ZN                -      A2->ZN  F     NOR2_X2         1  0.013   0.012    0.351  
  g163463/ZN                -      A1->ZN  R     NAND2_X2        1  0.006   0.018    0.368  
  g163036/ZN                -      A1->ZN  F     NOR2_X4         1  0.013   0.015    0.383  
  FE_RC_0_0/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.023    0.407  
  g159951/ZN                -      A->ZN   F     INV_X1          1  0.015   0.009    0.415  
  FE_RC_2269_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.005   0.012    0.427  
  reg_op1_reg[23]/D         -      D       R     DFF_X1          1  0.009   0.000    0.427  
#-----------------------------------------------------------------------------------------
Path 22: VIOLATED (-0.305 ns) Setup Check with Pin reg_op1_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.122
       Launch Clock:=    0.001
          Data Path:+    0.426
              Slack:=   -0.305

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.095    0.096  
  FE_OCPC766_n_7926/ZN      -      A->ZN   R     INV_X2          4  0.018   0.027    0.123  
  g168191/ZN                -      A1->ZN  R     AND2_X4         6  0.015   0.049    0.172  
  g167759/ZN                -      A1->ZN  F     NAND2_X4        2  0.022   0.018    0.190  
  g167567/ZN                -      A->ZN   R     INV_X4          3  0.010   0.021    0.211  
  g167219/ZN                -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.229  
  g166996/ZN                -      A->ZN   R     INV_X8         31  0.013   0.064    0.292  
  g166089/ZN                -      A1->ZN  F     NAND2_X1        1  0.053   0.019    0.312  
  g164233/ZN                -      A1->ZN  R     NAND4_X1        1  0.016   0.025    0.337  
  g163938/ZN                -      A2->ZN  F     NOR2_X2         1  0.018   0.013    0.350  
  g163454/ZN                -      A2->ZN  R     NAND2_X2        1  0.008   0.016    0.366  
  FE_RC_2784_0/ZN           -      A->ZN   F     INV_X2          1  0.009   0.010    0.376  
  FE_RC_2782_0/ZN           -      A2->ZN  R     NAND2_X4        1  0.005   0.021    0.398  
  FE_RC_2780_0/ZN           -      B1->ZN  F     AOI21_X4        1  0.014   0.016    0.414  
  FE_RC_2348_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.428  
  reg_op1_reg[14]/D         -      D       R     DFF_X1          1  0.009   0.000    0.428  
#-----------------------------------------------------------------------------------------
Path 23: VIOLATED (-0.305 ns) Setup Check with Pin reg_op1_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.115 (P)
            Arrival:=    0.150        0.001

              Setup:-    0.028
      Required Time:=    0.122
       Launch Clock:=    0.001
          Data Path:+    0.425
              Slack:=   -0.305

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.095    0.096  
  FE_OCPC766_n_7926/ZN      -      A->ZN   R     INV_X2          4  0.018   0.027    0.123  
  g168191/ZN                -      A1->ZN  R     AND2_X4         6  0.015   0.049    0.172  
  g167759/ZN                -      A1->ZN  F     NAND2_X4        2  0.022   0.018    0.190  
  g167567/ZN                -      A->ZN   R     INV_X4          3  0.010   0.021    0.211  
  g167219/ZN                -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.229  
  g166996/ZN                -      A->ZN   R     INV_X8         31  0.013   0.065    0.294  
  g166604/ZN                -      A1->ZN  F     NAND2_X4        1  0.053   0.018    0.312  
  FE_RC_82_0/ZN             -      A3->ZN  R     NAND4_X4        1  0.015   0.023    0.335  
  g163929/ZN                -      A2->ZN  F     NOR2_X2         1  0.013   0.014    0.349  
  g163451/ZN                -      A1->ZN  R     NAND2_X4        1  0.007   0.014    0.363  
  g163351/ZN                -      A1->ZN  F     NOR2_X4         1  0.010   0.012    0.375  
  FE_RC_802_0/ZN            -      B1->ZN  R     OAI21_X2        1  0.007   0.027    0.401  
  g160677/ZN                -      A->ZN   F     INV_X2          1  0.019   0.012    0.414  
  FE_RC_2523_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.426  
  reg_op1_reg[11]/D         -      D       R     DFF_X1          1  0.008   0.000    0.426  
#-----------------------------------------------------------------------------------------
Path 24: VIOLATED (-0.304 ns) Setup Check with Pin reg_op2_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.142       -0.002

              Setup:-    0.028
      Required Time:=    0.114
       Launch Clock:=   -0.002
          Data Path:+    0.420
              Slack:=   -0.304

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[2]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.114    0.112  
  g180907/ZN               -      A->ZN   F     INV_X2          3  0.019   0.015    0.127  
  g192233/ZN               -      A1->ZN  F     AND2_X4         4  0.009   0.035    0.163  
  g175100/ZN               -      A1->ZN  R     NAND2_X4        3  0.011   0.023    0.186  
  g175099/ZN               -      A->ZN   F     INV_X8         29  0.016   0.057    0.242  
  g166495/ZN               -      A1->ZN  R     NAND2_X1        1  0.041   0.034    0.276  
  g164330/ZN               -      A3->ZN  F     NAND4_X2        1  0.019   0.033    0.309  
  g163983/ZN               -      A2->ZN  R     NOR2_X2         1  0.017   0.032    0.341  
  g163472/ZN               -      A2->ZN  F     NAND2_X2        1  0.016   0.021    0.361  
  g163388/ZN               -      A1->ZN  R     NOR2_X4         2  0.011   0.030    0.391  
  FE_RC_2625_0/ZN          -      C1->ZN  F     OAI221_X2       1  0.020   0.028    0.419  
  reg_op2_reg[0]/D         -      D       F     DFF_X1          1  0.018   0.000    0.419  
#----------------------------------------------------------------------------------------
Path 25: VIOLATED (-0.302 ns) Setup Check with Pin reg_op1_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.024
      Required Time:=    0.128
       Launch Clock:=    0.001
          Data Path:+    0.428
              Slack:=   -0.302

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  R     DFF_X1          2  0.073   0.098    0.100  
  FE_OCPC766_n_7926/ZN      -      A->ZN   F     INV_X2          4  0.024   0.017    0.117  
  g168191/ZN                -      A1->ZN  F     AND2_X4         6  0.010   0.037    0.153  
  g167558/ZN                -      A1->ZN  F     AND3_X4        11  0.012   0.047    0.200  
  FE_OCPC1312_n_2009/Z      -      A->Z    F     BUF_X2          3  0.019   0.036    0.237  
  g165071/ZN                -      A1->ZN  R     AOI22_X1        1  0.009   0.037    0.274  
  g164305/ZN                -      B->ZN   F     OAI211_X1       1  0.030   0.032    0.306  
  FE_RC_2894_0/ZN           -      A1->ZN  R     NOR2_X1         1  0.015   0.026    0.332  
  FE_RC_2893_0/ZN           -      A1->ZN  F     NAND2_X1        1  0.016   0.018    0.350  
  g163043/ZN                -      A1->ZN  R     NOR2_X2         1  0.010   0.040    0.390  
  g182030/ZN                -      B1->ZN  F     OAI21_X2        1  0.029   0.016    0.405  
  g159957/ZN                -      A->ZN   R     INV_X1          1  0.010   0.014    0.419  
  g159800/ZN                -      A1->ZN  F     NAND2_X1        1  0.007   0.011    0.430  
  reg_op1_reg[28]/D         -      D       F     DFF_X1          1  0.007   0.000    0.430  
#-----------------------------------------------------------------------------------------
Path 26: VIOLATED (-0.302 ns) Setup Check with Pin reg_op1_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.002

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.002
          Data Path:+    0.423
              Slack:=   -0.302

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      61  0.073       -    0.002  
  decoded_imm_j_reg[19]/QN  -      CK->QN  F     DFF_X1          4  0.073   0.103    0.105  
  FE_OCPC1592_n_7929/ZN     -      A->ZN   R     INV_X2          2  0.023   0.025    0.130  
  g183451/ZN                -      A2->ZN  F     NAND2_X4        6  0.013   0.023    0.152  
  g180333/ZN                -      A1->ZN  R     NOR2_X2         2  0.012   0.040    0.192  
  g167217/ZN                -      A1->ZN  F     NAND2_X2        2  0.029   0.030    0.221  
  g166994/ZN                -      A->ZN   R     INV_X8         31  0.017   0.055    0.276  
  g166700/ZN                -      A1->ZN  F     NAND2_X2        1  0.047   0.016    0.292  
  FE_RC_1656_0/ZN           -      A->ZN   R     INV_X1          1  0.013   0.015    0.308  
  FE_RC_1655_0/ZN           -      A1->ZN  F     NOR2_X1         1  0.008   0.008    0.316  
  FE_RC_2941_0/ZN           -      A1->ZN  R     NAND3_X1        1  0.005   0.014    0.330  
  g163972/ZN                -      A1->ZN  F     NOR2_X1         1  0.012   0.009    0.340  
  g163469/ZN                -      A2->ZN  R     NAND2_X1        1  0.006   0.020    0.359  
  g163044/ZN                -      A2->ZN  F     NOR2_X2         1  0.014   0.016    0.375  
  g174170/ZN                -      B1->ZN  R     OAI21_X1        1  0.008   0.027    0.402  
  g159958/ZN                -      A->ZN   F     INV_X1          1  0.019   0.009    0.411  
  g159801/ZN                -      A2->ZN  R     NAND2_X1        1  0.006   0.014    0.425  
  reg_op1_reg[29]/D         -      D       R     DFF_X1          1  0.009   0.000    0.425  
#-----------------------------------------------------------------------------------------
Path 27: VIOLATED (-0.302 ns) Setup Check with Pin reg_op1_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.151        0.002

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=    0.002
          Data Path:+    0.422
              Slack:=   -0.302

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      61  0.073       -    0.002  
  decoded_imm_j_reg[19]/QN  -      CK->QN  F     DFF_X1          4  0.073   0.103    0.105  
  FE_OCPC1592_n_7929/ZN     -      A->ZN   R     INV_X2          2  0.023   0.025    0.130  
  g183451/ZN                -      A2->ZN  F     NAND2_X4        6  0.013   0.023    0.153  
  g167549/ZN                -      A2->ZN  R     NOR2_X2         3  0.012   0.059    0.211  
  FE_OCPC2128_n_1044/Z      -      A->Z    R     BUF_X4         14  0.042   0.062    0.273  
  g165080/ZN                -      B1->ZN  F     AOI22_X1        1  0.040   0.040    0.313  
  g163790/ZN                -      A3->ZN  R     NAND3_X2        1  0.023   0.032    0.345  
  g163595/ZN                -      A2->ZN  F     NOR2_X4         1  0.017   0.014    0.359  
  FE_RC_1612_0/ZN           -      B2->ZN  R     AOI21_X4        1  0.007   0.032    0.392  
  FE_RC_1020_0/ZN           -      B1->ZN  F     OAI21_X2        1  0.022   0.015    0.407  
  FE_RC_1586_0/ZN           -      A1->ZN  R     NAND3_X1        1  0.012   0.017    0.424  
  reg_op1_reg[30]/D         -      D       R     DFF_X2          1  0.011   0.000    0.424  
#-----------------------------------------------------------------------------------------
Path 28: VIOLATED (-0.302 ns) Setup Check with Pin reg_op1_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[18]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.150        0.001

              Setup:-    0.024
      Required Time:=    0.126
       Launch Clock:=    0.001
          Data Path:+    0.426
              Slack:=   -0.302

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK        -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[18]/Q         -      CK->Q   F     DFF_X1          2  0.073   0.102    0.104  
  FE_OCPC2129_decoded_imm_j_18/Z  -      A->Z    F     BUF_X2          1  0.009   0.030    0.133  
  g180337/ZN                      -      A2->ZN  R     NAND2_X4        3  0.007   0.023    0.156  
  g168031/ZN                      -      A->ZN   F     INV_X4          2  0.015   0.012    0.169  
  FE_RC_2405_0/ZN                 -      A1->ZN  R     NAND2_X4        1  0.007   0.017    0.186  
  FE_RC_2406_0/ZN                 -      A->ZN   F     INV_X8          6  0.012   0.013    0.199  
  g167229/ZN                      -      A1->ZN  R     NAND2_X4        2  0.007   0.024    0.223  
  FE_OFC739_n_2243_dup/ZN         -      A->ZN   F     INV_X8         17  0.019   0.029    0.252  
  g165443/ZN                      -      A1->ZN  R     NAND2_X4        1  0.018   0.018    0.270  
  g164287/ZN                      -      A1->ZN  F     NAND4_X4        1  0.009   0.023    0.293  
  FE_RC_2216_0/ZN                 -      A2->ZN  R     NOR2_X4         1  0.016   0.031    0.324  
  FE_RC_2215_0/ZN                 -      A1->ZN  F     NAND2_X4        1  0.015   0.016    0.340  
  g163037/ZN                      -      A2->ZN  R     NOR2_X4         1  0.008   0.043    0.383  
  FE_RC_675_0/ZN                  -      B1->ZN  F     OAI21_X2        1  0.028   0.016    0.399  
  g159952/ZN                      -      A->ZN   R     INV_X1          1  0.010   0.013    0.412  
  FE_RC_31_0/ZN                   -      A1->ZN  F     NAND3_X1        1  0.007   0.015    0.427  
  reg_op1_reg[24]/D               -      D       F     DFF_X1          1  0.009   0.000    0.427  
#-----------------------------------------------------------------------------------------------
Path 29: VIOLATED (-0.301 ns) Setup Check with Pin reg_op1_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.422
              Slack:=   -0.301

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.095    0.096  
  FE_OCPC766_n_7926/ZN      -      A->ZN   R     INV_X2          4  0.018   0.027    0.123  
  g168191/ZN                -      A1->ZN  R     AND2_X4         6  0.015   0.049    0.172  
  g167759/ZN                -      A1->ZN  F     NAND2_X4        2  0.022   0.018    0.190  
  g167567/ZN                -      A->ZN   R     INV_X4          3  0.010   0.021    0.211  
  g167219/ZN                -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.229  
  g166996/ZN                -      A->ZN   R     INV_X8         31  0.013   0.074    0.303  
  g166212/ZN                -      A1->ZN  F     NAND2_X1        1  0.053   0.025    0.328  
  g164159/ZN                -      A1->ZN  R     NAND4_X2        1  0.018   0.023    0.351  
  g163910/ZN                -      A1->ZN  F     NOR2_X2         1  0.015   0.010    0.361  
  FE_RC_2314_0/ZN           -      A2->ZN  R     NAND2_X2        1  0.007   0.025    0.386  
  FE_RC_3025_0/ZN           -      B2->ZN  F     OAI21_X4        1  0.017   0.023    0.409  
  FE_RC_3113_0/ZN           -      A1->ZN  R     NAND2_X4        1  0.012   0.015    0.424  
  reg_op1_reg[5]/D          -      D       R     DFF_X1          1  0.008   0.000    0.424  
#-----------------------------------------------------------------------------------------
Path 30: VIOLATED (-0.300 ns) Setup Check with Pin reg_op1_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.150        0.002

              Setup:-    0.029
      Required Time:=    0.121
       Launch Clock:=    0.002
          Data Path:+    0.420
              Slack:=   -0.300

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      61  0.073       -    0.002  
  decoded_imm_j_reg[19]/QN  -      CK->QN  F     DFF_X1          4  0.073   0.103    0.105  
  FE_OCPC1592_n_7929/ZN     -      A->ZN   R     INV_X2          2  0.023   0.025    0.130  
  g183451/ZN                -      A2->ZN  F     NAND2_X4        6  0.013   0.023    0.153  
  g167552/ZN                -      A2->ZN  F     OR3_X4          5  0.012   0.081    0.234  
  FE_OCPC828_n_2016/ZN      -      A->ZN   R     INV_X4          2  0.017   0.021    0.255  
  FE_OCPC1584_n_2015/ZN     -      A->ZN   F     INV_X4          1  0.011   0.010    0.266  
  FE_OCPC1585_n_2015/ZN     -      A->ZN   R     INV_X8         12  0.005   0.030    0.295  
  g165421/ZN                -      A1->ZN  F     NAND2_X2        1  0.023   0.014    0.309  
  FE_RC_1644_0/ZN           -      A1->ZN  R     NAND4_X1        1  0.009   0.019    0.328  
  g163951/ZN                -      A1->ZN  F     NOR2_X1         1  0.015   0.013    0.341  
  g163592/ZN                -      A1->ZN  R     NAND2_X2        1  0.008   0.019    0.360  
  g163358/ZN                -      A1->ZN  F     NOR2_X4         1  0.014   0.010    0.370  
  FE_RC_1603_0/ZN           -      B1->ZN  R     OAI21_X2        1  0.006   0.022    0.393  
  g160672/ZN                -      A->ZN   F     INV_X1          1  0.016   0.014    0.406  
  FE_RC_46_0/ZN             -      A1->ZN  R     NAND3_X1        1  0.008   0.015    0.422  
  reg_op1_reg[20]/D         -      D       R     DFF_X1          1  0.012   0.000    0.422  
#-----------------------------------------------------------------------------------------
Path 31: VIOLATED (-0.300 ns) Setup Check with Pin reg_sh_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_sh_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.111 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.025
      Required Time:=    0.123
       Launch Clock:=   -0.002
          Data Path:+    0.424
              Slack:=   -0.300

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[2]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.114    0.112  
  g180907/ZN               -      A->ZN   F     INV_X2          3  0.019   0.015    0.127  
  g192233/ZN               -      A1->ZN  F     AND2_X4         4  0.009   0.035    0.163  
  g175100/ZN               -      A1->ZN  R     NAND2_X4        3  0.011   0.023    0.186  
  g175099/ZN               -      A->ZN   F     INV_X8         29  0.016   0.053    0.239  
  g165761/ZN               -      A1->ZN  R     NAND2_X1        1  0.041   0.034    0.273  
  g164113/ZN               -      A3->ZN  F     NAND4_X2        1  0.019   0.037    0.310  
  g163995/ZN               -      A2->ZN  R     NOR2_X2         1  0.020   0.038    0.348  
  FE_RC_3037_0/ZN          -      A2->ZN  F     NAND2_X2        1  0.020   0.019    0.367  
  g163387/ZN               -      A1->ZN  R     NOR2_X4         2  0.010   0.039    0.406  
  g185215/ZN               -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.423  
  reg_sh_reg[4]/D          -      D       F     DFF_X1          1  0.010   0.000    0.423  
#----------------------------------------------------------------------------------------
Path 32: VIOLATED (-0.300 ns) Setup Check with Pin mem_do_rinst_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) mem_do_rinst_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.096 (P)    0.115 (P)
            Arrival:=    0.133        0.001

              Setup:-    0.024
      Required Time:=    0.109
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.300

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK    -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[2]/QN    -      CK->QN  F     DFF_X1          5  0.071   0.106    0.108  
  FE_OFC701_n_8156/ZN  -      A->ZN   R     INV_X2          3  0.024   0.026    0.134  
  g84992__190331/ZN    -      A1->ZN  F     NAND2_X2        3  0.014   0.019    0.152  
  FE_RC_1640_0/ZN      -      B1->ZN  R     OAI21_X2        1  0.011   0.024    0.176  
  g167766/ZN           -      A->ZN   F     INV_X1          1  0.015   0.009    0.185  
  g166795/ZN           -      A1->ZN  R     NAND2_X1        1  0.005   0.013    0.198  
  g164819/ZN           -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.213  
  g173094/ZN           -      A1->ZN  R     NAND3_X2        1  0.009   0.024    0.238  
  FE_RC_874_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.259  
  FE_RC_801_0/ZN       -      A1->ZN  R     NAND3_X4        2  0.012   0.021    0.280  
  g1574/ZN             -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.294  
  g172085/ZN           -      A1->ZN  R     NAND2_X4        2  0.007   0.022    0.316  
  g172178/ZN           -      A1->ZN  F     NAND2_X4        1  0.016   0.015    0.331  
  g172177/ZN           -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.346  
  g265/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.013    0.358  
  g189169_dup/ZN       -      A2->ZN  R     NOR2_X4         4  0.007   0.034    0.392  
  FE_RC_2417_0/ZN      -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.409  
  mem_do_rinst_reg/D   -      D       F     DFFS_X1         1  0.010   0.000    0.409  
#------------------------------------------------------------------------------------
Path 33: VIOLATED (-0.299 ns) Setup Check with Pin reg_op2_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.142       -0.002

              Setup:-    0.026
      Required Time:=    0.116
       Launch Clock:=   -0.002
          Data Path:+    0.417
              Slack:=   -0.299

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[11]/QN  -      CK->QN  F     DFF_X1          1  0.070   0.091    0.090  
  FE_OCPC869_n_7924/ZN      -      A->ZN   R     INV_X4          6  0.017   0.032    0.121  
  FE_OCPC1032_n_7924/ZN     -      A->ZN   F     INV_X1          1  0.020   0.013    0.134  
  g189479/ZN                -      A1->ZN  F     AND3_X4         4  0.008   0.037    0.171  
  g167220/ZN                -      A1->ZN  R     NAND2_X4        3  0.011   0.027    0.198  
  g166997/ZN                -      A->ZN   F     INV_X8         30  0.019   0.046    0.245  
  g165481/ZN                -      A1->ZN  R     NAND2_X1        1  0.032   0.029    0.274  
  FE_RC_299_0/ZN            -      A2->ZN  F     NAND4_X2        1  0.016   0.031    0.305  
  g178729/ZN                -      A1->ZN  R     NOR2_X2         1  0.017   0.031    0.336  
  FE_RC_1019_0/ZN           -      A1->ZN  F     NAND3_X2        1  0.020   0.025    0.361  
  g178727/ZN                -      A1->ZN  R     NOR2_X4         2  0.014   0.032    0.393  
  FE_RC_2530_0/ZN           -      C1->ZN  F     OAI211_X2       1  0.021   0.022    0.415  
  reg_op2_reg[3]/D          -      D       F     DFF_X1          1  0.014   0.000    0.415  
#-----------------------------------------------------------------------------------------
Path 34: VIOLATED (-0.299 ns) Setup Check with Pin reg_op2_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.152       -0.001

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=   -0.001
          Data Path:+    0.422
              Slack:=   -0.299

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.124    0.123  
  g192069/ZN               -      A1->ZN  R     AND2_X4        10  0.029   0.076    0.199  
  g182256/ZN               -      A2->ZN  F     NAND2_X2        3  0.043   0.037    0.236  
  g182259/ZN               -      A->ZN   R     INV_X8         29  0.020   0.053    0.290  
  g182281/ZN               -      A1->ZN  F     NAND2_X1        1  0.033   0.018    0.307  
  g164537/ZN               -      A2->ZN  R     NAND4_X1        1  0.012   0.022    0.330  
  g164037/ZN               -      A1->ZN  F     NOR2_X1         1  0.016   0.012    0.342  
  g163423/ZN               -      A2->ZN  R     NAND2_X1        1  0.007   0.034    0.376  
  g163364/ZN               -      A1->ZN  F     NOR2_X4         1  0.026   0.019    0.395  
  FE_RC_987_0/ZN           -      C1->ZN  R     OAI211_X2       1  0.012   0.026    0.421  
  reg_op2_reg[25]/D        -      D       R     DFF_X1          1  0.017   0.000    0.421  
#----------------------------------------------------------------------------------------
Path 35: VIOLATED (-0.299 ns) Setup Check with Pin reg_op1_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.150        0.002

              Setup:-    0.031
      Required Time:=    0.119
       Launch Clock:=    0.002
          Data Path:+    0.416
              Slack:=   -0.299

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK           -      CK      R     (arrival)      61  0.073       -    0.002  
  decoded_imm_j_reg[19]/QN           -      CK->QN  F     DFF_X1          4  0.073   0.103    0.105  
  FE_OCPC1592_n_7929/ZN              -      A->ZN   R     INV_X2          2  0.023   0.025    0.130  
  g183451/ZN                         -      A2->ZN  F     NAND2_X4        6  0.013   0.023    0.153  
  g167549/ZN                         -      A2->ZN  R     NOR2_X2         3  0.012   0.059    0.211  
  FE_OCPC2128_n_1044/Z               -      A->Z    R     BUF_X4         14  0.042   0.064    0.275  
  FE_OCPC36061_FE_OFN33276_n_1044/Z  -      A->Z    R     BUF_X2          2  0.040   0.029    0.304  
  g165061/ZN                         -      A1->ZN  F     AOI22_X1        1  0.008   0.017    0.321  
  g164301/ZN                         -      A3->ZN  R     NAND3_X1        1  0.016   0.028    0.350  
  FE_RC_3084_0/ZN                    -      A1->ZN  F     NOR2_X2         1  0.016   0.009    0.358  
  FE_RC_3083_0/ZN                    -      A1->ZN  R     NAND2_X1        1  0.007   0.018    0.376  
  g163040/ZN                         -      A1->ZN  F     NOR2_X2         1  0.013   0.015    0.391  
  FE_RC_2403_0/ZN                    -      C1->ZN  R     OAI211_X1       1  0.008   0.027    0.418  
  reg_op1_reg[27]/D                  -      D       R     DFF_X1          1  0.019   0.000    0.418  
#--------------------------------------------------------------------------------------------------
Path 36: VIOLATED (-0.299 ns) Setup Check with Pin reg_op2_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.002

              Setup:-    0.024
      Required Time:=    0.127
       Launch Clock:=   -0.002
          Data Path:+    0.428
              Slack:=   -0.299

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[2]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.114    0.112  
  g180907/ZN               -      A->ZN   F     INV_X2          3  0.019   0.015    0.127  
  g192233/ZN               -      A1->ZN  F     AND2_X4         4  0.009   0.035    0.163  
  g175100/ZN               -      A1->ZN  R     NAND2_X4        3  0.011   0.023    0.186  
  g175099/ZN               -      A->ZN   F     INV_X8         29  0.016   0.053    0.239  
  g166362/ZN               -      A1->ZN  R     NAND2_X1        1  0.041   0.033    0.272  
  g164432/ZN               -      A3->ZN  F     NAND4_X2        1  0.019   0.034    0.306  
  g164017/ZN               -      A2->ZN  R     NOR2_X2         1  0.018   0.042    0.348  
  g163357/ZN               -      A1->ZN  F     NAND4_X4        1  0.024   0.038    0.386  
  g190291/ZN               -      A1->ZN  R     NAND2_X2        1  0.023   0.027    0.413  
  g190290/ZN               -      A1->ZN  F     NAND2_X1        1  0.014   0.013    0.426  
  reg_op2_reg[13]/D        -      D       F     DFF_X1          1  0.008   0.000    0.426  
#----------------------------------------------------------------------------------------
Path 37: VIOLATED (-0.297 ns) Setup Check with Pin reg_next_pc_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.112 (P)
            Arrival:=    0.139       -0.002

              Setup:-    0.028
      Required Time:=    0.110
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.297

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1573_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          3  0.023   0.017    0.142  
  FE_RC_2673_0/ZN                -      A->ZN   R     INV_X2          1  0.010   0.013    0.156  
  FE_RC_2672_0/ZN                -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.170  
  FE_RC_663_0/ZN                 -      A1->ZN  R     NAND2_X4        3  0.009   0.020    0.190  
  g194024/ZN                     -      A2->ZN  F     NAND2_X4        1  0.013   0.014    0.204  
  FE_RC_933_0/ZN                 -      A1->ZN  R     NAND2_X4        2  0.009   0.015    0.220  
  g194025/ZN                     -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.233  
  g187698_dup/ZN                 -      A->ZN   R     INV_X4          1  0.007   0.012    0.245  
  FE_RC_668_0/ZN                 -      A1->ZN  F     NAND3_X4        1  0.007   0.017    0.262  
  g186926/ZN                     -      A1->ZN  R     NAND3_X4        3  0.010   0.020    0.283  
  g187765/ZN                     -      A1->ZN  F     NAND2_X4        3  0.015   0.019    0.302  
  g187886/ZN                     -      A2->ZN  R     NAND2_X4        3  0.010   0.022    0.324  
  FE_RC_2829_0/Z                 -      A->Z    R     BUF_X4          4  0.013   0.027    0.351  
  g187890/ZN                     -      A1->ZN  F     NAND2_X2        2  0.011   0.013    0.365  
  g191754/ZN                     -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.378  
  FE_RC_1055_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.391  
  FE_RC_224_0/ZN                 -      A1->ZN  R     NAND3_X1        1  0.007   0.016    0.407  
  reg_next_pc_reg[15]/D          -      D       R     DFFS_X1         1  0.014   0.000    0.407  
#----------------------------------------------------------------------------------------------
Path 38: VIOLATED (-0.297 ns) Setup Check with Pin reg_op1_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.150        0.002

              Setup:-    0.031
      Required Time:=    0.119
       Launch Clock:=    0.002
          Data Path:+    0.414
              Slack:=   -0.297

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK           -      CK      R     (arrival)      61  0.073       -    0.002  
  decoded_imm_j_reg[19]/QN           -      CK->QN  F     DFF_X1          4  0.073   0.103    0.105  
  FE_OCPC1592_n_7929/ZN              -      A->ZN   R     INV_X2          2  0.023   0.025    0.130  
  g183451/ZN                         -      A2->ZN  F     NAND2_X4        6  0.013   0.023    0.153  
  g167549/ZN                         -      A2->ZN  R     NOR2_X2         3  0.012   0.059    0.211  
  FE_OCPC2128_n_1044/Z               -      A->Z    R     BUF_X4         14  0.042   0.064    0.275  
  FE_OCPC36061_FE_OFN33276_n_1044/Z  -      A->Z    R     BUF_X2          2  0.040   0.029    0.304  
  g165054/ZN                         -      A1->ZN  F     AOI22_X1        1  0.008   0.018    0.322  
  g164296/ZN                         -      A3->ZN  R     NAND3_X1        1  0.016   0.025    0.347  
  FE_RC_3082_0/ZN                    -      A1->ZN  F     NOR2_X1         1  0.013   0.013    0.360  
  FE_RC_3081_0/ZN                    -      A1->ZN  R     NAND2_X2        1  0.008   0.019    0.378  
  g163039/ZN                         -      A1->ZN  F     NOR2_X4         1  0.013   0.011    0.390  
  FE_RC_2342_0/ZN                    -      C1->ZN  R     OAI211_X1       1  0.008   0.027    0.416  
  reg_op1_reg[26]/D                  -      D       R     DFF_X1          1  0.019   0.000    0.416  
#--------------------------------------------------------------------------------------------------
Path 39: VIOLATED (-0.297 ns) Setup Check with Pin reg_next_pc_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.159 (P)    0.112 (P)
            Arrival:=    0.196       -0.002

              Setup:-    0.036
      Required Time:=    0.160
       Launch Clock:=   -0.002
          Data Path:+    0.458
              Slack:=   -0.297

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                 -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                     -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                     -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                  -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                     -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  g187566/ZN                     -      A->ZN   R     AOI21_X4        2  0.009   0.049    0.351  
  g88_dup/ZN                     -      A2->ZN  F     NAND2_X4        7  0.030   0.035    0.386  
  g172212/ZN                     -      A1->ZN  R     NAND2_X1        2  0.020   0.024    0.410  
  FE_RC_2124_0/ZN                -      A1->ZN  F     NAND3_X1        1  0.013   0.019    0.429  
  FE_RC_2107_0/ZN                -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.445  
  FE_RC_2106_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.456  
  reg_next_pc_reg[26]/D          -      D       F     DFF_X1          1  0.006   0.000    0.456  
#----------------------------------------------------------------------------------------------
Path 40: VIOLATED (-0.296 ns) Setup Check with Pin reg_op1_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.031
      Required Time:=    0.121
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.296

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      61  0.073       -    0.001  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.095    0.096  
  FE_OCPC766_n_7926/ZN      -      A->ZN   R     INV_X2          4  0.018   0.027    0.123  
  g168191/ZN                -      A1->ZN  R     AND2_X4         6  0.015   0.049    0.172  
  g167759/ZN                -      A1->ZN  F     NAND2_X4        2  0.022   0.018    0.190  
  g167567/ZN                -      A->ZN   R     INV_X4          3  0.010   0.021    0.211  
  g167219/ZN                -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.229  
  g166996/ZN                -      A->ZN   R     INV_X8         31  0.013   0.061    0.290  
  g166438/ZN                -      A1->ZN  F     NAND2_X1        1  0.052   0.021    0.310  
  FE_RC_2433_0/ZN           -      A4->ZN  R     NAND4_X1        1  0.016   0.031    0.342  
  FE_RC_2513_0/ZN           -      A2->ZN  F     NOR2_X2         1  0.019   0.012    0.354  
  FE_RC_3026_0/ZN           -      A2->ZN  R     NAND2_X2        1  0.007   0.024    0.378  
  g163033/ZN                -      A1->ZN  F     NOR2_X4         1  0.016   0.013    0.391  
  FE_RC_2592_0/ZN           -      C1->ZN  R     OAI211_X1       1  0.008   0.026    0.417  
  reg_op1_reg[19]/D         -      D       R     DFF_X1          1  0.019   0.000    0.417  
#-----------------------------------------------------------------------------------------
Path 41: VIOLATED (-0.296 ns) Setup Check with Pin reg_op1_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.115 (P)
            Arrival:=    0.149        0.002

              Setup:-    0.029
      Required Time:=    0.121
       Launch Clock:=    0.002
          Data Path:+    0.415
              Slack:=   -0.296

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      61  0.073       -    0.002  
  decoded_imm_j_reg[19]/QN  -      CK->QN  F     DFF_X1          4  0.073   0.103    0.105  
  FE_OCPC1592_n_7929/ZN     -      A->ZN   R     INV_X2          2  0.023   0.025    0.130  
  g183451/ZN                -      A2->ZN  F     NAND2_X4        6  0.013   0.023    0.152  
  g180333/ZN                -      A1->ZN  R     NOR2_X2         2  0.012   0.040    0.192  
  g167217/ZN                -      A1->ZN  F     NAND2_X2        2  0.029   0.030    0.221  
  g166994/ZN                -      A->ZN   R     INV_X8         31  0.017   0.067    0.288  
  g165939/ZN                -      A1->ZN  F     NAND2_X4        1  0.049   0.018    0.306  
  g164253/ZN                -      A3->ZN  R     NAND4_X4        1  0.014   0.025    0.331  
  g163946/ZN                -      A1->ZN  F     NOR2_X4         1  0.015   0.010    0.341  
  g163457/ZN                -      A2->ZN  R     NAND2_X4        1  0.007   0.018    0.359  
  g163031/ZN                -      A1->ZN  F     NOR2_X4         1  0.011   0.013    0.371  
  FE_RC_2214_0/ZN           -      B1->ZN  R     OAI21_X2        1  0.008   0.024    0.395  
  g159955/ZN                -      A->ZN   F     INV_X1          1  0.016   0.010    0.405  
  g159790/ZN                -      A1->ZN  R     NAND2_X1        1  0.006   0.012    0.417  
  reg_op1_reg[17]/D         -      D       R     DFF_X1          1  0.009   0.000    0.417  
#-----------------------------------------------------------------------------------------
Path 42: VIOLATED (-0.296 ns) Setup Check with Pin reg_op1_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.002

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.002
          Data Path:+    0.417
              Slack:=   -0.296

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      61  0.073       -    0.002  
  decoded_imm_j_reg[19]/QN  -      CK->QN  F     DFF_X1          4  0.073   0.103    0.105  
  FE_OCPC1592_n_7929/ZN     -      A->ZN   R     INV_X2          2  0.023   0.025    0.130  
  g183451/ZN                -      A2->ZN  F     NAND2_X4        6  0.013   0.023    0.153  
  g167549/ZN                -      A2->ZN  R     NOR2_X2         3  0.012   0.059    0.211  
  FE_OCPC2128_n_1044/Z      -      A->Z    R     BUF_X4         14  0.042   0.064    0.275  
  g165097/ZN                -      A1->ZN  F     AOI22_X1        1  0.040   0.025    0.300  
  g164323/ZN                -      A3->ZN  R     NAND3_X1        1  0.018   0.030    0.330  
  g163980/ZN                -      A2->ZN  F     NOR2_X2         1  0.016   0.012    0.342  
  g163471/ZN                -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.360  
  g163041/ZN                -      A2->ZN  F     NOR2_X4         1  0.013   0.015    0.375  
  g174183/ZN                -      B1->ZN  R     OAI21_X2        1  0.008   0.023    0.398  
  g159956/ZN                -      A->ZN   F     INV_X1          1  0.015   0.009    0.407  
  g159797/ZN                -      A1->ZN  R     NAND2_X1        1  0.005   0.012    0.419  
  reg_op1_reg[31]/D         -      D       R     DFF_X1          1  0.009   0.000    0.419  
#-----------------------------------------------------------------------------------------
Path 43: VIOLATED (-0.296 ns) Setup Check with Pin reg_op1_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.002

              Setup:-    0.025
      Required Time:=    0.126
       Launch Clock:=    0.002
          Data Path:+    0.420
              Slack:=   -0.296

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      61  0.073       -    0.002  
  decoded_imm_j_reg[19]/QN  -      CK->QN  R     DFF_X1          4  0.073   0.110    0.112  
  FE_OCPC1592_n_7929/ZN     -      A->ZN   F     INV_X2          2  0.034   0.015    0.127  
  g183451/ZN                -      A2->ZN  R     NAND2_X4        6  0.011   0.028    0.155  
  g168043/ZN                -      A->ZN   F     INV_X2          2  0.018   0.019    0.174  
  g167548/ZN                -      A1->ZN  R     NAND3_X4        2  0.010   0.020    0.194  
  FE_OCPC1602_n_1045/ZN     -      A->ZN   F     INV_X4          3  0.014   0.019    0.212  
  FE_OCPC1606_n_1045/ZN     -      A->ZN   R     INV_X8         13  0.010   0.038    0.250  
  FE_RC_2382_0/ZN           -      A1->ZN  F     NOR2_X4         1  0.026   0.009    0.259  
  FE_RC_2380_0/ZN           -      A2->ZN  R     NOR2_X2         1  0.007   0.023    0.282  
  FE_RC_2957_0/ZN           -      A2->ZN  F     NAND3_X1        1  0.012   0.022    0.305  
  FE_RC_2299_0/ZN           -      A->ZN   R     INV_X1          1  0.014   0.016    0.320  
  FE_RC_2874_0/ZN           -      A1->ZN  F     NAND3_X1        1  0.009   0.021    0.342  
  FE_RC_3001_0/ZN           -      A->ZN   R     INV_X2          1  0.014   0.020    0.362  
  FE_RC_3000_0/ZN           -      A1->ZN  F     NAND2_X4        1  0.011   0.018    0.380  
  FE_RC_2435_0/ZN           -      B1->ZN  R     AOI21_X4        1  0.010   0.023    0.403  
  FE_RC_2374_0/ZN           -      A1->ZN  F     NAND3_X1        1  0.018   0.019    0.422  
  reg_op1_reg[18]/D         -      D       F     DFF_X1          1  0.011   0.000    0.422  
#-----------------------------------------------------------------------------------------
Path 44: VIOLATED (-0.296 ns) Setup Check with Pin reg_op1_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.150        0.002

              Setup:-    0.026
      Required Time:=    0.124
       Launch Clock:=    0.002
          Data Path:+    0.417
              Slack:=   -0.296

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      61  0.073       -    0.002  
  decoded_imm_j_reg[19]/QN  -      CK->QN  R     DFF_X1          4  0.073   0.110    0.112  
  FE_OCPC1592_n_7929/ZN     -      A->ZN   F     INV_X2          2  0.034   0.015    0.127  
  g183451/ZN                -      A2->ZN  R     NAND2_X4        6  0.011   0.028    0.155  
  g168043/ZN                -      A->ZN   F     INV_X2          2  0.018   0.019    0.174  
  g167548/ZN                -      A1->ZN  R     NAND3_X4        2  0.010   0.020    0.194  
  FE_OCPC1602_n_1045/ZN     -      A->ZN   F     INV_X4          3  0.014   0.019    0.212  
  FE_OCPC1606_n_1045/ZN     -      A->ZN   R     INV_X8         13  0.010   0.036    0.248  
  g165047/ZN                -      A1->ZN  F     OAI22_X2        1  0.026   0.022    0.270  
  FE_RC_2192_0/ZN           -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.294  
  FE_RC_2983_0/ZN           -      A->ZN   F     INV_X2          1  0.015   0.008    0.302  
  FE_RC_2982_0/ZN           -      A1->ZN  R     NOR2_X2         1  0.005   0.023    0.325  
  FE_RC_1595_0/ZN           -      A1->ZN  F     NAND3_X2        1  0.017   0.027    0.352  
  g163038/ZN                -      A2->ZN  R     NOR2_X4         1  0.017   0.044    0.396  
  FE_RC_2310_0/ZN           -      C1->ZN  F     OAI211_X1       1  0.026   0.023    0.419  
  reg_op1_reg[25]/D         -      D       F     DFF_X1          1  0.014   0.000    0.419  
#-----------------------------------------------------------------------------------------
Path 45: VIOLATED (-0.296 ns) Setup Check with Pin reg_op1_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.002

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.002
          Data Path:+    0.417
              Slack:=   -0.296

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      61  0.073       -    0.002  
  decoded_imm_j_reg[19]/QN  -      CK->QN  F     DFF_X1          4  0.073   0.103    0.105  
  FE_OCPC1592_n_7929/ZN     -      A->ZN   R     INV_X2          2  0.023   0.025    0.130  
  g183451/ZN                -      A2->ZN  F     NAND2_X4        6  0.013   0.023    0.153  
  g167552/ZN                -      A2->ZN  F     OR3_X4          5  0.012   0.081    0.234  
  FE_OCPC36050_n_2016/Z     -      A->Z    F     BUF_X1          1  0.017   0.033    0.267  
  g165030/ZN                -      B1->ZN  R     OAI22_X2        1  0.007   0.037    0.304  
  FE_RC_3007_0/ZN           -      A->ZN   F     INV_X2          1  0.030   0.011    0.315  
  FE_RC_3005_0/ZN           -      A2->ZN  R     NAND2_X2        1  0.009   0.018    0.333  
  FE_RC_2959_0/ZN           -      A2->ZN  F     NOR2_X2         1  0.010   0.010    0.342  
  FE_RC_2958_0/ZN           -      A1->ZN  R     NAND3_X2        1  0.005   0.022    0.364  
  FE_RC_2848_0/ZN           -      B1->ZN  F     OAI21_X4        1  0.018   0.021    0.385  
  FE_RC_2841_0/ZN           -      A1->ZN  R     NAND2_X4        1  0.013   0.016    0.401  
  g159950/ZN                -      A->ZN   F     INV_X2          1  0.011   0.007    0.407  
  g159794/ZN                -      A1->ZN  R     NAND2_X1        1  0.004   0.011    0.419  
  reg_op1_reg[22]/D         -      D       R     DFF_X1          1  0.009   0.000    0.419  
#-----------------------------------------------------------------------------------------
Path 46: VIOLATED (-0.295 ns) Setup Check with Pin latched_branch_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) latched_branch_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.115 (P)
            Arrival:=    0.139        0.001

              Setup:-    0.025
      Required Time:=    0.113
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.295

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK     -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[2]/QN     -      CK->QN  F     DFF_X1          5  0.071   0.106    0.108  
  FE_OFC701_n_8156/ZN   -      A->ZN   R     INV_X2          3  0.024   0.026    0.134  
  g84992__190331/ZN     -      A1->ZN  F     NAND2_X2        3  0.014   0.019    0.152  
  FE_RC_1640_0/ZN       -      B1->ZN  R     OAI21_X2        1  0.011   0.024    0.176  
  g167766/ZN            -      A->ZN   F     INV_X1          1  0.015   0.009    0.185  
  g166795/ZN            -      A1->ZN  R     NAND2_X1        1  0.005   0.013    0.198  
  g164819/ZN            -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.213  
  g173094/ZN            -      A1->ZN  R     NAND3_X2        1  0.009   0.024    0.238  
  FE_RC_874_0/ZN        -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.259  
  FE_RC_801_0/ZN        -      A1->ZN  R     NAND3_X4        2  0.012   0.021    0.280  
  g1574/ZN              -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.294  
  g172085/ZN            -      A1->ZN  R     NAND2_X4        2  0.007   0.022    0.316  
  g172178/ZN            -      A1->ZN  F     NAND2_X4        1  0.016   0.015    0.331  
  g172177/ZN            -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.346  
  g265/ZN               -      A1->ZN  F     NAND2_X4        1  0.010   0.013    0.358  
  g189169_dup/ZN        -      A2->ZN  R     NOR2_X4         4  0.007   0.034    0.393  
  g171539/ZN            -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.409  
  latched_branch_reg/D  -      D       F     DFF_X1          1  0.012   0.000    0.409  
#-------------------------------------------------------------------------------------
Path 47: VIOLATED (-0.295 ns) Setup Check with Pin latched_store_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) latched_store_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.115 (P)
            Arrival:=    0.139        0.001

              Setup:-    0.024
      Required Time:=    0.114
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.295

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK    -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[2]/QN    -      CK->QN  F     DFF_X1          5  0.071   0.106    0.108  
  FE_OFC701_n_8156/ZN  -      A->ZN   R     INV_X2          3  0.024   0.026    0.134  
  g84992__190331/ZN    -      A1->ZN  F     NAND2_X2        3  0.014   0.019    0.152  
  FE_RC_1640_0/ZN      -      B1->ZN  R     OAI21_X2        1  0.011   0.024    0.176  
  g167766/ZN           -      A->ZN   F     INV_X1          1  0.015   0.009    0.185  
  g166795/ZN           -      A1->ZN  R     NAND2_X1        1  0.005   0.013    0.198  
  g164819/ZN           -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.213  
  g173094/ZN           -      A1->ZN  R     NAND3_X2        1  0.009   0.024    0.238  
  FE_RC_874_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.259  
  FE_RC_801_0/ZN       -      A1->ZN  R     NAND3_X4        2  0.012   0.021    0.280  
  g1574/ZN             -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.294  
  g172085/ZN           -      A1->ZN  R     NAND2_X4        2  0.007   0.022    0.316  
  g172178/ZN           -      A1->ZN  F     NAND2_X4        1  0.016   0.015    0.331  
  g172177/ZN           -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.346  
  g265/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.013    0.358  
  g189169_dup/ZN       -      A2->ZN  R     NOR2_X4         4  0.007   0.034    0.393  
  g170913/ZN           -      B1->ZN  F     OAI21_X1        1  0.021   0.017    0.409  
  latched_store_reg/D  -      D       F     DFF_X1          1  0.009   0.000    0.409  
#------------------------------------------------------------------------------------
Path 48: VIOLATED (-0.294 ns) Setup Check with Pin reg_next_pc_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.112 (P)
            Arrival:=    0.180       -0.002

              Setup:-    0.024
      Required Time:=    0.156
       Launch Clock:=   -0.002
          Data Path:+    0.452
              Slack:=   -0.294

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                 -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                     -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                     -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                  -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                     -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  g187566/ZN                     -      A->ZN   R     AOI21_X4        2  0.009   0.049    0.351  
  g88_dup/ZN                     -      A2->ZN  F     NAND2_X4        7  0.030   0.035    0.386  
  g172215/ZN                     -      A1->ZN  R     NAND2_X2        2  0.020   0.022    0.408  
  FE_RC_2114_0/ZN                -      A->ZN   F     INV_X2          1  0.012   0.008    0.416  
  FE_RC_2183_0/ZN                -      B1->ZN  R     OAI21_X2        1  0.004   0.021    0.437  
  FE_RC_2110_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.015   0.013    0.450  
  reg_next_pc_reg[27]/D          -      D       F     DFF_X1          1  0.007   0.000    0.450  
#----------------------------------------------------------------------------------------------
Path 49: VIOLATED (-0.294 ns) Setup Check with Pin decoder_trigger_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) decoder_trigger_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.115 (P)
            Arrival:=    0.139        0.001

              Setup:-    0.031
      Required Time:=    0.108
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.294

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK      -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[2]/QN      -      CK->QN  F     DFF_X1          5  0.071   0.106    0.108  
  FE_OFC701_n_8156/ZN    -      A->ZN   R     INV_X2          3  0.024   0.026    0.134  
  g84992__190331/ZN      -      A1->ZN  F     NAND2_X2        3  0.014   0.019    0.152  
  FE_RC_1640_0/ZN        -      B1->ZN  R     OAI21_X2        1  0.011   0.024    0.176  
  g167766/ZN             -      A->ZN   F     INV_X1          1  0.015   0.009    0.185  
  g166795/ZN             -      A1->ZN  R     NAND2_X1        1  0.005   0.013    0.198  
  g164819/ZN             -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.213  
  g173094/ZN             -      A1->ZN  R     NAND3_X2        1  0.009   0.024    0.238  
  FE_RC_874_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.259  
  FE_RC_801_0/ZN         -      A1->ZN  R     NAND3_X4        2  0.012   0.021    0.280  
  g1574/ZN               -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.294  
  g172085/ZN             -      A1->ZN  R     NAND2_X4        2  0.007   0.022    0.316  
  g172178/ZN             -      A1->ZN  F     NAND2_X4        1  0.016   0.015    0.331  
  g172177/ZN             -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.346  
  g262/ZN                -      A1->ZN  F     NAND3_X1        1  0.010   0.024    0.370  
  g189072/ZN             -      B1->ZN  R     OAI21_X2        1  0.016   0.032    0.402  
  decoder_trigger_reg/D  -      D       R     DFF_X1          1  0.020   0.000    0.402  
#--------------------------------------------------------------------------------------
Path 50: VIOLATED (-0.293 ns) Setup Check with Pin reg_op2_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.112 (P)
            Arrival:=    0.150       -0.001

              Setup:-    0.031
      Required Time:=    0.119
       Launch Clock:=   -0.001
          Data Path:+    0.414
              Slack:=   -0.293

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.124    0.123  
  g192069/ZN               -      A1->ZN  R     AND2_X4        10  0.029   0.076    0.199  
  g182256/ZN               -      A2->ZN  F     NAND2_X2        3  0.043   0.037    0.236  
  g182259/ZN               -      A->ZN   R     INV_X8         29  0.020   0.054    0.290  
  g182277/ZN               -      A1->ZN  F     NAND2_X1        1  0.033   0.018    0.308  
  g164475/ZN               -      A2->ZN  R     NAND4_X1        1  0.012   0.026    0.334  
  g164032/ZN               -      A1->ZN  F     NOR2_X2         1  0.019   0.012    0.346  
  FE_RC_1060_0/ZN          -      A1->ZN  R     NAND3_X2        1  0.008   0.025    0.371  
  g163384/ZN               -      A1->ZN  F     NOR2_X4         1  0.020   0.014    0.385  
  FE_RC_177_0/ZN           -      C1->ZN  R     OAI211_X1       1  0.008   0.028    0.413  
  reg_op2_reg[21]/D        -      D       R     DFF_X1          1  0.020   0.000    0.413  
#----------------------------------------------------------------------------------------
Path 51: VIOLATED (-0.293 ns) Setup Check with Pin reg_next_pc_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.112 (P)
            Arrival:=    0.139       -0.002

              Setup:-    0.029
      Required Time:=    0.110
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.293

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN                -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN                -      A->ZN   F     INV_X4          5  0.020   0.022    0.114  
  FE_OCPC1577_FE_OFN8_n_7941/ZN       -      A->ZN   R     INV_X4          8  0.012   0.036    0.150  
  FE_RC_2667_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.025   0.021    0.170  
  FE_RC_2666_0/ZN                     -      A->ZN   R     OAI21_X4        3  0.012   0.027    0.197  
  FE_RC_2142_0/ZN                     -      A1->ZN  F     NAND2_X4        2  0.027   0.019    0.216  
  FE_RC_2166_0/ZN                     -      A1->ZN  R     NAND2_X4        3  0.011   0.021    0.237  
  g194017/ZN                          -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.252  
  FE_RC_695_0/ZN                      -      B1->ZN  R     OAI21_X4        2  0.008   0.030    0.282  
  FE_OCPC1590_n_35790/ZN              -      A->ZN   F     INV_X1          3  0.022   0.018    0.299  
  FE_RC_781_0/ZN                      -      B1->ZN  R     OAI21_X2        1  0.010   0.023    0.322  
  add_1564_33_Y_add_1555_32_g1042/ZN  -      A->ZN   F     INV_X1          2  0.015   0.012    0.334  
  FE_RC_2740_0/ZN                     -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.348  
  FE_RC_2741_0/ZN                     -      A->ZN   F     INV_X1          1  0.010   0.010    0.358  
  FE_RC_2119_0/ZN                     -      A1->ZN  R     NAND2_X2        1  0.005   0.013    0.371  
  FE_RC_2115_0/ZN                     -      A2->ZN  F     NAND3_X2        1  0.010   0.018    0.389  
  g164568/ZN                          -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.403  
  reg_next_pc_reg[11]/D               -      D       R     DFF_X1          1  0.010   0.000    0.403  
#---------------------------------------------------------------------------------------------------
Path 52: VIOLATED (-0.293 ns) Setup Check with Pin reg_op2_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.001

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=   -0.001
          Data Path:+    0.417
              Slack:=   -0.293

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/QN  -      CK->QN  F     DFF_X1          1  0.070   0.085    0.084  
  FE_OCPC36012_n_7917/Z    -      A->Z    F     BUF_X4          4  0.014   0.033    0.117  
  g192232/ZN               -      A2->ZN  R     NAND2_X4        2  0.008   0.025    0.142  
  g185135/ZN               -      A->ZN   F     INV_X8         10  0.016   0.023    0.165  
  g167238/ZN               -      A2->ZN  R     NAND2_X4        3  0.013   0.028    0.193  
  g167034/ZN               -      A->ZN   F     INV_X8         30  0.016   0.041    0.234  
  g165755/ZN               -      A1->ZN  R     NAND2_X1        1  0.032   0.030    0.264  
  FE_RC_3122_0/ZN          -      A2->ZN  F     NAND4_X2        1  0.016   0.032    0.295  
  g164013/ZN               -      A2->ZN  R     NOR2_X2         1  0.017   0.037    0.332  
  g184147/ZN               -      A1->ZN  F     NAND2_X2        1  0.020   0.020    0.352  
  g184146/ZN               -      A2->ZN  R     NOR2_X4         1  0.011   0.039    0.390  
  FE_RC_2561_0/ZN          -      C1->ZN  F     OAI211_X2       1  0.023   0.025    0.416  
  reg_op2_reg[12]/D        -      D       F     DFFR_X1         1  0.017   0.000    0.416  
#----------------------------------------------------------------------------------------
Path 53: VIOLATED (-0.293 ns) Setup Check with Pin reg_next_pc_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.111 (P)    0.112 (P)
            Arrival:=    0.147       -0.002

              Setup:-    0.027
      Required Time:=    0.120
       Launch Clock:=   -0.002
          Data Path:+    0.415
              Slack:=   -0.293

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1573_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          3  0.023   0.017    0.142  
  FE_RC_2673_0/ZN                -      A->ZN   R     INV_X2          1  0.010   0.013    0.156  
  FE_RC_2672_0/ZN                -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.170  
  FE_RC_663_0/ZN                 -      A1->ZN  R     NAND2_X4        3  0.009   0.020    0.190  
  g194024/ZN                     -      A2->ZN  F     NAND2_X4        1  0.013   0.014    0.204  
  FE_RC_933_0/ZN                 -      A1->ZN  R     NAND2_X4        2  0.009   0.015    0.220  
  g194025/ZN                     -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.233  
  g187698_dup/ZN                 -      A->ZN   R     INV_X4          1  0.007   0.012    0.245  
  FE_RC_668_0/ZN                 -      A1->ZN  F     NAND3_X4        1  0.007   0.017    0.262  
  g186926/ZN                     -      A1->ZN  R     NAND3_X4        3  0.010   0.020    0.283  
  g187765/ZN                     -      A1->ZN  F     NAND2_X4        3  0.015   0.019    0.302  
  g187886/ZN                     -      A2->ZN  R     NAND2_X4        3  0.010   0.022    0.324  
  FE_RC_2829_0/Z                 -      A->Z    R     BUF_X4          4  0.013   0.027    0.351  
  FE_RC_793_0/ZN                 -      B1->ZN  F     AOI21_X2        1  0.011   0.014    0.365  
  g187561/ZN                     -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.379  
  FE_RC_1601_0/ZN                -      A1->ZN  F     NAND3_X2        1  0.009   0.019    0.398  
  g164566/ZN                     -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.413  
  reg_next_pc_reg[9]/D           -      D       R     DFFS_X1         1  0.009   0.000    0.413  
#----------------------------------------------------------------------------------------------
Path 54: VIOLATED (-0.293 ns) Setup Check with Pin reg_next_pc_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.112 (P)
            Arrival:=    0.139       -0.002

              Setup:-    0.029
      Required Time:=    0.110
       Launch Clock:=   -0.002
          Data Path:+    0.404
              Slack:=   -0.293

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1573_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          3  0.023   0.017    0.142  
  FE_RC_2673_0/ZN                -      A->ZN   R     INV_X2          1  0.010   0.013    0.156  
  FE_RC_2672_0/ZN                -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.170  
  FE_RC_663_0/ZN                 -      A1->ZN  R     NAND2_X4        3  0.009   0.020    0.190  
  g194024/ZN                     -      A2->ZN  F     NAND2_X4        1  0.013   0.014    0.204  
  FE_RC_933_0/ZN                 -      A1->ZN  R     NAND2_X4        2  0.009   0.015    0.220  
  g194025/ZN                     -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.233  
  g187698_dup/ZN                 -      A->ZN   R     INV_X4          1  0.007   0.012    0.245  
  FE_RC_668_0/ZN                 -      A1->ZN  F     NAND3_X4        1  0.007   0.017    0.262  
  g186926/ZN                     -      A1->ZN  R     NAND3_X4        3  0.010   0.020    0.283  
  g187765/ZN                     -      A1->ZN  F     NAND2_X4        3  0.015   0.019    0.302  
  g187886/ZN                     -      A2->ZN  R     NAND2_X4        3  0.010   0.022    0.324  
  FE_RC_2829_0/Z                 -      A->Z    R     BUF_X4          4  0.013   0.027    0.351  
  fopt105/ZN                     -      A->ZN   F     INV_X1          1  0.011   0.008    0.359  
  g187892/ZN                     -      A1->ZN  R     NAND2_X1        1  0.004   0.012    0.371  
  FE_RC_2404_0/ZN                -      A1->ZN  F     NAND3_X1        1  0.009   0.017    0.389  
  g164567/ZN                     -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.403  
  reg_next_pc_reg[10]/D          -      D       R     DFF_X1          1  0.010   0.000    0.403  
#----------------------------------------------------------------------------------------------
Path 55: VIOLATED (-0.293 ns) Setup Check with Pin reg_op2_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.002

              Setup:-    0.027
      Required Time:=    0.125
       Launch Clock:=   -0.002
          Data Path:+    0.419
              Slack:=   -0.293

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[11]/QN  -      CK->QN  F     DFF_X1          1  0.070   0.091    0.090  
  FE_OCPC869_n_7924/ZN      -      A->ZN   R     INV_X4          6  0.017   0.032    0.121  
  FE_OCPC1032_n_7924/ZN     -      A->ZN   F     INV_X1          1  0.020   0.013    0.134  
  g189479/ZN                -      A1->ZN  F     AND3_X4         4  0.008   0.037    0.171  
  g167220/ZN                -      A1->ZN  R     NAND2_X4        3  0.011   0.027    0.198  
  g166997/ZN                -      A->ZN   F     INV_X8         30  0.019   0.043    0.241  
  g165496/ZN                -      A1->ZN  R     NAND2_X1        1  0.031   0.028    0.269  
  g164255/ZN                -      A1->ZN  F     NAND4_X2        1  0.015   0.026    0.296  
  g164003/ZN                -      A2->ZN  R     NOR2_X2         1  0.017   0.036    0.331  
  g163479/ZN                -      A1->ZN  F     NAND2_X2        1  0.019   0.020    0.352  
  g163371/ZN                -      A2->ZN  R     NOR2_X4         1  0.011   0.042    0.393  
  FE_RC_253_0/ZN            -      C1->ZN  F     OAI211_X2       1  0.025   0.024    0.417  
  reg_op2_reg[8]/D          -      D       F     DFF_X1          1  0.015   0.000    0.417  
#-----------------------------------------------------------------------------------------
Path 56: VIOLATED (-0.293 ns) Setup Check with Pin reg_next_pc_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.160 (P)    0.112 (P)
            Arrival:=    0.197       -0.002

              Setup:-    0.033
      Required Time:=    0.164
       Launch Clock:=   -0.002
          Data Path:+    0.458
              Slack:=   -0.293

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                 -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                     -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                     -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                  -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                     -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  FE_RC_49_0/ZN                  -      A->ZN   R     AOI21_X4        2  0.009   0.048    0.350  
  g194007/ZN                     -      A2->ZN  F     NAND2_X4        3  0.030   0.026    0.377  
  g194012/ZN                     -      A1->ZN  R     NAND2_X2        1  0.013   0.016    0.393  
  g187159/ZN                     -      A1->ZN  F     NAND2_X2        2  0.010   0.015    0.408  
  g187158/ZN                     -      A1->ZN  R     NAND2_X2        1  0.008   0.014    0.422  
  g193728/ZN                     -      A1->ZN  F     NAND2_X2        1  0.009   0.011    0.432  
  g172691/ZN                     -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.457  
  reg_next_pc_reg[17]/D          -      D       R     DFF_X1          1  0.018   0.000    0.457  
#----------------------------------------------------------------------------------------------
Path 57: VIOLATED (-0.293 ns) Setup Check with Pin reg_next_pc_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.161 (P)    0.112 (P)
            Arrival:=    0.197       -0.002

              Setup:-    0.038
      Required Time:=    0.159
       Launch Clock:=   -0.002
          Data Path:+    0.453
              Slack:=   -0.293

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                 -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                     -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                     -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                  -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                     -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  g187566/ZN                     -      A->ZN   R     AOI21_X4        2  0.009   0.049    0.351  
  g88_dup/ZN                     -      A2->ZN  F     NAND2_X4        7  0.030   0.034    0.385  
  g187565/ZN                     -      A1->ZN  R     NAND2_X1        2  0.020   0.024    0.409  
  g187605/ZN                     -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.424  
  g193677/ZN                     -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.438  
  FE_RC_689_0/ZN                 -      B1->ZN  F     OAI21_X1        1  0.010   0.013    0.451  
  reg_next_pc_reg[31]/D          -      D       F     DFFS_X1         1  0.013   0.000    0.451  
#----------------------------------------------------------------------------------------------
Path 58: VIOLATED (-0.292 ns) Setup Check with Pin reg_next_pc_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.158 (P)    0.112 (P)
            Arrival:=    0.195       -0.002

              Setup:-    0.036
      Required Time:=    0.159
       Launch Clock:=   -0.002
          Data Path:+    0.452
              Slack:=   -0.292

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                 -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                     -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                     -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                  -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                     -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  g187566/ZN                     -      A->ZN   R     AOI21_X4        2  0.009   0.049    0.351  
  g88_dup/ZN                     -      A2->ZN  F     NAND2_X4        7  0.030   0.035    0.386  
  g54/ZN                         -      A1->ZN  R     NAND2_X2        2  0.020   0.022    0.408  
  FE_RC_2092_0/ZN                -      A->ZN   F     INV_X2          1  0.012   0.008    0.416  
  FE_RC_2089_0/ZN                -      B1->ZN  R     OAI21_X2        1  0.004   0.021    0.437  
  FE_RC_2088_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.451  
  reg_next_pc_reg[29]/D          -      D       F     DFFS_X1         1  0.008   0.000    0.451  
#----------------------------------------------------------------------------------------------
Path 59: VIOLATED (-0.292 ns) Setup Check with Pin reg_op1_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.002

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.002
          Data Path:+    0.414
              Slack:=   -0.292

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      61  0.073       -    0.002  
  decoded_imm_j_reg[19]/QN  -      CK->QN  F     DFF_X1          4  0.073   0.103    0.105  
  FE_OCPC1592_n_7929/ZN     -      A->ZN   R     INV_X2          2  0.023   0.025    0.130  
  g183451/ZN                -      A2->ZN  F     NAND2_X4        6  0.013   0.023    0.153  
  g167549/ZN                -      A2->ZN  R     NOR2_X2         3  0.012   0.059    0.211  
  FE_OCPC2128_n_1044/Z      -      A->Z    R     BUF_X4         14  0.042   0.064    0.275  
  FE_RC_2937_0/ZN           -      A1->ZN  F     AOI22_X2        1  0.040   0.026    0.301  
  FE_RC_2870_0/ZN           -      A3->ZN  R     NAND3_X2        1  0.018   0.026    0.327  
  g163954/ZN                -      A2->ZN  F     NOR2_X1         1  0.013   0.011    0.337  
  g163461/ZN                -      A2->ZN  R     NAND2_X1        1  0.006   0.019    0.357  
  FE_RC_2779_0/ZN           -      A->ZN   F     INV_X2          1  0.013   0.012    0.369  
  FE_RC_2777_0/ZN           -      A2->ZN  R     NAND2_X4        1  0.007   0.020    0.389  
  FE_RC_2868_0/ZN           -      B1->ZN  F     AOI21_X2        1  0.012   0.014    0.403  
  g159793/ZN                -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.416  
  reg_op1_reg[21]/D         -      D       R     DFF_X1          1  0.009   0.000    0.416  
#-----------------------------------------------------------------------------------------
Path 60: VIOLATED (-0.292 ns) Setup Check with Pin reg_next_pc_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.184 (P)    0.112 (P)
            Arrival:=    0.220       -0.002

              Setup:-    0.033
      Required Time:=    0.188
       Launch Clock:=   -0.002
          Data Path:+    0.482
              Slack:=   -0.292

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                 -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                     -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                     -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                  -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                     -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  FE_RC_49_0/ZN                  -      A->ZN   R     AOI21_X4        2  0.009   0.048    0.350  
  g194007/ZN                     -      A2->ZN  F     NAND2_X4        3  0.030   0.027    0.377  
  FE_OCPC36056_n_35779/Z         -      A->Z    F     BUF_X4          2  0.013   0.027    0.404  
  FE_RC_775_0/ZN                 -      A1->ZN  R     NAND2_X2        1  0.005   0.012    0.416  
  FE_RC_774_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.009   0.014    0.431  
  g187183/ZN                     -      A1->ZN  R     NAND2_X2        1  0.008   0.014    0.444  
  g193681/ZN                     -      A1->ZN  F     NAND2_X2        1  0.009   0.011    0.455  
  g172665/ZN                     -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.480  
  reg_next_pc_reg[20]/D          -      D       R     DFF_X1          1  0.018   0.000    0.480  
#----------------------------------------------------------------------------------------------
Path 61: VIOLATED (-0.292 ns) Setup Check with Pin alu_out_q_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.114 (P)
            Arrival:=    0.152        0.001

              Setup:-    0.024
      Required Time:=    0.128
       Launch Clock:=    0.001
          Data Path:+    0.419
              Slack:=   -0.292

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[9]/CK    -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[9]/Q     -      CK->Q   F     DFF_X1          4  0.071   0.108    0.109  
  g85241__189254/ZN    -      A2->ZN  R     NAND2_X1        2  0.013   0.022    0.131  
  g85077/ZN            -      A->ZN   F     INV_X1          1  0.012   0.015    0.146  
  g172195/ZN           -      A->ZN   R     AOI21_X4        2  0.009   0.040    0.186  
  FE_RC_1632_0/ZN      -      B1->ZN  F     OAI21_X2        1  0.022   0.017    0.203  
  g84374__5703/ZN      -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.222  
  g84337__186506/ZN    -      A1->ZN  F     NAND2_X4        2  0.013   0.014    0.236  
  g173532/ZN           -      B1->ZN  R     AOI21_X4        2  0.008   0.033    0.269  
  FE_RC_2591_0/ZN      -      A2->ZN  F     NAND2_X4       13  0.028   0.039    0.308  
  g189124/ZN           -      A1->ZN  R     NAND3_X2        1  0.022   0.022    0.330  
  g172075/ZN           -      A1->ZN  F     NAND2_X2        4  0.012   0.017    0.347  
  g186719/ZN           -      A1->ZN  F     OR2_X2          1  0.011   0.041    0.388  
  g172439/ZN           -      A1->ZN  R     NAND3_X1        1  0.008   0.018    0.406  
  FE_RC_2990_0/ZN      -      A2->ZN  F     NAND2_X1        1  0.014   0.014    0.420  
  alu_out_q_reg[27]/D  -      D       F     DFF_X1          1  0.007   0.000    0.420  
#------------------------------------------------------------------------------------
Path 62: VIOLATED (-0.292 ns) Setup Check with Pin reg_op2_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.002

              Setup:-    0.027
      Required Time:=    0.124
       Launch Clock:=   -0.002
          Data Path:+    0.418
              Slack:=   -0.292

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[2]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.114    0.112  
  g180907/ZN               -      A->ZN   F     INV_X2          3  0.019   0.015    0.127  
  g192233/ZN               -      A1->ZN  F     AND2_X4         4  0.009   0.035    0.163  
  g175100/ZN               -      A1->ZN  R     NAND2_X4        3  0.011   0.023    0.186  
  g175099/ZN               -      A->ZN   F     INV_X8         29  0.016   0.048    0.234  
  g166735/ZN               -      A1->ZN  R     NAND2_X1        1  0.040   0.026    0.260  
  g164446/ZN               -      A3->ZN  F     NAND4_X1        1  0.015   0.037    0.297  
  FE_RC_1192_0/ZN          -      A2->ZN  R     NOR2_X2         1  0.021   0.039    0.336  
  FE_RC_1191_0/ZN          -      A1->ZN  F     NAND2_X2        1  0.021   0.020    0.356  
  g163377/ZN               -      A1->ZN  R     NOR2_X4         1  0.011   0.035    0.391  
  FE_RC_3028_0/ZN          -      C1->ZN  F     OAI211_X2       1  0.024   0.025    0.416  
  reg_op2_reg[15]/D        -      D       F     DFF_X1          1  0.015   0.000    0.416  
#----------------------------------------------------------------------------------------
Path 63: VIOLATED (-0.291 ns) Setup Check with Pin reg_next_pc_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.112 (P)
            Arrival:=    0.139       -0.002

              Setup:-    0.028
      Required Time:=    0.110
       Launch Clock:=   -0.002
          Data Path:+    0.403
              Slack:=   -0.291

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1573_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          3  0.023   0.017    0.142  
  FE_RC_2673_0/ZN                -      A->ZN   R     INV_X2          1  0.010   0.013    0.156  
  FE_RC_2672_0/ZN                -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.170  
  FE_RC_663_0/ZN                 -      A1->ZN  R     NAND2_X4        3  0.009   0.020    0.190  
  g194024/ZN                     -      A2->ZN  F     NAND2_X4        1  0.013   0.014    0.204  
  FE_RC_933_0/ZN                 -      A1->ZN  R     NAND2_X4        2  0.009   0.015    0.220  
  g194025/ZN                     -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.233  
  g187698_dup/ZN                 -      A->ZN   R     INV_X4          1  0.007   0.012    0.245  
  FE_RC_668_0/ZN                 -      A1->ZN  F     NAND3_X4        1  0.007   0.017    0.262  
  g186926/ZN                     -      A1->ZN  R     NAND3_X4        3  0.010   0.020    0.283  
  g187765/ZN                     -      A1->ZN  F     NAND2_X4        3  0.015   0.019    0.302  
  g51_0/ZN                       -      A2->ZN  R     NAND2_X4        4  0.010   0.021    0.323  
  g172120/ZN                     -      A1->ZN  F     NAND2_X2        2  0.012   0.015    0.339  
  g178718_dup/ZN                 -      A1->ZN  R     NAND2_X2        1  0.009   0.012    0.351  
  FE_RC_2195_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.362  
  FE_RC_2194_0/ZN                -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.376  
  FE_RC_855_0/ZN                 -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.389  
  g164569/ZN                     -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.402  
  reg_next_pc_reg[12]/D          -      D       R     DFF_X2          1  0.010   0.000    0.402  
#----------------------------------------------------------------------------------------------
Path 64: VIOLATED (-0.291 ns) Setup Check with Pin reg_op2_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.142       -0.001

              Setup:-    0.029
      Required Time:=    0.114
       Launch Clock:=   -0.001
          Data Path:+    0.406
              Slack:=   -0.291

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  g183482/ZN               -      A->ZN   R     INV_X4          7  0.017   0.038    0.129  
  FE_RC_1158_0/ZN          -      A2->ZN  F     NOR2_X4         1  0.025   0.013    0.142  
  FE_RC_1157_0/ZN          -      A1->ZN  R     NAND2_X4        2  0.008   0.019    0.161  
  g188513/ZN               -      A->ZN   F     INV_X4          3  0.014   0.016    0.177  
  g167554/ZN               -      A1->ZN  R     NAND2_X4        4  0.009   0.022    0.199  
  FE_OFC666_n_1037/ZN      -      A->ZN   F     INV_X4         11  0.017   0.025    0.223  
  g165715/ZN               -      A1->ZN  R     NAND2_X1        1  0.014   0.018    0.241  
  g164068/ZN               -      A3->ZN  F     NAND4_X1        1  0.010   0.038    0.279  
  FE_RC_1015_0/ZN          -      A1->ZN  R     NOR2_X2         1  0.022   0.034    0.313  
  FE_RC_1014_0/ZN          -      A1->ZN  F     NAND2_X2        1  0.020   0.018    0.331  
  g163370/ZN               -      A1->ZN  R     NOR2_X2         1  0.010   0.037    0.368  
  g174230/ZN               -      B1->ZN  F     OAI222_X1       1  0.027   0.037    0.405  
  reg_op2_reg[7]/D         -      D       F     DFF_X1          1  0.020   0.000    0.405  
#----------------------------------------------------------------------------------------
Path 65: VIOLATED (-0.291 ns) Setup Check with Pin alu_out_q_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.291

#-------------------------------------------------------------------------------------------------------
# Timing Point                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  reg_op2_reg[15]/CK                      -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op2_reg[15]/Q                       -      CK->Q   R     DFF_X1          2  0.071   0.115    0.116  
  FE_OCPC1680_FE_OFN34242_pcpi_rs2_15/ZN  -      A->ZN   F     INV_X2          3  0.020   0.021    0.137  
  g85244__4547/ZN                         -      A2->ZN  R     NAND2_X4        4  0.011   0.020    0.157  
  g84847__1309/ZN                         -      A1->ZN  R     AND2_X2         1  0.011   0.030    0.187  
  g172405/ZN                              -      A1->ZN  F     NAND3_X2        2  0.009   0.021    0.208  
  g172403/ZN                              -      A2->ZN  R     NOR2_X2         1  0.013   0.038    0.245  
  g172402/ZN                              -      A2->ZN  F     NAND2_X4        2  0.023   0.018    0.264  
  FE_RC_2591_0/ZN                         -      A1->ZN  R     NAND2_X4       13  0.009   0.038    0.302  
  g189124/ZN                              -      A1->ZN  F     NAND3_X2        1  0.030   0.024    0.326  
  g172075/ZN                              -      A1->ZN  R     NAND2_X2        4  0.014   0.022    0.348  
  FE_RC_2748_0/ZN                         -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.362  
  FE_RC_2747_0/ZN                         -      A->ZN   R     OAI21_X1        1  0.007   0.020    0.382  
  g163711/ZN                              -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.397  
  FE_RC_957_0/ZN                          -      A2->ZN  R     NAND2_X1        1  0.010   0.016    0.414  
  alu_out_q_reg[26]/D                     -      D       R     DFF_X1          1  0.009   0.000    0.414  
#-------------------------------------------------------------------------------------------------------
Path 66: VIOLATED (-0.291 ns) Setup Check with Pin alu_out_q_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.114 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.291

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[9]/CK    -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[9]/Q     -      CK->Q   F     DFF_X1          4  0.071   0.108    0.109  
  g85241__189254/ZN    -      A2->ZN  R     NAND2_X1        2  0.013   0.022    0.131  
  g85077/ZN            -      A->ZN   F     INV_X1          1  0.012   0.015    0.146  
  g172195/ZN           -      A->ZN   R     AOI21_X4        2  0.009   0.040    0.186  
  FE_RC_1632_0/ZN      -      B1->ZN  F     OAI21_X2        1  0.022   0.017    0.203  
  g84374__5703/ZN      -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.222  
  g84337__186506/ZN    -      A1->ZN  F     NAND2_X4        2  0.013   0.014    0.236  
  g173532/ZN           -      B1->ZN  R     AOI21_X4        2  0.008   0.033    0.269  
  FE_RC_2591_0/ZN      -      A2->ZN  F     NAND2_X4       13  0.028   0.039    0.308  
  FE_RC_2844_0/ZN      -      A1->ZN  R     NAND3_X2        1  0.022   0.020    0.327  
  g173109/ZN           -      A1->ZN  F     NAND2_X1        2  0.014   0.019    0.346  
  FE_RC_1129_0/ZN      -      A2->ZN  R     NAND2_X1        1  0.011   0.019    0.365  
  FE_RC_1128_0/ZN      -      A->ZN   F     OAI211_X1       1  0.010   0.029    0.394  
  g163383/ZN           -      A2->ZN  R     NAND2_X1        1  0.017   0.020    0.414  
  alu_out_q_reg[25]/D  -      D       R     DFF_X1          1  0.010   0.000    0.414  
#------------------------------------------------------------------------------------
Path 67: VIOLATED (-0.291 ns) Setup Check with Pin alu_out_q_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.291

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[8]/CK     -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[8]/QN     -      CK->QN  F     DFF_X1          1  0.071   0.091    0.092  
  FE_OCPC896_n_8162/ZN  -      A->ZN   R     INV_X4          7  0.017   0.028    0.120  
  g187203/ZN            -      A2->ZN  F     NAND2_X2        3  0.016   0.019    0.139  
  g84908/ZN             -      A->ZN   R     INV_X1          2  0.011   0.018    0.157  
  g84866__1857/ZN       -      A1->ZN  F     NAND2_X1        1  0.011   0.016    0.174  
  g14/ZN                -      A1->ZN  R     NAND2_X2        2  0.009   0.016    0.190  
  g187310/ZN            -      A1->ZN  F     NAND2_X1        1  0.010   0.016    0.206  
  g187354/ZN            -      A1->ZN  R     NAND2_X2        3  0.009   0.018    0.224  
  g187353/ZN            -      A1->ZN  F     NAND2_X2        2  0.012   0.019    0.243  
  g187356/ZN            -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.264  
  g176714_dup181715/ZN  -      A1->ZN  F     NOR2_X4         1  0.013   0.009    0.273  
  g189779/ZN            -      A2->ZN  R     NAND2_X4       10  0.005   0.032    0.305  
  fopt181713/ZN         -      A->ZN   F     INV_X1          2  0.025   0.014    0.319  
  g172929/ZN            -      B1->ZN  R     OAI21_X1        1  0.009   0.035    0.353  
  g84055__1857/ZN       -      B1->ZN  F     AOI21_X2        1  0.026   0.017    0.370  
  g84003__1474/ZN       -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.387  
  g83970__9906/ZN       -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.401  
  g83944__4296/ZN       -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.413  
  alu_out_q_reg[28]/D   -      D       R     DFF_X1          1  0.009   0.000    0.413  
#-------------------------------------------------------------------------------------
Path 68: VIOLATED (-0.291 ns) Setup Check with Pin alu_out_q_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.115 (P)
            Arrival:=    0.143        0.001

              Setup:-    0.026
      Required Time:=    0.117
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.291

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK    -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[2]/QN    -      CK->QN  F     DFF_X1          5  0.071   0.106    0.108  
  FE_OFC701_n_8156/ZN  -      A->ZN   R     INV_X2          3  0.024   0.026    0.134  
  g84992__190331/ZN    -      A1->ZN  F     NAND2_X2        3  0.014   0.019    0.152  
  FE_RC_1640_0/ZN      -      B1->ZN  R     OAI21_X2        1  0.011   0.024    0.176  
  g167766/ZN           -      A->ZN   F     INV_X1          1  0.015   0.009    0.185  
  g166795/ZN           -      A1->ZN  R     NAND2_X1        1  0.005   0.013    0.198  
  g164819/ZN           -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.213  
  g173094/ZN           -      A1->ZN  R     NAND3_X2        1  0.009   0.024    0.238  
  FE_RC_874_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.259  
  FE_RC_801_0/ZN       -      A1->ZN  R     NAND3_X4        2  0.012   0.021    0.280  
  g1574/ZN             -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.294  
  g172085/ZN           -      A1->ZN  R     NAND2_X4        2  0.007   0.022    0.316  
  g172178/ZN           -      A1->ZN  F     NAND2_X4        1  0.016   0.015    0.331  
  g172177/ZN           -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.346  
  g265/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.013    0.358  
  g189169_dup/ZN       -      A2->ZN  R     NOR2_X4         4  0.007   0.034    0.392  
  g159719/ZN           -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.408  
  alu_out_q_reg[0]/D   -      D       F     DFF_X1          1  0.013   0.000    0.408  
#------------------------------------------------------------------------------------
Path 69: VIOLATED (-0.290 ns) Setup Check with Pin reg_next_pc_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.161 (P)    0.112 (P)
            Arrival:=    0.197       -0.002

              Setup:-    0.032
      Required Time:=    0.165
       Launch Clock:=   -0.002
          Data Path:+    0.456
              Slack:=   -0.290

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                 -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                     -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                     -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                  -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                     -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  FE_RC_49_0/ZN                  -      A->ZN   R     AOI21_X4        2  0.009   0.048    0.350  
  g194007/ZN                     -      A2->ZN  F     NAND2_X4        3  0.030   0.027    0.377  
  g194006/ZN                     -      A1->ZN  R     NAND2_X2        1  0.013   0.016    0.393  
  g189691/ZN                     -      A1->ZN  F     NAND2_X2        2  0.009   0.014    0.407  
  g187721/ZN                     -      A1->ZN  R     NAND2_X2        1  0.008   0.012    0.419  
  g193727/ZN                     -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.431  
  g172696/ZN                     -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.455  
  reg_next_pc_reg[18]/D          -      D       R     DFF_X1          1  0.016   0.000    0.455  
#----------------------------------------------------------------------------------------------
Path 70: VIOLATED (-0.290 ns) Setup Check with Pin reg_op2_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.001

              Setup:-    0.031
      Required Time:=    0.120
       Launch Clock:=   -0.001
          Data Path:+    0.411
              Slack:=   -0.290

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.124    0.123  
  g192069/ZN               -      A1->ZN  R     AND2_X4        10  0.029   0.076    0.199  
  g182256/ZN               -      A2->ZN  F     NAND2_X2        3  0.043   0.037    0.236  
  g182259/ZN               -      A->ZN   R     INV_X8         29  0.020   0.054    0.290  
  g182260/ZN               -      A1->ZN  F     NAND2_X1        1  0.033   0.019    0.309  
  FE_RC_1240_0/ZN          -      A1->ZN  R     NAND4_X1        1  0.012   0.023    0.333  
  FE_RC_1284_0/ZN          -      A2->ZN  F     NOR2_X2         1  0.019   0.013    0.346  
  FE_RC_1283_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.008   0.023    0.369  
  g163359/ZN               -      A2->ZN  F     NOR2_X4         1  0.017   0.015    0.384  
  FE_RC_3118_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.008   0.026    0.410  
  reg_op2_reg[26]/D        -      D       R     DFF_X1          1  0.019   0.000    0.410  
#----------------------------------------------------------------------------------------
Path 71: VIOLATED (-0.290 ns) Setup Check with Pin alu_out_q_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.114 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.290

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[9]/CK    -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[9]/Q     -      CK->Q   F     DFF_X1          4  0.071   0.108    0.109  
  g85241__189254/ZN    -      A2->ZN  R     NAND2_X1        2  0.013   0.022    0.131  
  g85077/ZN            -      A->ZN   F     INV_X1          1  0.012   0.015    0.146  
  g172195/ZN           -      A->ZN   R     AOI21_X4        2  0.009   0.040    0.186  
  FE_RC_1632_0/ZN      -      B1->ZN  F     OAI21_X2        1  0.022   0.017    0.203  
  g84374__5703/ZN      -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.222  
  g84337__186506/ZN    -      A1->ZN  F     NAND2_X4        2  0.013   0.014    0.236  
  g173532/ZN           -      B1->ZN  R     AOI21_X4        2  0.008   0.033    0.269  
  FE_RC_2591_0/ZN      -      A2->ZN  F     NAND2_X4       13  0.028   0.036    0.305  
  g84101__1309/ZN      -      B1->ZN  R     AOI21_X2        2  0.022   0.033    0.338  
  g84029__8780/ZN      -      A1->ZN  F     NAND2_X1        1  0.023   0.017    0.355  
  FE_RC_2989_0/ZN      -      A->ZN   R     OAI211_X1       1  0.010   0.023    0.378  
  g83968__5019/ZN      -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.394  
  g83940__5019/ZN      -      A2->ZN  R     NAND2_X1        1  0.009   0.018    0.412  
  alu_out_q_reg[17]/D  -      D       R     DFF_X1          1  0.010   0.000    0.412  
#------------------------------------------------------------------------------------
Path 72: VIOLATED (-0.290 ns) Setup Check with Pin reg_next_pc_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.112 (P)
            Arrival:=    0.139       -0.002

              Setup:-    0.029
      Required Time:=    0.110
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.290

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1573_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          3  0.023   0.017    0.142  
  FE_RC_2673_0/ZN                -      A->ZN   R     INV_X2          1  0.010   0.013    0.156  
  FE_RC_2672_0/ZN                -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.170  
  FE_RC_663_0/ZN                 -      A1->ZN  R     NAND2_X4        3  0.009   0.020    0.190  
  g194024/ZN                     -      A2->ZN  F     NAND2_X4        1  0.013   0.014    0.204  
  FE_RC_933_0/ZN                 -      A1->ZN  R     NAND2_X4        2  0.009   0.015    0.220  
  g194025/ZN                     -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.233  
  g187698_dup/ZN                 -      A->ZN   R     INV_X4          1  0.007   0.012    0.245  
  FE_RC_668_0/ZN                 -      A1->ZN  F     NAND3_X4        1  0.007   0.017    0.262  
  g186926/ZN                     -      A1->ZN  R     NAND3_X4        3  0.010   0.020    0.283  
  g187765/ZN                     -      A1->ZN  F     NAND2_X4        3  0.015   0.019    0.302  
  g51_0/ZN                       -      A2->ZN  R     NAND2_X4        4  0.010   0.021    0.323  
  FE_RC_2826_0/Z                 -      A->Z    R     BUF_X4          3  0.012   0.024    0.348  
  g189336/ZN                     -      A1->ZN  F     NAND2_X4        2  0.009   0.011    0.359  
  FE_RC_2208_0/ZN                -      A1->ZN  R     NAND3_X2        1  0.007   0.013    0.372  
  FE_RC_742_0/ZN                 -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.386  
  FE_RC_2761_0/ZN                -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.400  
  reg_next_pc_reg[13]/D          -      D       R     DFF_X1          1  0.012   0.000    0.400  
#----------------------------------------------------------------------------------------------
Path 73: VIOLATED (-0.290 ns) Setup Check with Pin reg_next_pc_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.160 (P)    0.112 (P)
            Arrival:=    0.197       -0.002

              Setup:-    0.036
      Required Time:=    0.160
       Launch Clock:=   -0.002
          Data Path:+    0.452
              Slack:=   -0.290

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                 -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                     -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                     -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                  -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                     -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  g187566/ZN                     -      A->ZN   R     AOI21_X4        2  0.009   0.049    0.351  
  g88_dup/ZN                     -      A2->ZN  F     NAND2_X4        7  0.030   0.035    0.386  
  g172218/ZN                     -      A1->ZN  R     NAND2_X2        2  0.020   0.023    0.408  
  FE_RC_2099_0/ZN                -      A->ZN   F     INV_X2          1  0.012   0.008    0.416  
  FE_RC_3031_0/ZN                -      B1->ZN  R     OAI21_X2        1  0.004   0.021    0.437  
  FE_RC_2095_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.015   0.013    0.450  
  reg_next_pc_reg[28]/D          -      D       F     DFF_X1          1  0.007   0.000    0.450  
#----------------------------------------------------------------------------------------------
Path 74: VIOLATED (-0.290 ns) Setup Check with Pin alu_out_q_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[17]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.029
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.290

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_op2_reg[17]/CK        -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op2_reg[17]/Q         -      CK->Q   R     DFF_X1          3  0.071   0.118    0.119  
  FE_OFC523_pcpi_rs2_17/ZN  -      A->ZN   F     INV_X1          2  0.023   0.021    0.140  
  g85252__192214/ZN         -      A2->ZN  F     AND2_X2         3  0.012   0.035    0.175  
  g192218/ZN                -      B1->ZN  R     OAI21_X2        3  0.008   0.037    0.212  
  FE_RC_1342_0/ZN           -      A2->ZN  F     NAND2_X2        1  0.028   0.022    0.234  
  FE_RC_1341_0/ZN           -      A1->ZN  R     NAND2_X4        4  0.011   0.019    0.252  
  g178931/ZN                -      A1->ZN  F     NAND2_X2        1  0.012   0.016    0.269  
  g34/ZN                    -      A1->ZN  R     NAND2_X4        6  0.009   0.021    0.290  
  g178928/ZN                -      A->ZN   F     INV_X1          1  0.014   0.009    0.298  
  FE_RC_925_0/ZN            -      C1->ZN  R     OAI211_X1       1  0.005   0.028    0.326  
  g188008/ZN                -      A->ZN   F     INV_X1          2  0.021   0.014    0.340  
  g190043/ZN                -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.354  
  g190042/ZN                -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.367  
  g186800/ZN                -      A1->ZN  R     NAND3_X1        1  0.010   0.017    0.384  
  g186208/ZN                -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.397  
  g83935__1840/ZN           -      A1->ZN  R     NAND2_X1        1  0.007   0.015    0.412  
  alu_out_q_reg[31]/D       -      D       R     DFF_X1          1  0.010   0.000    0.412  
#-----------------------------------------------------------------------------------------
Path 75: VIOLATED (-0.290 ns) Setup Check with Pin reg_op2_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.112 (P)
            Arrival:=    0.151       -0.001

              Setup:-    0.031
      Required Time:=    0.120
       Launch Clock:=   -0.001
          Data Path:+    0.411
              Slack:=   -0.290

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.124    0.123  
  g192069/ZN               -      A1->ZN  R     AND2_X4        10  0.029   0.076    0.199  
  g182256/ZN               -      A2->ZN  F     NAND2_X2        3  0.043   0.037    0.236  
  g182259/ZN               -      A->ZN   R     INV_X8         29  0.020   0.053    0.290  
  g182274/ZN               -      A1->ZN  F     NAND2_X1        1  0.033   0.018    0.308  
  g164528/ZN               -      A2->ZN  R     NAND4_X1        1  0.012   0.022    0.330  
  g164048/ZN               -      A1->ZN  F     NOR2_X1         1  0.015   0.013    0.343  
  FE_RC_1132_0/ZN          -      A2->ZN  R     NAND2_X2        1  0.008   0.025    0.367  
  g163365/ZN               -      A1->ZN  F     NOR2_X4         1  0.016   0.015    0.383  
  FE_RC_910_0/ZN           -      C1->ZN  R     OAI211_X1       1  0.009   0.027    0.410  
  reg_op2_reg[31]/D        -      D       R     DFF_X1          1  0.019   0.000    0.410  
#----------------------------------------------------------------------------------------
Path 76: VIOLATED (-0.290 ns) Setup Check with Pin reg_op2_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.001

              Setup:-    0.027
      Required Time:=    0.124
       Launch Clock:=   -0.001
          Data Path:+    0.415
              Slack:=   -0.290

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/QN  -      CK->QN  F     DFF_X1          1  0.070   0.085    0.084  
  FE_OCPC36012_n_7917/Z    -      A->Z    F     BUF_X4          4  0.014   0.033    0.117  
  g192232/ZN               -      A2->ZN  R     NAND2_X4        2  0.008   0.025    0.142  
  g185135/ZN               -      A->ZN   F     INV_X8         10  0.016   0.023    0.165  
  g167238/ZN               -      A2->ZN  R     NAND2_X4        3  0.013   0.028    0.193  
  g167034/ZN               -      A->ZN   F     INV_X8         30  0.016   0.040    0.233  
  g166300/ZN               -      A1->ZN  R     NAND2_X1        1  0.032   0.029    0.262  
  g164417/ZN               -      A2->ZN  F     NAND4_X2        1  0.016   0.032    0.294  
  g164011/ZN               -      A2->ZN  R     NOR2_X2         1  0.018   0.036    0.330  
  g163482/ZN               -      A1->ZN  F     NAND2_X2        1  0.019   0.020    0.350  
  g163366/ZN               -      A2->ZN  R     NOR2_X4         1  0.011   0.039    0.389  
  FE_RC_894_0/ZN           -      C1->ZN  F     OAI211_X2       1  0.024   0.024    0.414  
  reg_op2_reg[11]/D        -      D       F     DFF_X1          1  0.016   0.000    0.414  
#----------------------------------------------------------------------------------------
Path 77: VIOLATED (-0.289 ns) Setup Check with Pin reg_op2_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.112 (P)
            Arrival:=    0.150       -0.001

              Setup:-    0.031
      Required Time:=    0.120
       Launch Clock:=   -0.001
          Data Path:+    0.409
              Slack:=   -0.289

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.124    0.123  
  g192069/ZN               -      A1->ZN  R     AND2_X4        10  0.029   0.077    0.200  
  g188516/ZN               -      A2->ZN  F     NAND2_X4        3  0.043   0.027    0.227  
  FE_OCPC964_n_30028/ZN    -      A->ZN   R     INV_X4         16  0.014   0.051    0.277  
  g166598/ZN               -      A1->ZN  F     NAND2_X1        1  0.038   0.023    0.300  
  FE_RC_969_0/ZN           -      A2->ZN  R     NAND4_X1        1  0.015   0.026    0.326  
  g164051/ZN               -      A2->ZN  F     NOR2_X1         1  0.017   0.016    0.342  
  g163610/ZN               -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.365  
  g163381/ZN               -      A1->ZN  F     NOR2_X2         1  0.017   0.015    0.381  
  FE_RC_1646_0/ZN          -      C1->ZN  R     OAI211_X1       1  0.008   0.028    0.408  
  reg_op2_reg[20]/D        -      D       R     DFF_X1          1  0.020   0.000    0.408  
#----------------------------------------------------------------------------------------
Path 78: VIOLATED (-0.289 ns) Setup Check with Pin reg_op2_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.112 (P)
            Arrival:=    0.150       -0.001

              Setup:-    0.031
      Required Time:=    0.119
       Launch Clock:=   -0.001
          Data Path:+    0.409
              Slack:=   -0.289

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.124    0.123  
  g192069/ZN               -      A1->ZN  R     AND2_X4        10  0.029   0.076    0.199  
  g182256/ZN               -      A2->ZN  F     NAND2_X2        3  0.043   0.037    0.236  
  g182259/ZN               -      A->ZN   R     INV_X8         29  0.020   0.053    0.290  
  g182282/ZN               -      A1->ZN  F     NAND2_X1        1  0.033   0.019    0.308  
  g164488/ZN               -      A2->ZN  R     NAND4_X1        1  0.012   0.026    0.334  
  g164033/ZN               -      A1->ZN  F     NOR2_X2         1  0.019   0.013    0.348  
  g163481/ZN               -      A2->ZN  R     NAND2_X4        1  0.009   0.019    0.367  
  g163379/ZN               -      A1->ZN  F     NOR2_X4         1  0.011   0.013    0.380  
  FE_RC_936_0/ZN           -      C1->ZN  R     OAI211_X1       1  0.009   0.028    0.408  
  reg_op2_reg[23]/D        -      D       R     DFF_X1          1  0.020   0.000    0.408  
#----------------------------------------------------------------------------------------
Path 79: VIOLATED (-0.289 ns) Setup Check with Pin alu_out_q_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[17]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.113 (P)
            Arrival:=    0.151       -0.001

              Setup:-    0.029
      Required Time:=    0.123
       Launch Clock:=   -0.001
          Data Path:+    0.412
              Slack:=   -0.289

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[17]/CK     -      CK      R     (arrival)      61  0.073       -   -0.001  
  reg_op1_reg[17]/QN     -      CK->QN  F     DFF_X1          3  0.073   0.091    0.091  
  FE_OCPC1628_n_8171/Z   -      A->Z    F     BUF_X2          1  0.017   0.032    0.123  
  g186655/ZN             -      A1->ZN  F     AND2_X4         3  0.007   0.027    0.149  
  FE_OCPC1397_n_27813/Z  -      A->Z    F     BUF_X2          1  0.006   0.027    0.176  
  g186659/ZN             -      B1->ZN  R     OAI21_X4        3  0.007   0.029    0.205  
  g172543/ZN             -      B1->ZN  F     AOI21_X2        3  0.021   0.022    0.228  
  FE_RC_1645_0/ZN        -      B1->ZN  R     OAI21_X2        2  0.013   0.047    0.275  
  g173855/ZN             -      A->ZN   F     INV_X4          3  0.035   0.014    0.289  
  g172928_dup/ZN         -      B1->ZN  R     OAI21_X4        2  0.011   0.024    0.313  
  g172927/ZN             -      B1->ZN  F     AOI21_X1        1  0.015   0.019    0.333  
  g84098__4547/ZN        -      A1->ZN  R     NAND2_X2        2  0.013   0.018    0.351  
  g84074/ZN              -      A->ZN   F     INV_X1          1  0.011   0.010    0.361  
  g84000__193126/ZN      -      B1->ZN  R     AOI21_X2        1  0.005   0.020    0.381  
  g83984__7118/ZN        -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.396  
  FE_RC_760_0/ZN         -      A1->ZN  R     NAND3_X1        1  0.009   0.015    0.411  
  alu_out_q_reg[30]/D    -      D       R     DFF_X1          1  0.011   0.000    0.411  
#--------------------------------------------------------------------------------------
Path 80: VIOLATED (-0.288 ns) Setup Check with Pin reg_op2_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.002

              Setup:-    0.027
      Required Time:=    0.124
       Launch Clock:=   -0.002
          Data Path:+    0.414
              Slack:=   -0.288

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[2]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.114    0.112  
  g180907/ZN               -      A->ZN   F     INV_X2          3  0.019   0.015    0.127  
  g192233/ZN               -      A1->ZN  F     AND2_X4         4  0.009   0.035    0.163  
  g175100/ZN               -      A1->ZN  R     NAND2_X4        3  0.011   0.023    0.186  
  g175099/ZN               -      A->ZN   F     INV_X8         29  0.016   0.045    0.230  
  g166443/ZN               -      A1->ZN  R     NAND2_X1        1  0.040   0.032    0.262  
  FE_RC_1183_0/ZN          -      A1->ZN  F     NAND4_X2        1  0.018   0.028    0.290  
  g164018/ZN               -      A2->ZN  R     NOR2_X2         1  0.017   0.038    0.328  
  g163484/ZN               -      A2->ZN  F     NAND2_X2        1  0.021   0.020    0.348  
  g163374/ZN               -      A2->ZN  R     NOR2_X4         1  0.010   0.039    0.387  
  FE_RC_947_0/ZN           -      C1->ZN  F     OAI211_X2       1  0.024   0.025    0.412  
  reg_op2_reg[14]/D        -      D       F     DFF_X1          1  0.016   0.000    0.412  
#----------------------------------------------------------------------------------------
Path 81: VIOLATED (-0.288 ns) Setup Check with Pin reg_next_pc_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.160 (P)    0.112 (P)
            Arrival:=    0.196       -0.002

              Setup:-    0.031
      Required Time:=    0.165
       Launch Clock:=   -0.002
          Data Path:+    0.455
              Slack:=   -0.288

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                 -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                     -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                     -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                  -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                     -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  FE_RC_49_0/ZN                  -      A->ZN   R     AOI21_X4        2  0.009   0.048    0.350  
  g194007/ZN                     -      A2->ZN  F     NAND2_X4        3  0.030   0.027    0.377  
  FE_OCPC36056_n_35779/Z         -      A->Z    F     BUF_X4          2  0.013   0.027    0.404  
  g194010/ZN                     -      A1->ZN  R     NAND2_X1        1  0.005   0.014    0.418  
  FE_RC_745_0/ZN                 -      A1->ZN  F     NAND3_X1        1  0.010   0.018    0.436  
  g126/ZN                        -      A2->ZN  R     NAND3_X1        1  0.011   0.018    0.453  
  reg_next_pc_reg[24]/D          -      D       R     DFF_X1          1  0.011   0.000    0.453  
#----------------------------------------------------------------------------------------------
Path 82: VIOLATED (-0.288 ns) Setup Check with Pin reg_out_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.115 (P)
            Arrival:=    0.142        0.001

              Setup:-    0.029
      Required Time:=    0.113
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.288

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[8]/CK         -      CK      R     (arrival)      62  0.071       -    0.001  
  decoded_imm_reg[8]/Q          -      CK->Q   R     DFF_X1          3  0.071   0.113    0.114  
  FE_OCPC36078_decoded_imm_8/Z  -      A->Z    R     BUF_X2          3  0.018   0.029    0.143  
  add_1801_23_g1235/ZN          -      A2->ZN  R     AND2_X1         2  0.011   0.037    0.180  
  add_1801_23_g1150/ZN          -      A2->ZN  F     NAND2_X1        1  0.013   0.018    0.198  
  add_1801_23_g1136/ZN          -      A1->ZN  R     NAND2_X2        3  0.010   0.020    0.219  
  add_1801_23_g1084/ZN          -      A1->ZN  F     NAND2_X2        1  0.014   0.017    0.236  
  add_1801_23_g1077/ZN          -      A1->ZN  R     NAND2_X4        5  0.009   0.028    0.264  
  add_1801_23_g1067/ZN          -      A->ZN   F     INV_X2          1  0.021   0.007    0.271  
  add_1801_23_g1033/ZN          -      B1->ZN  R     OAI21_X1        1  0.006   0.026    0.297  
  add_1801_23_g1028/ZN          -      A->ZN   F     INV_X1          1  0.019   0.009    0.306  
  add_1801_23_g1002/ZN          -      A1->ZN  R     NAND2_X1        1  0.006   0.019    0.326  
  add_1801_23_g977/ZN           -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.367  
  FE_RC_1161_0/ZN               -      A2->ZN  F     NAND2_X2        1  0.024   0.018    0.385  
  FE_RC_1160_0/ZN               -      A1->ZN  R     NAND3_X1        1  0.010   0.016    0.401  
  reg_out_reg[13]/D             -      D       R     DFF_X1          1  0.012   0.000    0.401  
#---------------------------------------------------------------------------------------------
Path 83: VIOLATED (-0.288 ns) Setup Check with Pin reg_op2_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.001

              Setup:-    0.031
      Required Time:=    0.121
       Launch Clock:=   -0.001
          Data Path:+    0.409
              Slack:=   -0.288

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.124    0.123  
  g192069/ZN               -      A1->ZN  R     AND2_X4        10  0.029   0.076    0.199  
  g182256/ZN               -      A2->ZN  F     NAND2_X2        3  0.043   0.037    0.236  
  g182259/ZN               -      A->ZN   R     INV_X8         29  0.020   0.054    0.290  
  g182276/ZN               -      A1->ZN  F     NAND2_X1        1  0.033   0.019    0.309  
  g164462/ZN               -      A2->ZN  R     NAND4_X1        1  0.012   0.026    0.335  
  g164053/ZN               -      A1->ZN  F     NOR2_X2         1  0.018   0.014    0.349  
  FE_RC_1144_0/ZN          -      A2->ZN  R     NAND2_X4        1  0.008   0.020    0.368  
  g163380/ZN               -      A1->ZN  F     NOR2_X2         1  0.011   0.013    0.382  
  FE_RC_227_0/ZN           -      C1->ZN  R     OAI211_X1       1  0.008   0.026    0.408  
  reg_op2_reg[18]/D        -      D       R     DFF_X1          1  0.019   0.000    0.408  
#----------------------------------------------------------------------------------------
Path 84: VIOLATED (-0.288 ns) Setup Check with Pin reg_op2_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.112 (P)
            Arrival:=    0.149       -0.001

              Setup:-    0.031
      Required Time:=    0.118
       Launch Clock:=   -0.001
          Data Path:+    0.407
              Slack:=   -0.288

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.124    0.123  
  g192069/ZN               -      A1->ZN  R     AND2_X4        10  0.029   0.076    0.199  
  g182256/ZN               -      A2->ZN  F     NAND2_X2        3  0.043   0.037    0.236  
  g182259/ZN               -      A->ZN   R     INV_X8         29  0.020   0.051    0.288  
  g182262/ZN               -      A1->ZN  F     NAND2_X1        1  0.033   0.018    0.306  
  g164511/ZN               -      A2->ZN  R     NAND4_X1        1  0.012   0.026    0.331  
  g163905/ZN               -      A1->ZN  F     NOR2_X2         1  0.019   0.014    0.345  
  g163407/ZN               -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.367  
  g163376/ZN               -      A1->ZN  F     NOR2_X4         1  0.014   0.011    0.378  
  FE_RC_3141_0/ZN          -      C1->ZN  R     OAI211_X1       1  0.006   0.028    0.406  
  reg_op2_reg[28]/D        -      D       R     DFF_X1          1  0.021   0.000    0.406  
#----------------------------------------------------------------------------------------
Path 85: VIOLATED (-0.287 ns) Setup Check with Pin reg_op2_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.001

              Setup:-    0.031
      Required Time:=    0.121
       Launch Clock:=   -0.001
          Data Path:+    0.409
              Slack:=   -0.287

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  g183482/ZN               -      A->ZN   R     INV_X4          7  0.017   0.038    0.129  
  g189481/ZN               -      A2->ZN  R     AND3_X4         4  0.025   0.062    0.190  
  g190550/ZN               -      A1->ZN  F     NAND2_X4        2  0.023   0.021    0.211  
  FE_OCPC1021_n_32240/ZN   -      A->ZN   R     INV_X8         31  0.012   0.062    0.273  
  FE_OCPC1023_n_32240/ZN   -      A->ZN   F     INV_X1          1  0.045   0.010    0.283  
  g175103/ZN               -      B1->ZN  R     OAI22_X1        1  0.011   0.039    0.322  
  g164481/ZN               -      A2->ZN  F     NOR2_X1         1  0.031   0.015    0.337  
  g163614/ZN               -      A3->ZN  R     NAND4_X1        1  0.010   0.027    0.364  
  g163385/ZN               -      A2->ZN  F     NOR2_X2         1  0.018   0.017    0.381  
  FE_RC_3074_0/ZN          -      C1->ZN  R     OAI211_X1       1  0.009   0.027    0.408  
  reg_op2_reg[22]/D        -      D       R     DFF_X1          1  0.019   0.000    0.408  
#----------------------------------------------------------------------------------------
Path 86: VIOLATED (-0.287 ns) Setup Check with Pin alu_out_q_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.287

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[9]/CK    -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[9]/Q     -      CK->Q   F     DFF_X1          4  0.071   0.108    0.109  
  g85241__189254/ZN    -      A2->ZN  R     NAND2_X1        2  0.013   0.022    0.131  
  g85077/ZN            -      A->ZN   F     INV_X1          1  0.012   0.015    0.146  
  g172195/ZN           -      A->ZN   R     AOI21_X4        2  0.009   0.040    0.186  
  FE_RC_1632_0/ZN      -      B1->ZN  F     OAI21_X2        1  0.022   0.017    0.203  
  g84374__5703/ZN      -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.222  
  g84337__186506/ZN    -      A1->ZN  F     NAND2_X4        2  0.013   0.014    0.236  
  g173532/ZN           -      B1->ZN  R     AOI21_X4        2  0.008   0.033    0.269  
  FE_RC_2588_0/ZN      -      A2->ZN  F     NAND2_X2        1  0.028   0.022    0.291  
  FE_RC_2587_0/ZN      -      A1->ZN  R     NOR2_X4         1  0.011   0.022    0.313  
  g189582/ZN           -      A1->ZN  F     NAND2_X1        1  0.013   0.017    0.331  
  g189581/ZN           -      A1->ZN  R     NAND3_X2        2  0.009   0.018    0.348  
  FE_RC_128_0/ZN       -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.362  
  FE_RC_127_0/ZN       -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.381  
  g163244/ZN           -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.396  
  g161526/ZN           -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.410  
  alu_out_q_reg[29]/D  -      D       R     DFF_X1          1  0.009   0.000    0.410  
#------------------------------------------------------------------------------------
Path 87: VIOLATED (-0.287 ns) Setup Check with Pin reg_op1_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.002

              Setup:-    0.024
      Required Time:=    0.127
       Launch Clock:=    0.002
          Data Path:+    0.412
              Slack:=   -0.287

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      61  0.073       -    0.002  
  decoded_imm_j_reg[19]/QN  -      CK->QN  R     DFF_X1          4  0.073   0.110    0.112  
  FE_OCPC1592_n_7929/ZN     -      A->ZN   F     INV_X2          2  0.034   0.015    0.127  
  g183451/ZN                -      A2->ZN  R     NAND2_X4        6  0.011   0.028    0.155  
  g180331/ZN                -      A1->ZN  F     NOR2_X2         2  0.018   0.016    0.171  
  g167233/ZN                -      A1->ZN  R     NAND2_X2        2  0.010   0.028    0.199  
  g167022/ZN                -      A->ZN   F     INV_X8         30  0.021   0.031    0.230  
  g165849/ZN                -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.249  
  FE_RC_3164_0/ZN           -      A1->ZN  F     NAND3_X1        1  0.010   0.026    0.276  
  FE_RC_3161_0/ZN           -      A3->ZN  R     NOR3_X2         1  0.018   0.057    0.333  
  FE_RC_3146_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.031   0.033    0.366  
  FE_RC_3062_0/ZN           -      B1->ZN  R     AOI21_X4        1  0.018   0.033    0.399  
  FE_RC_2949_0/ZN           -      A1->ZN  F     NAND2_X2        1  0.023   0.015    0.414  
  reg_op1_reg[2]/D          -      D       F     DFF_X1          1  0.009   0.000    0.414  
#-----------------------------------------------------------------------------------------
Path 88: VIOLATED (-0.286 ns) Setup Check with Pin alu_out_q_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.286

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[13]/CK     -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op2_reg[13]/QN     -      CK->QN  F     DFF_X1          1  0.071   0.085    0.086  
  FE_OCPC943_n_8422/Z    -      A->Z    F     BUF_X4          7  0.014   0.037    0.123  
  FE_OCPC945_n_8422/ZN   -      A->ZN   R     INV_X4          1  0.012   0.014    0.137  
  g177390/ZN             -      A1->ZN  F     NAND2_X4        7  0.007   0.017    0.154  
  g185767_dup/ZN         -      A1->ZN  R     NAND3_X1        1  0.010   0.017    0.171  
  g142/ZN                -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.193  
  g187210/ZN             -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.213  
  g187209/ZN             -      A1->ZN  F     NAND2_X4        2  0.012   0.014    0.226  
  FE_OCPC1407_n_28546/Z  -      A->Z    F     BUF_X4          1  0.007   0.024    0.250  
  g176714_dup181715/ZN   -      A2->ZN  R     NOR2_X4         1  0.005   0.026    0.276  
  g189779/ZN             -      A2->ZN  F     NAND2_X4       10  0.015   0.030    0.306  
  g84177__181723/ZN      -      B1->ZN  R     AOI21_X2        1  0.017   0.027    0.333  
  g84072__5953/ZN        -      A->ZN   R     XNOR2_X1        1  0.019   0.042    0.375  
  g83991__2250/ZN        -      A1->ZN  F     NAND2_X1        1  0.020   0.015    0.390  
  g83950__1309/ZN        -      A2->ZN  R     NAND3_X1        1  0.009   0.018    0.409  
  alu_out_q_reg[18]/D    -      D       R     DFF_X1          1  0.012   0.000    0.409  
#--------------------------------------------------------------------------------------
Path 89: VIOLATED (-0.286 ns) Setup Check with Pin alu_out_q_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.114 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.024
      Required Time:=    0.127
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.286

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[9]/CK    -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[9]/Q     -      CK->Q   F     DFF_X1          4  0.071   0.108    0.109  
  g85241__189254/ZN    -      A2->ZN  R     NAND2_X1        2  0.013   0.022    0.131  
  g85077/ZN            -      A->ZN   F     INV_X1          1  0.012   0.015    0.146  
  g172195/ZN           -      A->ZN   R     AOI21_X4        2  0.009   0.040    0.186  
  FE_RC_1632_0/ZN      -      B1->ZN  F     OAI21_X2        1  0.022   0.017    0.203  
  g84374__5703/ZN      -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.222  
  g84337__186506/ZN    -      A1->ZN  F     NAND2_X4        2  0.013   0.014    0.236  
  g173532/ZN           -      B1->ZN  R     AOI21_X4        2  0.008   0.033    0.269  
  FE_RC_2591_0/ZN      -      A2->ZN  F     NAND2_X4       13  0.028   0.039    0.308  
  g84138__178807/ZN    -      A1->ZN  R     NAND2_X1        2  0.022   0.026    0.334  
  g84099__178806/ZN    -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.348  
  g84043__178805/ZN    -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.362  
  g83962__2250/ZN      -      B1->ZN  F     AOI21_X1        1  0.011   0.014    0.376  
  g83947__4547/ZN      -      A1->ZN  R     NOR2_X1         1  0.008   0.023    0.400  
  g83941__1857/ZN      -      A1->ZN  F     NAND2_X1        1  0.016   0.014    0.413  
  alu_out_q_reg[22]/D  -      D       F     DFF_X1          1  0.008   0.000    0.413  
#------------------------------------------------------------------------------------
Path 90: VIOLATED (-0.286 ns) Setup Check with Pin reg_op2_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.112 (P)
            Arrival:=    0.151       -0.002

              Setup:-    0.026
      Required Time:=    0.124
       Launch Clock:=   -0.002
          Data Path:+    0.412
              Slack:=   -0.286

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[2]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.114    0.112  
  g180907/ZN               -      A->ZN   F     INV_X2          3  0.019   0.015    0.127  
  g192233/ZN               -      A1->ZN  F     AND2_X4         4  0.009   0.035    0.163  
  g175100/ZN               -      A1->ZN  R     NAND2_X4        3  0.011   0.023    0.186  
  g175099/ZN               -      A->ZN   F     INV_X8         29  0.016   0.044    0.230  
  g166399/ZN               -      A1->ZN  R     NAND2_X1        1  0.040   0.026    0.256  
  g164539/ZN               -      A3->ZN  F     NAND4_X1        1  0.015   0.037    0.293  
  g164029/ZN               -      A2->ZN  R     NOR2_X1         1  0.021   0.041    0.334  
  g163428/ZN               -      A1->ZN  F     NAND2_X2        1  0.023   0.020    0.354  
  g163347/ZN               -      A1->ZN  R     NOR2_X4         1  0.011   0.035    0.389  
  FE_RC_203_0/ZN           -      C1->ZN  F     OAI211_X2       1  0.025   0.021    0.410  
  reg_op2_reg[19]/D        -      D       F     DFF_X1          1  0.014   0.000    0.410  
#----------------------------------------------------------------------------------------
Path 91: VIOLATED (-0.286 ns) Setup Check with Pin alu_out_q_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.031
      Required Time:=    0.120
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.286

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[13]/CK     -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op2_reg[13]/QN     -      CK->QN  F     DFF_X1          1  0.071   0.085    0.086  
  FE_OCPC943_n_8422/Z    -      A->Z    F     BUF_X4          7  0.014   0.037    0.123  
  FE_OCPC945_n_8422/ZN   -      A->ZN   R     INV_X4          1  0.012   0.014    0.137  
  g177390/ZN             -      A1->ZN  F     NAND2_X4        7  0.007   0.017    0.154  
  g185767_dup/ZN         -      A1->ZN  R     NAND3_X1        1  0.010   0.017    0.171  
  g142/ZN                -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.193  
  g187210/ZN             -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.213  
  g187209/ZN             -      A1->ZN  F     NAND2_X4        2  0.012   0.014    0.226  
  FE_OCPC1407_n_28546/Z  -      A->Z    F     BUF_X4          1  0.007   0.024    0.250  
  g176714_dup181715/ZN   -      A2->ZN  R     NOR2_X4         1  0.005   0.026    0.276  
  g189779/ZN             -      A2->ZN  F     NAND2_X4       10  0.015   0.030    0.306  
  g189778/ZN             -      A1->ZN  R     NAND3_X1        1  0.017   0.020    0.326  
  g84135__2900/ZN        -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.341  
  g84012__7118/ZN        -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.379  
  g83942__188368/ZN      -      C1->ZN  R     OAI211_X1       1  0.010   0.028    0.406  
  alu_out_q_reg[23]/D    -      D       R     DFF_X1          1  0.019   0.000    0.406  
#--------------------------------------------------------------------------------------
Path 92: VIOLATED (-0.286 ns) Setup Check with Pin reg_sh_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) reg_sh_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.111 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.024
      Required Time:=    0.123
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.286

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[11]/QN  -      CK->QN  F     DFF_X1          1  0.070   0.091    0.090  
  FE_OCPC869_n_7924/ZN      -      A->ZN   R     INV_X4          6  0.017   0.032    0.121  
  FE_OCPC1032_n_7924/ZN     -      A->ZN   F     INV_X1          1  0.020   0.013    0.134  
  g189479/ZN                -      A1->ZN  F     AND3_X4         4  0.008   0.037    0.171  
  g167220/ZN                -      A1->ZN  R     NAND2_X4        3  0.011   0.027    0.198  
  g166997/ZN                -      A->ZN   F     INV_X8         30  0.019   0.046    0.245  
  g165481/ZN                -      A1->ZN  R     NAND2_X1        1  0.032   0.029    0.274  
  FE_RC_299_0/ZN            -      A2->ZN  F     NAND4_X2        1  0.016   0.031    0.305  
  g178729/ZN                -      A1->ZN  R     NOR2_X2         1  0.017   0.031    0.336  
  FE_RC_1019_0/ZN           -      A1->ZN  F     NAND3_X2        1  0.020   0.025    0.361  
  g178727/ZN                -      A1->ZN  R     NOR2_X4         2  0.014   0.032    0.393  
  g185214/ZN                -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.409  
  reg_sh_reg[3]/D           -      D       F     DFF_X1          1  0.009   0.000    0.409  
#-----------------------------------------------------------------------------------------
Path 93: VIOLATED (-0.286 ns) Setup Check with Pin reg_op2_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.142       -0.001

              Setup:-    0.031
      Required Time:=    0.112
       Launch Clock:=   -0.001
          Data Path:+    0.398
              Slack:=   -0.286

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.124    0.123  
  g192069/ZN               -      A1->ZN  R     AND2_X4        10  0.029   0.076    0.199  
  g182256/ZN               -      A2->ZN  F     NAND2_X2        3  0.043   0.037    0.236  
  g182259/ZN               -      A->ZN   R     INV_X8         29  0.020   0.044    0.280  
  g182269/ZN               -      A1->ZN  F     NAND2_X1        1  0.032   0.018    0.298  
  FE_RC_408_0/ZN           -      A1->ZN  R     NAND4_X1        1  0.012   0.024    0.322  
  g163988/ZN               -      A1->ZN  F     NOR2_X2         1  0.019   0.015    0.337  
  FE_RC_1155_0/ZN          -      A2->ZN  R     NAND2_X4        1  0.009   0.019    0.356  
  g163389/ZN               -      A1->ZN  F     NOR2_X4         2  0.010   0.013    0.369  
  FE_RC_2651_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.010   0.028    0.397  
  reg_op2_reg[2]/D         -      D       R     DFF_X1          1  0.019   0.000    0.397  
#----------------------------------------------------------------------------------------
Path 94: VIOLATED (-0.285 ns) Setup Check with Pin reg_op2_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.112 (P)
            Arrival:=    0.150       -0.001

              Setup:-    0.028
      Required Time:=    0.122
       Launch Clock:=   -0.001
          Data Path:+    0.409
              Slack:=   -0.285

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/Q   -      CK->Q   F     DFF_X1          3  0.070   0.111    0.110  
  g192070/ZN               -      A1->ZN  F     AND2_X4         8  0.015   0.046    0.156  
  g167190/ZN               -      A2->ZN  R     NAND2_X2        2  0.017   0.034    0.190  
  FE_OCPC1040_n_2302/ZN    -      A->ZN   F     INV_X8         31  0.021   0.044    0.234  
  g166288/ZN               -      A1->ZN  R     NAND2_X1        1  0.029   0.025    0.259  
  FE_RC_1189_0/ZN          -      A4->ZN  F     NAND4_X1        1  0.014   0.036    0.295  
  g163993/ZN               -      A1->ZN  R     NOR2_X2         1  0.020   0.036    0.331  
  g163425/ZN               -      A2->ZN  F     NAND2_X4        1  0.023   0.018    0.349  
  g163386/ZN               -      A1->ZN  R     NOR2_X4         1  0.010   0.036    0.385  
  FE_RC_150_0/ZN           -      C1->ZN  F     OAI211_X1       1  0.026   0.023    0.408  
  reg_op2_reg[24]/D        -      D       F     DFF_X1          1  0.018   0.000    0.408  
#----------------------------------------------------------------------------------------
Path 95: VIOLATED (-0.285 ns) Setup Check with Pin reg_op2_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.001

              Setup:-    0.031
      Required Time:=    0.120
       Launch Clock:=   -0.001
          Data Path:+    0.407
              Slack:=   -0.285

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.124    0.123  
  g192069/ZN               -      A1->ZN  R     AND2_X4        10  0.029   0.076    0.199  
  g182256/ZN               -      A2->ZN  F     NAND2_X2        3  0.043   0.037    0.236  
  g182259/ZN               -      A->ZN   R     INV_X8         29  0.020   0.051    0.288  
  g182258/ZN               -      A1->ZN  F     NAND2_X1        1  0.033   0.018    0.306  
  g164171/ZN               -      A2->ZN  R     NAND4_X1        1  0.012   0.022    0.328  
  g164024/ZN               -      A1->ZN  F     NOR2_X1         1  0.015   0.014    0.342  
  g163410/ZN               -      A2->ZN  R     NAND2_X2        1  0.009   0.021    0.363  
  g163362/ZN               -      A1->ZN  F     NOR2_X4         1  0.013   0.014    0.377  
  FE_RC_118_0/ZN           -      C1->ZN  R     OAI211_X1       1  0.009   0.028    0.406  
  reg_op2_reg[17]/D        -      D       R     DFF_X1          1  0.020   0.000    0.406  
#----------------------------------------------------------------------------------------
Path 96: VIOLATED (-0.285 ns) Setup Check with Pin reg_op2_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.112 (P)
            Arrival:=    0.151       -0.001

              Setup:-    0.031
      Required Time:=    0.120
       Launch Clock:=   -0.001
          Data Path:+    0.406
              Slack:=   -0.285

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.124    0.123  
  g192069/ZN               -      A1->ZN  R     AND2_X4        10  0.029   0.076    0.199  
  g182256/ZN               -      A2->ZN  F     NAND2_X2        3  0.043   0.037    0.236  
  g182259/ZN               -      A->ZN   R     INV_X8         29  0.020   0.050    0.287  
  g182267/ZN               -      A1->ZN  F     NAND2_X1        1  0.033   0.018    0.305  
  g164516/ZN               -      A2->ZN  R     NAND4_X1        1  0.012   0.026    0.331  
  g164045/ZN               -      A1->ZN  F     NOR2_X2         1  0.019   0.011    0.342  
  g163530/ZN               -      A1->ZN  R     NAND3_X2        1  0.007   0.018    0.360  
  g163339/ZN               -      A1->ZN  F     NOR2_X2         1  0.014   0.015    0.376  
  FE_RC_3030_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.008   0.029    0.405  
  reg_op2_reg[29]/D        -      D       R     DFF_X1          1  0.020   0.000    0.405  
#----------------------------------------------------------------------------------------
Path 97: VIOLATED (-0.285 ns) Setup Check with Pin reg_next_pc_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.030
      Required Time:=    0.118
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.285

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1577_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          8  0.023   0.023    0.149  
  g84149__171109/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.170  
  g188507/ZN                     -      A2->ZN  F     NAND2_X4        3  0.013   0.020    0.190  
  g188505_dup/ZN                 -      A1->ZN  R     NAND2_X4        3  0.010   0.020    0.210  
  FE_RC_2199_0/ZN                -      A1->ZN  F     NAND3_X4        2  0.014   0.021    0.231  
  FE_RC_668_0/ZN                 -      A3->ZN  R     NAND3_X4        1  0.013   0.022    0.253  
  g186926/ZN                     -      A1->ZN  F     NAND3_X4        3  0.012   0.022    0.275  
  FE_OCPC1297_n_28142/Z          -      A->Z    F     BUF_X2          4  0.014   0.031    0.306  
  g181523/ZN                     -      A1->ZN  F     AND2_X1         1  0.007   0.030    0.336  
  g242/ZN                        -      A1->ZN  R     AOI22_X2        1  0.007   0.026    0.362  
  g177247/ZN                     -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.378  
  g173182/ZN                     -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.403  
  reg_next_pc_reg[7]/D           -      D       R     DFF_X1          1  0.016   0.000    0.403  
#----------------------------------------------------------------------------------------------
Path 98: VIOLATED (-0.285 ns) Setup Check with Pin reg_sh_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_sh_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.111 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.026
      Required Time:=    0.122
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.285

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[2]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.114    0.112  
  g180907/ZN               -      A->ZN   F     INV_X2          3  0.019   0.015    0.127  
  g192233/ZN               -      A1->ZN  F     AND2_X4         4  0.009   0.035    0.163  
  g175100/ZN               -      A1->ZN  R     NAND2_X4        3  0.011   0.023    0.186  
  g175099/ZN               -      A->ZN   F     INV_X8         29  0.016   0.057    0.242  
  g166495/ZN               -      A1->ZN  R     NAND2_X1        1  0.041   0.034    0.276  
  g164330/ZN               -      A3->ZN  F     NAND4_X2        1  0.019   0.033    0.309  
  g163983/ZN               -      A2->ZN  R     NOR2_X2         1  0.017   0.032    0.341  
  g163472/ZN               -      A2->ZN  F     NAND2_X2        1  0.016   0.021    0.361  
  g163388/ZN               -      A1->ZN  R     NOR2_X4         2  0.011   0.030    0.391  
  g185210/ZN               -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.407  
  reg_sh_reg[0]/D          -      D       F     DFF_X1          1  0.013   0.000    0.407  
#----------------------------------------------------------------------------------------
Path 99: VIOLATED (-0.285 ns) Setup Check with Pin alu_out_q_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.285

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[9]/CK    -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[9]/Q     -      CK->Q   F     DFF_X1          4  0.071   0.108    0.109  
  g85241__189254/ZN    -      A2->ZN  R     NAND2_X1        2  0.013   0.022    0.131  
  g85077/ZN            -      A->ZN   F     INV_X1          1  0.012   0.015    0.146  
  g172195/ZN           -      A->ZN   R     AOI21_X4        2  0.009   0.040    0.186  
  FE_RC_1632_0/ZN      -      B1->ZN  F     OAI21_X2        1  0.022   0.017    0.203  
  g84374__5703/ZN      -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.222  
  g84337__186506/ZN    -      A1->ZN  F     NAND2_X4        2  0.013   0.014    0.236  
  g173532/ZN           -      B1->ZN  R     AOI21_X4        2  0.008   0.033    0.269  
  FE_RC_2591_0/ZN      -      A2->ZN  F     NAND2_X4       13  0.028   0.039    0.308  
  g189171/ZN           -      B1->ZN  R     AOI21_X1        1  0.022   0.035    0.343  
  g173107/ZN           -      A->ZN   R     XNOR2_X1        1  0.025   0.043    0.386  
  g163886/ZN           -      C1->ZN  F     OAI211_X1       1  0.019   0.022    0.408  
  alu_out_q_reg[24]/D  -      D       F     DFF_X1          1  0.017   0.000    0.408  
#------------------------------------------------------------------------------------
Path 100: VIOLATED (-0.284 ns) Setup Check with Pin reg_out_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.284

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[8]/CK         -      CK      R     (arrival)      62  0.071       -    0.001  
  decoded_imm_reg[8]/Q          -      CK->Q   R     DFF_X1          3  0.071   0.113    0.114  
  FE_OCPC36078_decoded_imm_8/Z  -      A->Z    R     BUF_X2          3  0.018   0.029    0.143  
  add_1801_23_g1235/ZN          -      A2->ZN  R     AND2_X1         2  0.011   0.037    0.180  
  add_1801_23_g1150/ZN          -      A2->ZN  F     NAND2_X1        1  0.013   0.018    0.198  
  add_1801_23_g1136/ZN          -      A1->ZN  R     NAND2_X2        3  0.010   0.020    0.219  
  add_1801_23_g1084/ZN          -      A1->ZN  F     NAND2_X2        1  0.014   0.017    0.236  
  add_1801_23_g1077/ZN          -      A1->ZN  R     NAND2_X4        5  0.009   0.028    0.264  
  add_1801_23_g1067_dup/ZN      -      A->ZN   F     INV_X2          3  0.021   0.012    0.276  
  add_1801_23_g1035/ZN          -      B1->ZN  R     OAI21_X1        1  0.008   0.026    0.303  
  add_1801_23_g1029/ZN          -      A->ZN   F     INV_X1          1  0.019   0.009    0.312  
  add_1801_23_g999/ZN           -      A1->ZN  R     NAND2_X1        2  0.006   0.018    0.330  
  FE_RC_453_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.344  
  FE_RC_452_0/ZN                -      A->ZN   R     OAI21_X1        1  0.007   0.025    0.369  
  g84284__1474/ZN               -      B1->ZN  F     AOI21_X1        1  0.030   0.020    0.389  
  g84257__9682/ZN               -      A1->ZN  R     NAND2_X1        1  0.017   0.018    0.407  
  reg_out_reg[14]/D             -      D       R     DFF_X1          1  0.010   0.000    0.407  
#---------------------------------------------------------------------------------------------
Path 101: VIOLATED (-0.284 ns) Setup Check with Pin alu_out_q_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.284

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK      -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[2]/QN      -      CK->QN  R     DFF_X1          5  0.071   0.114    0.115  
  FE_OFC701_n_8156/ZN    -      A->ZN   F     INV_X2          3  0.037   0.016    0.132  
  g84992__190331/ZN      -      A1->ZN  R     NAND2_X2        3  0.012   0.022    0.153  
  g84907/ZN              -      A->ZN   F     INV_X1          2  0.015   0.015    0.168  
  FE_RC_1623_0/ZN        -      B1->ZN  R     AOI21_X2        2  0.008   0.026    0.194  
  FE_RC_1238_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.022   0.021    0.214  
  FE_RC_1237_0/ZN        -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.233  
  g192800/ZN             -      A1->ZN  F     NAND2_X4        2  0.012   0.019    0.252  
  FE_OCPC1653_n_34560/Z  -      A->Z    F     BUF_X8          6  0.012   0.028    0.281  
  g192805/ZN             -      B1->ZN  R     AOI21_X2        1  0.006   0.021    0.302  
  g128/ZN                -      A->ZN   F     INV_X1          1  0.018   0.017    0.319  
  g836/ZN                -      B1->ZN  R     AOI21_X4        4  0.009   0.031    0.350  
  g830/ZN                -      A1->ZN  F     NAND2_X2        1  0.026   0.016    0.366  
  FE_RC_2476_0/ZN        -      A->ZN   R     INV_X2          1  0.010   0.014    0.380  
  FE_RC_2474_0/ZN        -      A2->ZN  F     NOR2_X2         1  0.007   0.009    0.388  
  g161527/ZN             -      A2->ZN  R     NAND2_X1        1  0.006   0.018    0.406  
  alu_out_q_reg[15]/D    -      D       R     DFF_X1          1  0.012   0.000    0.406  
#--------------------------------------------------------------------------------------
Path 102: VIOLATED (-0.284 ns) Setup Check with Pin reg_sh_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) reg_sh_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.025
      Required Time:=    0.123
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.284

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK  -      CK      R     (arrival)      62  0.070       -   -0.002  
  decoded_imm_j_reg[11]/QN  -      CK->QN  F     DFF_X1          1  0.070   0.091    0.090  
  FE_OCPC869_n_7924/ZN      -      A->ZN   R     INV_X4          6  0.017   0.032    0.121  
  FE_OCPC1032_n_7924/ZN     -      A->ZN   F     INV_X1          1  0.020   0.013    0.134  
  g189479/ZN                -      A1->ZN  F     AND3_X4         4  0.008   0.037    0.171  
  g167220/ZN                -      A1->ZN  R     NAND2_X4        3  0.011   0.027    0.198  
  g166997/ZN                -      A->ZN   F     INV_X8         30  0.019   0.046    0.245  
  g165472/ZN                -      A1->ZN  R     NAND2_X1        1  0.032   0.024    0.268  
  FE_RC_3140_0/ZN           -      A3->ZN  F     NAND4_X1        1  0.013   0.031    0.299  
  g163984/ZN                -      A2->ZN  R     NOR2_X1         1  0.016   0.033    0.332  
  g163597/ZN                -      A2->ZN  F     NAND2_X1        1  0.017   0.019    0.351  
  g163392/ZN                -      A1->ZN  R     NOR2_X2         2  0.010   0.040    0.391  
  g185219/ZN                -      B1->ZN  F     OAI21_X1        1  0.030   0.017    0.408  
  reg_sh_reg[1]/D           -      D       F     DFF_X1          1  0.011   0.000    0.408  
#-----------------------------------------------------------------------------------------
Path 103: VIOLATED (-0.283 ns) Setup Check with Pin reg_next_pc_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.112 (P)
            Arrival:=    0.180       -0.002

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=   -0.002
          Data Path:+    0.440
              Slack:=   -0.283

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                 -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                     -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                     -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                  -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                     -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  g187566/ZN                     -      A->ZN   R     AOI21_X4        2  0.009   0.049    0.351  
  g88/ZN                         -      A2->ZN  F     NAND2_X4        6  0.030   0.028    0.379  
  FE_RC_2796_0/ZN                -      A2->ZN  R     NAND2_X2        1  0.014   0.019    0.398  
  FE_RC_2795_0/ZN                -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.411  
  FE_RC_2794_0/ZN                -      A1->ZN  R     NAND2_X2        1  0.009   0.013    0.424  
  FE_RC_2659_0/ZN                -      A1->ZN  F     NAND3_X1        1  0.008   0.015    0.439  
  reg_next_pc_reg[22]/D          -      D       F     DFF_X1          1  0.010   0.000    0.439  
#----------------------------------------------------------------------------------------------
Path 104: VIOLATED (-0.283 ns) Setup Check with Pin reg_next_pc_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.029
      Required Time:=    0.120
       Launch Clock:=   -0.002
          Data Path:+    0.404
              Slack:=   -0.283

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                  -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN                  -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN                  -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1573_FE_OFN8_n_7941/ZN         -      A->ZN   F     INV_X4          3  0.023   0.017    0.142  
  FE_RC_2673_0/ZN                       -      A->ZN   R     INV_X2          1  0.010   0.013    0.156  
  FE_RC_2672_0/ZN                       -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.170  
  FE_RC_663_0/ZN                        -      A1->ZN  R     NAND2_X4        3  0.009   0.020    0.190  
  g194024/ZN                            -      A2->ZN  F     NAND2_X4        1  0.013   0.014    0.204  
  FE_RC_933_0/ZN                        -      A1->ZN  R     NAND2_X4        2  0.009   0.015    0.220  
  g194025/ZN                            -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.233  
  g187698_dup/ZN                        -      A->ZN   R     INV_X4          1  0.007   0.012    0.245  
  FE_RC_668_0/ZN                        -      A1->ZN  F     NAND3_X4        1  0.007   0.017    0.262  
  g186926/ZN                            -      A1->ZN  R     NAND3_X4        3  0.010   0.020    0.283  
  FE_OCPC1297_n_28142/Z                 -      A->Z    R     BUF_X2          4  0.015   0.028    0.311  
  add_1564_33_Y_add_1555_32_g181524/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.017    0.327  
  g186881/ZN                            -      A1->ZN  R     NAND2_X2        2  0.010   0.018    0.345  
  FE_RC_423_0/ZN                        -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.358  
  FE_RC_3061_0/ZN                       -      A->ZN   R     INV_X1          1  0.007   0.016    0.375  
  FE_RC_3059_0/ZN                       -      B2->ZN  F     OAI21_X2        1  0.011   0.014    0.389  
  g164562/ZN                            -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.403  
  reg_next_pc_reg[5]/D                  -      D       R     DFF_X1          1  0.010   0.000    0.403  
#-----------------------------------------------------------------------------------------------------
Path 105: VIOLATED (-0.283 ns) Setup Check with Pin reg_op2_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.112 (P)
            Arrival:=    0.150       -0.001

              Setup:-    0.028
      Required Time:=    0.122
       Launch Clock:=   -0.001
          Data Path:+    0.406
              Slack:=   -0.283

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/Q   -      CK->Q   F     DFF_X1          3  0.070   0.111    0.110  
  g192070/ZN               -      A1->ZN  F     AND2_X4         8  0.015   0.046    0.156  
  g167190/ZN               -      A2->ZN  R     NAND2_X2        2  0.017   0.034    0.190  
  FE_OCPC1040_n_2302/ZN    -      A->ZN   F     INV_X8         31  0.021   0.044    0.234  
  g165967/ZN               -      A1->ZN  R     NAND2_X1        1  0.029   0.023    0.257  
  FE_RC_3184_0/ZN          -      A3->ZN  F     NAND4_X1        1  0.013   0.035    0.292  
  FE_RC_1286_0/ZN          -      A1->ZN  R     NOR2_X2         1  0.020   0.041    0.333  
  FE_RC_1285_0/ZN          -      A1->ZN  F     NAND2_X4        1  0.026   0.019    0.352  
  g163354/ZN               -      A2->ZN  R     NOR2_X4         1  0.011   0.032    0.384  
  FE_RC_236_0/ZN           -      C1->ZN  F     OAI211_X1       1  0.017   0.021    0.405  
  reg_op2_reg[27]/D        -      D       F     DFF_X1          1  0.018   0.000    0.405  
#----------------------------------------------------------------------------------------
Path 106: VIOLATED (-0.282 ns) Setup Check with Pin reg_next_pc_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.112 (P)
            Arrival:=    0.149       -0.002

              Setup:-    0.029
      Required Time:=    0.121
       Launch Clock:=   -0.002
          Data Path:+    0.404
              Slack:=   -0.282

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.020    0.112  
  FE_OCPC1576_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X2          5  0.012   0.031    0.143  
  FE_RC_2128_0/ZN                -      A->ZN   F     INV_X2          1  0.021   0.013    0.156  
  FE_RC_2127_0/ZN                -      A1->ZN  R     NAND2_X4        1  0.008   0.014    0.170  
  FE_RC_2126_0/ZN                -      A1->ZN  F     NAND2_X4        3  0.009   0.015    0.185  
  g181884/ZN                     -      A1->ZN  R     NAND2_X4        2  0.008   0.016    0.201  
  FE_RC_729_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.011   0.024    0.225  
  g186876/ZN                     -      A1->ZN  R     NAND3_X4        1  0.015   0.019    0.244  
  g75/ZN                         -      A1->ZN  F     NAND2_X4        3  0.011   0.015    0.258  
  g187743/ZN                     -      A1->ZN  R     NAND2_X4        1  0.008   0.014    0.272  
  g187764/ZN                     -      A1->ZN  F     NAND2_X4        1  0.009   0.012    0.284  
  FE_DBTC2_n_29253/ZN            -      A->ZN   R     INV_X4          3  0.006   0.017    0.301  
  g51_0_dup/ZN                   -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.317  
  FE_OCPC779_n_28145/ZN          -      A->ZN   R     INV_X2          2  0.009   0.013    0.330  
  FE_RC_787_0/ZN                 -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.342  
  FE_RC_786_0/ZN                 -      A->ZN   R     OAI21_X1        1  0.007   0.020    0.362  
  g193711/ZN                     -      A1->ZN  F     NAND2_X1        1  0.020   0.025    0.386  
  g164565/ZN                     -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.402  
  reg_next_pc_reg[8]/D           -      D       R     DFF_X1          1  0.010   0.000    0.402  
#----------------------------------------------------------------------------------------------
Path 107: VIOLATED (-0.281 ns) Setup Check with Pin reg_next_pc_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.160 (P)    0.112 (P)
            Arrival:=    0.196       -0.002

              Setup:-    0.036
      Required Time:=    0.160
       Launch Clock:=   -0.002
          Data Path:+    0.442
              Slack:=   -0.281

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                 -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                     -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                     -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                  -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                     -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  g187566/ZN                     -      A->ZN   R     AOI21_X4        2  0.009   0.049    0.351  
  g88/ZN                         -      A2->ZN  F     NAND2_X4        6  0.030   0.028    0.379  
  FE_RC_694_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.396  
  FE_RC_693_0/ZN                 -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.414  
  g193733/ZN                     -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.429  
  g164574/ZN                     -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.441  
  reg_next_pc_reg[16]/D          -      D       F     DFF_X1          1  0.007   0.000    0.441  
#----------------------------------------------------------------------------------------------
Path 108: VIOLATED (-0.281 ns) Setup Check with Pin alu_out_q_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.029
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.281

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[8]/CK     -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[8]/QN     -      CK->QN  F     DFF_X1          1  0.071   0.091    0.092  
  FE_OCPC896_n_8162/ZN  -      A->ZN   R     INV_X4          7  0.017   0.028    0.120  
  g187203/ZN            -      A2->ZN  F     NAND2_X2        3  0.016   0.019    0.139  
  g84908/ZN             -      A->ZN   R     INV_X1          2  0.011   0.018    0.157  
  g84866__1857/ZN       -      A1->ZN  F     NAND2_X1        1  0.011   0.016    0.174  
  g14/ZN                -      A1->ZN  R     NAND2_X2        2  0.009   0.016    0.190  
  g187310/ZN            -      A1->ZN  F     NAND2_X1        1  0.010   0.016    0.206  
  g187354/ZN            -      A1->ZN  R     NAND2_X2        3  0.009   0.018    0.224  
  g187353/ZN            -      A1->ZN  F     NAND2_X2        2  0.012   0.019    0.243  
  g187356/ZN            -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.264  
  g176714_dup181715/ZN  -      A1->ZN  F     NOR2_X4         1  0.013   0.009    0.273  
  g189779/ZN            -      A2->ZN  R     NAND2_X4       10  0.005   0.033    0.306  
  g84220__184446/ZN     -      A1->ZN  F     NAND2_X2        2  0.025   0.017    0.323  
  g84176__184449/ZN     -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.339  
  g84091__184448/ZN     -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.351  
  g83992__190701/ZN     -      B1->ZN  R     AOI21_X1        1  0.007   0.027    0.379  
  g83972__4296/ZN       -      A1->ZN  F     NOR2_X1         1  0.023   0.012    0.390  
  g83955__7118/ZN       -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.404  
  alu_out_q_reg[19]/D   -      D       R     DFF_X1          1  0.010   0.000    0.404  
#-------------------------------------------------------------------------------------
Path 109: VIOLATED (-0.280 ns) Setup Check with Pin reg_op2_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.112 (P)
            Arrival:=    0.151       -0.001

              Setup:-    0.031
      Required Time:=    0.120
       Launch Clock:=   -0.001
          Data Path:+    0.401
              Slack:=   -0.280

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.124    0.123  
  g192069/ZN               -      A1->ZN  R     AND2_X4        10  0.029   0.076    0.199  
  g182256/ZN               -      A2->ZN  F     NAND2_X2        3  0.043   0.037    0.236  
  g182259/ZN               -      A->ZN   R     INV_X8         29  0.020   0.048    0.284  
  g182263/ZN               -      A1->ZN  F     NAND2_X1        1  0.032   0.018    0.303  
  FE_RC_1658_0/ZN          -      A1->ZN  R     NAND4_X1        1  0.012   0.023    0.326  
  g163973/ZN               -      A1->ZN  F     NOR2_X2         1  0.018   0.012    0.338  
  g163531/ZN               -      A1->ZN  R     NAND2_X1        1  0.008   0.020    0.358  
  g163360/ZN               -      A2->ZN  F     NOR2_X2         1  0.015   0.015    0.373  
  FE_RC_2805_0/ZN          -      C1->ZN  R     OAI211_X1       1  0.008   0.027    0.400  
  reg_op2_reg[30]/D        -      D       R     DFF_X1          1  0.019   0.000    0.400  
#----------------------------------------------------------------------------------------
Path 110: VIOLATED (-0.279 ns) Setup Check with Pin alu_out_q_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.279

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[9]/CK    -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[9]/Q     -      CK->Q   F     DFF_X1          4  0.071   0.108    0.109  
  g85241__189254/ZN    -      A2->ZN  R     NAND2_X1        2  0.013   0.022    0.131  
  g85077/ZN            -      A->ZN   F     INV_X1          1  0.012   0.015    0.146  
  g172195/ZN           -      A->ZN   R     AOI21_X4        2  0.009   0.040    0.186  
  FE_RC_1632_0/ZN      -      B1->ZN  F     OAI21_X2        1  0.022   0.017    0.203  
  g84374__5703/ZN      -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.222  
  g84337__186506/ZN    -      A1->ZN  F     NAND2_X4        2  0.013   0.014    0.236  
  g173532/ZN           -      B1->ZN  R     AOI21_X4        2  0.008   0.033    0.269  
  FE_RC_2591_0/ZN      -      A2->ZN  F     NAND2_X4       13  0.028   0.037    0.307  
  g167946/ZN           -      B1->ZN  R     AOI21_X2        1  0.022   0.029    0.335  
  g166724/ZN           -      A->ZN   R     XNOR2_X1        1  0.019   0.042    0.377  
  g163889/ZN           -      C1->ZN  F     OAI211_X1       1  0.020   0.024    0.401  
  alu_out_q_reg[20]/D  -      D       F     DFF_X1          1  0.018   0.000    0.401  
#------------------------------------------------------------------------------------
Path 111: VIOLATED (-0.278 ns) Setup Check with Pin reg_out_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.122
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.278

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[8]/CK         -      CK      R     (arrival)      62  0.071       -    0.001  
  decoded_imm_reg[8]/Q          -      CK->Q   R     DFF_X1          3  0.071   0.113    0.114  
  FE_OCPC36078_decoded_imm_8/Z  -      A->Z    R     BUF_X2          3  0.018   0.029    0.143  
  add_1801_23_g1235/ZN          -      A2->ZN  R     AND2_X1         2  0.011   0.037    0.180  
  add_1801_23_g1150/ZN          -      A2->ZN  F     NAND2_X1        1  0.013   0.018    0.198  
  add_1801_23_g1136/ZN          -      A1->ZN  R     NAND2_X2        3  0.010   0.020    0.219  
  add_1801_23_g1084/ZN          -      A1->ZN  F     NAND2_X2        1  0.014   0.017    0.236  
  add_1801_23_g1077/ZN          -      A1->ZN  R     NAND2_X4        5  0.009   0.028    0.264  
  add_1801_23_g1067_dup/ZN      -      A->ZN   F     INV_X2          3  0.021   0.012    0.276  
  add_1801_23_g1045/ZN          -      B1->ZN  R     OAI21_X1        1  0.008   0.027    0.303  
  add_1801_23_g1040/ZN          -      A->ZN   F     INV_X1          1  0.019   0.009    0.312  
  add_1801_23_g1003/ZN          -      A1->ZN  R     NAND2_X1        2  0.006   0.018    0.330  
  FE_RC_455_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.343  
  FE_RC_454_0/ZN                -      A->ZN   R     OAI21_X1        1  0.007   0.024    0.368  
  g84351__8780/ZN               -      B1->ZN  F     AOI21_X1        1  0.028   0.019    0.386  
  g84251__9906/ZN               -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.401  
  reg_out_reg[15]/D             -      D       R     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------------
Path 112: VIOLATED (-0.278 ns) Setup Check with Pin reg_next_pc_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.028
      Required Time:=    0.120
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.278

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                  -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN                  -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN                  -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1573_FE_OFN8_n_7941/ZN         -      A->ZN   F     INV_X4          3  0.023   0.017    0.142  
  FE_RC_2673_0/ZN                       -      A->ZN   R     INV_X2          1  0.010   0.013    0.156  
  FE_RC_2672_0/ZN                       -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.170  
  FE_RC_663_0/ZN                        -      A1->ZN  R     NAND2_X4        3  0.009   0.020    0.190  
  g194024/ZN                            -      A2->ZN  F     NAND2_X4        1  0.013   0.014    0.204  
  FE_RC_933_0/ZN                        -      A1->ZN  R     NAND2_X4        2  0.009   0.015    0.220  
  g194025/ZN                            -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.233  
  g187698_dup/ZN                        -      A->ZN   R     INV_X4          1  0.007   0.012    0.245  
  FE_RC_668_0/ZN                        -      A1->ZN  F     NAND3_X4        1  0.007   0.017    0.262  
  g186926/ZN                            -      A1->ZN  R     NAND3_X4        3  0.010   0.020    0.283  
  FE_OCPC1297_n_28142/Z                 -      A->Z    R     BUF_X2          4  0.015   0.028    0.311  
  add_1564_33_Y_add_1555_32_g181519/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.018    0.328  
  g152/ZN                               -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.343  
  g173506/ZN                            -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.357  
  g173505/ZN                            -      A1->ZN  R     NAND2_X1        1  0.007   0.016    0.372  
  g193690/ZN                            -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.386  
  g164563/ZN                            -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.398  
  reg_next_pc_reg[6]/D                  -      D       R     DFF_X1          1  0.009   0.000    0.398  
#-----------------------------------------------------------------------------------------------------
Path 113: VIOLATED (-0.278 ns) Setup Check with Pin reg_out_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.278

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[8]/CK         -      CK      R     (arrival)      62  0.071       -    0.001  
  decoded_imm_reg[8]/Q          -      CK->Q   R     DFF_X1          3  0.071   0.113    0.114  
  FE_OCPC36078_decoded_imm_8/Z  -      A->Z    R     BUF_X2          3  0.018   0.029    0.143  
  add_1801_23_g1235/ZN          -      A2->ZN  R     AND2_X1         2  0.011   0.037    0.180  
  add_1801_23_g1150/ZN          -      A2->ZN  F     NAND2_X1        1  0.013   0.018    0.198  
  add_1801_23_g1136/ZN          -      A1->ZN  R     NAND2_X2        3  0.010   0.020    0.219  
  add_1801_23_g1084/ZN          -      A1->ZN  F     NAND2_X2        1  0.014   0.017    0.236  
  add_1801_23_g1077/ZN          -      A1->ZN  R     NAND2_X4        5  0.009   0.028    0.265  
  FE_RC_1663_0_dup/ZN           -      B1->ZN  F     AOI21_X4        2  0.021   0.017    0.282  
  FE_RC_1089_0/ZN               -      A1->ZN  F     AND2_X4         3  0.010   0.033    0.315  
  FE_RC_3051_0/ZN               -      B1->ZN  R     OAI21_X4        2  0.009   0.022    0.338  
  FE_RC_3220_0/ZN               -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.352  
  FE_RC_3219_0/ZN               -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.371  
  g168357/ZN                    -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.387  
  g163762/ZN                    -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.401  
  reg_out_reg[18]/D             -      D       R     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------------
Path 114: VIOLATED (-0.278 ns) Setup Check with Pin reg_out_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.278

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[8]/CK         -      CK      R     (arrival)      62  0.071       -    0.001  
  decoded_imm_reg[8]/Q          -      CK->Q   R     DFF_X1          3  0.071   0.113    0.114  
  FE_OCPC36078_decoded_imm_8/Z  -      A->Z    R     BUF_X2          3  0.018   0.029    0.143  
  add_1801_23_g1235/ZN          -      A2->ZN  R     AND2_X1         2  0.011   0.037    0.180  
  add_1801_23_g1150/ZN          -      A2->ZN  F     NAND2_X1        1  0.013   0.018    0.198  
  add_1801_23_g1136/ZN          -      A1->ZN  R     NAND2_X2        3  0.010   0.020    0.219  
  add_1801_23_g1084/ZN          -      A1->ZN  F     NAND2_X2        1  0.014   0.017    0.236  
  add_1801_23_g1077/ZN          -      A1->ZN  R     NAND2_X4        5  0.009   0.029    0.265  
  FE_RC_3121_0/ZN               -      B1->ZN  F     AOI21_X4        1  0.021   0.017    0.282  
  add_1801_23_g1004_dup/ZN      -      A1->ZN  R     NAND2_X4        7  0.009   0.024    0.306  
  add_1801_23_g175361/ZN        -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.321  
  add_1801_23_g959/ZN           -      A1->ZN  R     NAND2_X1        2  0.008   0.019    0.340  
  FE_RC_1695_0/ZN               -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.353  
  FE_RC_1694_0/ZN               -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.372  
  g168311/ZN                    -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.388  
  g163759/ZN                    -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.401  
  reg_out_reg[22]/D             -      D       R     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------------
Path 115: VIOLATED (-0.277 ns) Setup Check with Pin reg_out_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.115 (P)
            Arrival:=    0.149        0.001

              Setup:-    0.029
      Required Time:=    0.120
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.277

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[8]/CK         -      CK      R     (arrival)      62  0.071       -    0.001  
  decoded_imm_reg[8]/Q          -      CK->Q   R     DFF_X1          3  0.071   0.113    0.114  
  FE_OCPC36078_decoded_imm_8/Z  -      A->Z    R     BUF_X2          3  0.018   0.029    0.143  
  add_1801_23_g1235/ZN          -      A2->ZN  R     AND2_X1         2  0.011   0.037    0.180  
  add_1801_23_g1150/ZN          -      A2->ZN  F     NAND2_X1        1  0.013   0.018    0.198  
  add_1801_23_g1136/ZN          -      A1->ZN  R     NAND2_X2        3  0.010   0.020    0.219  
  add_1801_23_g1084/ZN          -      A1->ZN  F     NAND2_X2        1  0.014   0.017    0.236  
  add_1801_23_g1077/ZN          -      A1->ZN  R     NAND2_X4        5  0.009   0.028    0.265  
  FE_RC_1663_0_dup/ZN           -      B1->ZN  F     AOI21_X4        2  0.021   0.017    0.282  
  FE_RC_1089_0_dup/ZN           -      A1->ZN  F     AND2_X4         1  0.010   0.029    0.311  
  add_1801_23_g980/ZN           -      B1->ZN  R     OAI21_X4        2  0.006   0.022    0.333  
  FE_RC_364_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.347  
  FE_RC_363_0/ZN                -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.366  
  g168108/ZN                    -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.382  
  g163761/ZN                    -      A1->ZN  R     NAND2_X1        1  0.009   0.016    0.398  
  reg_out_reg[17]/D             -      D       R     DFF_X1          1  0.011   0.000    0.398  
#---------------------------------------------------------------------------------------------
Path 116: VIOLATED (-0.277 ns) Setup Check with Pin alu_out_q_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.031
      Required Time:=    0.120
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.277

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK     -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[2]/QN     -      CK->QN  R     DFF_X1          5  0.071   0.114    0.115  
  g85219__190325/ZN     -      A1->ZN  F     NAND2_X1        3  0.037   0.028    0.143  
  g85671/ZN             -      A2->ZN  F     AND2_X2         1  0.017   0.037    0.180  
  g84502__176094/ZN     -      A1->ZN  R     NAND2_X4        1  0.007   0.014    0.194  
  g176093/ZN            -      A1->ZN  F     NAND2_X4        3  0.009   0.015    0.208  
  g189120/ZN            -      B1->ZN  R     AOI21_X4        1  0.008   0.025    0.233  
  g189119/ZN            -      A1->ZN  F     NAND2_X4        3  0.021   0.019    0.252  
  FE_OCPC836_n_30802/Z  -      A->Z    F     BUF_X2          3  0.010   0.031    0.283  
  g167957/ZN            -      B1->ZN  R     AOI21_X2        2  0.008   0.027    0.309  
  g166912/ZN            -      B1->ZN  F     OAI21_X1        1  0.023   0.020    0.329  
  g164547/ZN            -      A->ZN   F     XNOR2_X1        1  0.011   0.038    0.367  
  g163363/ZN            -      C1->ZN  R     OAI211_X1       1  0.010   0.030    0.397  
  alu_out_q_reg[11]/D   -      D       R     DFF_X1          1  0.021   0.000    0.397  
#-------------------------------------------------------------------------------------
Path 117: VIOLATED (-0.277 ns) Setup Check with Pin reg_sh_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_sh_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.111 (P)    0.112 (P)
            Arrival:=    0.148       -0.001

              Setup:-    0.030
      Required Time:=    0.118
       Launch Clock:=   -0.001
          Data Path:+    0.396
              Slack:=   -0.277

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.124    0.123  
  g192069/ZN               -      A1->ZN  R     AND2_X4        10  0.029   0.076    0.199  
  g182256/ZN               -      A2->ZN  F     NAND2_X2        3  0.043   0.037    0.236  
  g182259/ZN               -      A->ZN   R     INV_X8         29  0.020   0.044    0.280  
  g182269/ZN               -      A1->ZN  F     NAND2_X1        1  0.032   0.018    0.298  
  FE_RC_408_0/ZN           -      A1->ZN  R     NAND4_X1        1  0.012   0.024    0.322  
  g163988/ZN               -      A1->ZN  F     NOR2_X2         1  0.019   0.015    0.337  
  FE_RC_1155_0/ZN          -      A2->ZN  R     NAND2_X4        1  0.009   0.019    0.356  
  g163389/ZN               -      A1->ZN  F     NOR2_X4         2  0.010   0.013    0.369  
  g185218/ZN               -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.395  
  reg_sh_reg[2]/D          -      D       R     DFF_X1          1  0.017   0.000    0.395  
#----------------------------------------------------------------------------------------
Path 118: VIOLATED (-0.277 ns) Setup Check with Pin reg_next_pc_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.155 (P)    0.112 (P)
            Arrival:=    0.192       -0.002

              Setup:-    0.039
      Required Time:=    0.153
       Launch Clock:=   -0.002
          Data Path:+    0.431
              Slack:=   -0.277

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                 -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                     -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                     -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                  -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                     -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  FE_RC_49_0/ZN                  -      A->ZN   R     AOI21_X4        2  0.009   0.048    0.350  
  g187492/ZN                     -      A2->ZN  F     NAND2_X4        3  0.030   0.025    0.375  
  g187457/ZN                     -      A1->ZN  R     NAND2_X4        2  0.012   0.015    0.390  
  FE_RC_2197_0/ZN                -      A1->ZN  F     NAND2_X2        1  0.008   0.010    0.401  
  FE_RC_2196_0/ZN                -      A1->ZN  R     NAND2_X1        1  0.005   0.013    0.413  
  FE_RC_2153_0/ZN                -      A1->ZN  F     NAND3_X1        1  0.009   0.016    0.430  
  reg_next_pc_reg[30]/D          -      D       F     DFFS_X1         1  0.013   0.000    0.430  
#----------------------------------------------------------------------------------------------
Path 119: VIOLATED (-0.275 ns) Setup Check with Pin alu_out_q_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.275

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK      -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[2]/QN      -      CK->QN  F     DFF_X1          5  0.071   0.106    0.108  
  FE_OFC701_n_8156/ZN    -      A->ZN   R     INV_X2          3  0.024   0.026    0.134  
  g84992__190331/ZN      -      A1->ZN  F     NAND2_X2        3  0.014   0.019    0.152  
  g84907/ZN              -      A->ZN   R     INV_X1          2  0.011   0.023    0.176  
  FE_RC_1623_0/ZN        -      B1->ZN  F     AOI21_X2        2  0.015   0.016    0.191  
  FE_RC_1238_0/ZN        -      A2->ZN  R     NAND2_X1        1  0.008   0.021    0.212  
  FE_RC_1237_0/ZN        -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.229  
  g192800/ZN             -      A1->ZN  R     NAND2_X4        2  0.009   0.021    0.250  
  FE_OCPC1653_n_34560/Z  -      A->Z    R     BUF_X8          6  0.014   0.026    0.276  
  FE_RC_387_0/ZN         -      B1->ZN  F     AOI21_X2        3  0.009   0.017    0.293  
  g172607/ZN             -      B1->ZN  R     OAI21_X2        2  0.010   0.032    0.325  
  g166068/ZN             -      A->ZN   F     INV_X1          1  0.023   0.009    0.335  
  FE_RC_1693_0/ZN        -      B1->ZN  R     AOI21_X1        1  0.007   0.028    0.363  
  g186735/ZN             -      A->ZN   F     OAI221_X1       1  0.024   0.036    0.399  
  alu_out_q_reg[13]/D    -      D       F     DFF_X1          1  0.018   0.000    0.399  
#--------------------------------------------------------------------------------------
Path 120: VIOLATED (-0.275 ns) Setup Check with Pin reg_out_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.142       -0.002

              Setup:-    0.029
      Required Time:=    0.114
       Launch Clock:=   -0.002
          Data Path:+    0.391
              Slack:=   -0.275

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK                 -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q                  -      CK->Q   F     DFF_X1          5  0.070   0.114    0.112  
  add_1801_23_g190343/ZN           -      A1->ZN  F     OR2_X2          3  0.017   0.050    0.163  
  add_1801_23_g185542/ZN           -      A1->ZN  R     NAND3_X2        1  0.011   0.022    0.185  
  FE_RC_235_0/ZN                   -      A2->ZN  F     NAND3_X4        2  0.016   0.024    0.209  
  add_1801_23_g1054/ZN             -      A1->ZN  R     NAND2_X4        1  0.012   0.016    0.225  
  add_1801_23_g1039/ZN             -      A1->ZN  F     NAND3_X4        3  0.009   0.025    0.250  
  FE_OCPC888_add_1801_23_n_679/ZN  -      A->ZN   R     INV_X1          4  0.016   0.035    0.285  
  add_1801_23_g1016/ZN             -      B1->ZN  F     OAI21_X1        2  0.023   0.022    0.306  
  FE_RC_559_0/ZN                   -      B1->ZN  R     OAI21_X1        1  0.012   0.046    0.352  
  g84282__4296/ZN                  -      B1->ZN  F     AOI21_X1        1  0.034   0.020    0.372  
  g84255__1474/ZN                  -      A1->ZN  R     NAND2_X1        1  0.016   0.017    0.389  
  reg_out_reg[12]/D                -      D       R     DFF_X1          1  0.009   0.000    0.389  
#------------------------------------------------------------------------------------------------
Path 121: VIOLATED (-0.275 ns) Setup Check with Pin reg_out_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.142       -0.002

              Setup:-    0.029
      Required Time:=    0.114
       Launch Clock:=   -0.002
          Data Path:+    0.390
              Slack:=   -0.275

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                 -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q                  -      CK->Q   R     DFF_X1          4  0.070   0.127    0.125  
  add_1801_23_g1227/ZN             -      A1->ZN  R     AND2_X1         2  0.031   0.045    0.170  
  add_1801_23_g1180/ZN             -      A1->ZN  F     NAND2_X1        1  0.014   0.017    0.187  
  add_1801_23_g1135/ZN             -      A1->ZN  R     NAND2_X2        2  0.011   0.017    0.204  
  add_1801_23_g1081/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.018    0.222  
  add_1801_23_g1039/ZN             -      A2->ZN  R     NAND3_X4        3  0.010   0.025    0.248  
  FE_OCPC888_add_1801_23_n_679/ZN  -      A->ZN   F     INV_X1          4  0.017   0.020    0.268  
  add_1801_23_g1001/ZN             -      B1->ZN  R     OAI21_X1        1  0.011   0.041    0.309  
  add_1801_23_g972/ZN              -      A->ZN   R     XNOR2_X2        1  0.031   0.049    0.358  
  g84280__9906/ZN                  -      B1->ZN  F     AOI21_X2        1  0.029   0.016    0.374  
  g84253__4296/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.389  
  reg_out_reg[10]/D                -      D       R     DFF_X1          1  0.009   0.000    0.389  
#------------------------------------------------------------------------------------------------
Path 122: VIOLATED (-0.274 ns) Setup Check with Pin alu_out_q_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.150        0.001

              Setup:-    0.026
      Required Time:=    0.125
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.274

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[13]/CK     -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op2_reg[13]/QN     -      CK->QN  F     DFF_X1          1  0.071   0.085    0.086  
  FE_OCPC943_n_8422/Z    -      A->Z    F     BUF_X4          7  0.014   0.037    0.123  
  FE_OCPC945_n_8422/ZN   -      A->ZN   R     INV_X4          1  0.012   0.014    0.137  
  g177390/ZN             -      A1->ZN  F     NAND2_X4        7  0.007   0.017    0.154  
  g185767_dup/ZN         -      A1->ZN  R     NAND3_X1        1  0.010   0.017    0.171  
  g142/ZN                -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.193  
  g187210/ZN             -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.213  
  g187209/ZN             -      A1->ZN  F     NAND2_X4        2  0.012   0.014    0.226  
  FE_OCPC1407_n_28546/Z  -      A->Z    F     BUF_X4          1  0.007   0.024    0.250  
  g176714_dup181715/ZN   -      A2->ZN  R     NOR2_X4         1  0.005   0.026    0.276  
  g189779/ZN             -      A2->ZN  F     NAND2_X4       10  0.015   0.030    0.306  
  g84178__181724/ZN      -      B1->ZN  R     AOI21_X2        2  0.017   0.030    0.336  
  FE_RC_1094_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.022   0.016    0.353  
  FE_RC_1093_0/ZN        -      A->ZN   R     OAI211_X1       1  0.008   0.021    0.374  
  g83951__6877/ZN        -      A2->ZN  F     NAND3_X1        1  0.021   0.025    0.399  
  alu_out_q_reg[21]/D    -      D       F     DFF_X1          1  0.012   0.000    0.399  
#--------------------------------------------------------------------------------------
Path 123: VIOLATED (-0.274 ns) Setup Check with Pin reg_out_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.115 (P)
            Arrival:=    0.149        0.001

              Setup:-    0.029
      Required Time:=    0.120
       Launch Clock:=    0.001
          Data Path:+    0.393
              Slack:=   -0.274

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[8]/CK         -      CK      R     (arrival)      62  0.071       -    0.001  
  decoded_imm_reg[8]/Q          -      CK->Q   R     DFF_X1          3  0.071   0.113    0.114  
  FE_OCPC36078_decoded_imm_8/Z  -      A->Z    R     BUF_X2          3  0.018   0.029    0.143  
  add_1801_23_g1235/ZN          -      A2->ZN  R     AND2_X1         2  0.011   0.037    0.180  
  add_1801_23_g1150/ZN          -      A2->ZN  F     NAND2_X1        1  0.013   0.018    0.198  
  add_1801_23_g1136/ZN          -      A1->ZN  R     NAND2_X2        3  0.010   0.020    0.219  
  add_1801_23_g1084/ZN          -      A1->ZN  F     NAND2_X2        1  0.014   0.017    0.236  
  add_1801_23_g1077/ZN          -      A1->ZN  R     NAND2_X4        5  0.009   0.029    0.265  
  FE_RC_3121_0/ZN               -      B1->ZN  F     AOI21_X4        1  0.021   0.017    0.282  
  add_1801_23_g1004_dup/ZN      -      A1->ZN  R     NAND2_X4        7  0.009   0.024    0.306  
  add_1801_23_g175365/ZN        -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.321  
  FE_RC_3128_0/ZN               -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.336  
  FE_RC_336_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.348  
  FE_RC_3124_0/ZN               -      A2->ZN  R     NAND2_X1        1  0.007   0.016    0.364  
  g168374/ZN                    -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.376  
  g163760/ZN                    -      A1->ZN  R     NAND2_X1        1  0.008   0.018    0.394  
  reg_out_reg[19]/D             -      D       R     DFF_X1          1  0.012   0.000    0.394  
#---------------------------------------------------------------------------------------------
Path 124: VIOLATED (-0.273 ns) Setup Check with Pin reg_next_pc_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.185 (P)    0.112 (P)
            Arrival:=    0.222       -0.002

              Setup:-    0.036
      Required Time:=    0.186
       Launch Clock:=   -0.002
          Data Path:+    0.460
              Slack:=   -0.273

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK               -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN               -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN               -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN      -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN      -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                       -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                       -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN             -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                     -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                         -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                         -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                      -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                         -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  g187566/ZN                         -      A->ZN   R     AOI21_X4        2  0.009   0.049    0.351  
  g88/ZN                             -      A2->ZN  F     NAND2_X4        6  0.030   0.028    0.379  
  FE_RC_2798_0/Z                     -      A->Z    F     BUF_X2          1  0.014   0.028    0.407  
  add_1564_33_Y_add_1555_32_g968/ZN  -      A1->ZN  R     NAND2_X2        2  0.005   0.015    0.423  
  FE_RC_846_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.011   0.011    0.434  
  FE_RC_845_0/ZN                     -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.447  
  FE_RC_790_0/ZN                     -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.459  
  reg_next_pc_reg[21]/D              -      D       F     DFF_X1          1  0.007   0.000    0.459  
#--------------------------------------------------------------------------------------------------
Path 125: VIOLATED (-0.272 ns) Setup Check with Pin reg_next_pc_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.148 (P)    0.112 (P)
            Arrival:=    0.184       -0.002

              Setup:-    0.036
      Required Time:=    0.148
       Launch Clock:=   -0.002
          Data Path:+    0.421
              Slack:=   -0.272

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.022    0.114  
  FE_OCPC1577_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X4          8  0.012   0.036    0.150  
  FE_RC_2667_0/ZN                -      A1->ZN  F     NAND2_X2        1  0.025   0.021    0.170  
  FE_RC_2666_0/ZN                -      A->ZN   R     OAI21_X4        3  0.012   0.027    0.197  
  FE_RC_2142_0/ZN                -      A1->ZN  F     NAND2_X4        2  0.027   0.019    0.216  
  FE_RC_2166_0/ZN                -      A1->ZN  R     NAND2_X4        3  0.011   0.021    0.237  
  g194017/ZN                     -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.252  
  FE_RC_695_0/ZN                 -      B1->ZN  R     OAI21_X4        2  0.008   0.030    0.282  
  g187446_dup/ZN                 -      A1->ZN  F     NAND2_X4        4  0.022   0.022    0.304  
  FE_OCPC36054_FE_RN_16/Z        -      A->Z    F     BUF_X1          1  0.012   0.031    0.336  
  FE_RC_2307_0/ZN                -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.350  
  FE_RC_2306_0/ZN                -      A1->ZN  F     NAND2_X2        2  0.010   0.013    0.363  
  FE_RC_857_0/ZN                 -      A3->ZN  R     NAND3_X1        1  0.007   0.019    0.381  
  g375/ZN                        -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.395  
  g193670/ZN                     -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.408  
  g187300/ZN                     -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.420  
  reg_next_pc_reg[14]/D          -      D       F     DFF_X1          1  0.007   0.000    0.420  
#----------------------------------------------------------------------------------------------
Path 126: VIOLATED (-0.272 ns) Setup Check with Pin reg_out_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.138 (P)    0.115 (P)
            Arrival:=    0.175        0.001

              Setup:-    0.028
      Required Time:=    0.146
       Launch Clock:=    0.001
          Data Path:+    0.417
              Slack:=   -0.272

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_reg[9]/CK     -      CK      R     (arrival)      62  0.071       -    0.001  
  decoded_imm_reg[9]/Q      -      CK->Q   F     DFF_X1          5  0.071   0.113    0.114  
  add_1801_23_g186493/ZN    -      A2->ZN  F     OR2_X1          3  0.016   0.061    0.175  
  add_1801_23_g1150/ZN      -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.196  
  add_1801_23_g1136/ZN      -      A1->ZN  F     NAND2_X2        3  0.013   0.018    0.214  
  add_1801_23_g1084/ZN      -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.233  
  add_1801_23_g1077/ZN      -      A1->ZN  F     NAND2_X4        5  0.012   0.025    0.257  
  FE_RC_3121_0/ZN           -      B1->ZN  R     AOI21_X4        1  0.015   0.028    0.285  
  add_1801_23_g1004_dup/ZN  -      A1->ZN  F     NAND2_X4        7  0.021   0.025    0.311  
  add_1801_23_g175366/ZN    -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.328  
  FE_RC_3165_0/ZN           -      A3->ZN  F     NAND3_X1        2  0.010   0.026    0.354  
  FE_RC_329_0/ZN            -      B1->ZN  R     OAI21_X1        1  0.015   0.032    0.386  
  g168332/ZN                -      A1->ZN  F     NAND2_X1        1  0.021   0.017    0.404  
  g163758/ZN                -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.418  
  reg_out_reg[28]/D         -      D       R     DFF_X1          1  0.009   0.000    0.418  
#-----------------------------------------------------------------------------------------
Path 127: VIOLATED (-0.271 ns) Setup Check with Pin reg_out_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.393
              Slack:=   -0.271

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[8]/CK         -      CK      R     (arrival)      62  0.071       -    0.001  
  decoded_imm_reg[8]/Q          -      CK->Q   R     DFF_X1          3  0.071   0.113    0.114  
  FE_OCPC36078_decoded_imm_8/Z  -      A->Z    R     BUF_X2          3  0.018   0.029    0.143  
  add_1801_23_g1235/ZN          -      A2->ZN  R     AND2_X1         2  0.011   0.037    0.180  
  add_1801_23_g1150/ZN          -      A2->ZN  F     NAND2_X1        1  0.013   0.018    0.198  
  add_1801_23_g1136/ZN          -      A1->ZN  R     NAND2_X2        3  0.010   0.020    0.219  
  add_1801_23_g1084/ZN          -      A1->ZN  F     NAND2_X2        1  0.014   0.017    0.236  
  add_1801_23_g1077/ZN          -      A1->ZN  R     NAND2_X4        5  0.009   0.028    0.265  
  FE_RC_1663_0/ZN               -      B1->ZN  F     AOI21_X4        1  0.021   0.017    0.282  
  FE_RC_1090_0/ZN               -      A2->ZN  R     NAND2_X4        6  0.009   0.027    0.308  
  add_1801_23_g191106/ZN        -      A1->ZN  F     NAND2_X2        2  0.017   0.015    0.324  
  FE_RC_3201_0/ZN               -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.338  
  FE_RC_419_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.350  
  FE_RC_3197_0/ZN               -      A2->ZN  R     NAND2_X1        1  0.007   0.017    0.368  
  g168107/ZN                    -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.381  
  g163763/ZN                    -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.394  
  reg_out_reg[21]/D             -      D       R     DFF_X1          1  0.008   0.000    0.394  
#---------------------------------------------------------------------------------------------
Path 128: VIOLATED (-0.269 ns) Setup Check with Pin alu_out_q_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.027
      Required Time:=    0.124
       Launch Clock:=    0.001
          Data Path:+    0.392
              Slack:=   -0.269

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK      -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[2]/QN      -      CK->QN  R     DFF_X1          5  0.071   0.114    0.115  
  FE_OFC701_n_8156/ZN    -      A->ZN   F     INV_X2          3  0.037   0.016    0.132  
  g84992__190331/ZN      -      A1->ZN  R     NAND2_X2        3  0.012   0.022    0.153  
  g84907/ZN              -      A->ZN   F     INV_X1          2  0.015   0.015    0.168  
  FE_RC_1623_0/ZN        -      B1->ZN  R     AOI21_X2        2  0.008   0.026    0.194  
  FE_RC_1238_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.022   0.021    0.214  
  FE_RC_1237_0/ZN        -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.233  
  g192800/ZN             -      A1->ZN  F     NAND2_X4        2  0.012   0.019    0.252  
  FE_OCPC1653_n_34560/Z  -      A->Z    F     BUF_X8          6  0.012   0.028    0.281  
  g192803/ZN             -      A1->ZN  R     NAND2_X2        1  0.006   0.013    0.294  
  g188701/ZN             -      A1->ZN  F     NAND2_X2        2  0.009   0.014    0.308  
  g167774/ZN             -      A->ZN   R     INV_X1          2  0.008   0.018    0.326  
  g188388/ZN             -      B1->ZN  F     OAI21_X1        1  0.012   0.015    0.341  
  g177345/ZN             -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.362  
  FE_RC_3139_0/ZN        -      A3->ZN  F     NAND4_X2        1  0.014   0.031    0.393  
  alu_out_q_reg[10]/D    -      D       F     DFF_X1          1  0.016   0.000    0.393  
#--------------------------------------------------------------------------------------
Path 129: VIOLATED (-0.267 ns) Setup Check with Pin reg_next_pc_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.160 (P)    0.112 (P)
            Arrival:=    0.197       -0.002

              Setup:-    0.033
      Required Time:=    0.164
       Launch Clock:=   -0.002
          Data Path:+    0.432
              Slack:=   -0.267

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                 -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                     -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                     -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                  -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                     -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  FE_RC_49_0/ZN                  -      A->ZN   R     AOI21_X4        2  0.009   0.048    0.350  
  g187492/ZN                     -      A2->ZN  F     NAND2_X4        3  0.030   0.025    0.375  
  g187462/ZN                     -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.391  
  g187078/ZN                     -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.404  
  FE_RC_780_0/ZN                 -      C1->ZN  R     OAI211_X1       1  0.007   0.027    0.431  
  reg_next_pc_reg[19]/D          -      D       R     DFF_X1          1  0.019   0.000    0.431  
#----------------------------------------------------------------------------------------------
Path 130: VIOLATED (-0.267 ns) Setup Check with Pin alu_out_q_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.115 (P)
            Arrival:=    0.142        0.001

              Setup:-    0.028
      Required Time:=    0.115
       Launch Clock:=    0.001
          Data Path:+    0.381
              Slack:=   -0.267

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK      -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[2]/QN      -      CK->QN  R     DFF_X1          5  0.071   0.114    0.115  
  FE_OFC701_n_8156/ZN    -      A->ZN   F     INV_X2          3  0.037   0.016    0.132  
  g84992__190331/ZN      -      A1->ZN  R     NAND2_X2        3  0.012   0.022    0.153  
  g84907/ZN              -      A->ZN   F     INV_X1          2  0.015   0.015    0.168  
  FE_RC_1623_0/ZN        -      B1->ZN  R     AOI21_X2        2  0.008   0.026    0.194  
  FE_RC_1238_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.022   0.021    0.214  
  FE_RC_1237_0/ZN        -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.233  
  g192800/ZN             -      A1->ZN  F     NAND2_X4        2  0.012   0.019    0.252  
  FE_OCPC1653_n_34560/Z  -      A->Z    F     BUF_X8          6  0.012   0.028    0.281  
  g167950/ZN             -      B1->ZN  R     AOI21_X1        2  0.006   0.037    0.317  
  g190673/ZN             -      B1->ZN  F     OAI21_X1        1  0.032   0.019    0.336  
  g164784/ZN             -      A1->ZN  R     NAND2_X1        1  0.012   0.017    0.353  
  g163676/ZN             -      A->ZN   F     OAI211_X1       1  0.010   0.029    0.382  
  alu_out_q_reg[9]/D     -      D       F     DFF_X1          1  0.017   0.000    0.382  
#--------------------------------------------------------------------------------------
Path 131: VIOLATED (-0.267 ns) Setup Check with Pin reg_out_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.138 (P)    0.143 (P)
            Arrival:=    0.175        0.030

              Setup:-    0.029
      Required Time:=    0.146
       Launch Clock:=    0.030
          Data Path:+    0.383
              Slack:=   -0.267

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK         -      CK      R     (arrival)      64  0.073       -    0.030  
  reg_pc_reg[23]/Q          -      CK->Q   R     DFF_X1          6  0.073   0.134    0.163  
  add_1801_23_g1378/ZN      -      A2->ZN  R     OR2_X2          3  0.038   0.037    0.200  
  add_1801_23_g1153/ZN      -      A1->ZN  F     NAND2_X2        2  0.012   0.020    0.221  
  FE_RC_1308_0/ZN           -      A->ZN   R     INV_X2          1  0.012   0.015    0.235  
  FE_RC_1307_0/ZN           -      A2->ZN  F     NAND2_X2        1  0.008   0.013    0.249  
  FE_RC_1306_0/ZN           -      A1->ZN  F     AND2_X4         1  0.007   0.026    0.275  
  add_1801_23_g1051_dup/ZN  -      A2->ZN  R     NAND2_X4        8  0.006   0.022    0.296  
  add_1801_23_g184233/ZN    -      A1->ZN  F     NAND2_X1        1  0.014   0.015    0.311  
  FE_RC_1125_0/ZN           -      A1->ZN  F     AND2_X2         2  0.008   0.027    0.338  
  FE_RC_1124_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.006   0.014    0.353  
  FE_RC_1127_0/ZN           -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.366  
  FE_RC_1121_0/ZN           -      A2->ZN  R     NAND2_X1        1  0.007   0.018    0.384  
  g168329/ZN                -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.398  
  g163765/ZN                -      A1->ZN  R     NAND2_X1        1  0.008   0.015    0.413  
  reg_out_reg[30]/D         -      D       R     DFF_X1          1  0.010   0.000    0.413  
#-----------------------------------------------------------------------------------------
Path 132: VIOLATED (-0.266 ns) Setup Check with Pin reg_next_pc_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.188 (P)    0.112 (P)
            Arrival:=    0.225       -0.002

              Setup:-    0.036
      Required Time:=    0.189
       Launch Clock:=   -0.002
          Data Path:+    0.456
              Slack:=   -0.266

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                 -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                     -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                     -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                  -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                     -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  g187566/ZN                     -      A->ZN   R     AOI21_X4        2  0.009   0.049    0.351  
  g88_dup/ZN                     -      A2->ZN  F     NAND2_X4        7  0.030   0.035    0.386  
  g187451/ZN                     -      A1->ZN  R     NAND2_X2        2  0.020   0.021    0.407  
  FE_RC_2671_0/ZN                -      A2->ZN  F     NAND3_X1        1  0.011   0.021    0.428  
  FE_RC_2101_0/ZN                -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.443  
  FE_RC_2100_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.455  
  reg_next_pc_reg[25]/D          -      D       F     DFF_X1          1  0.006   0.000    0.455  
#----------------------------------------------------------------------------------------------
Path 133: VIOLATED (-0.266 ns) Setup Check with Pin reg_out_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.138 (P)    0.143 (P)
            Arrival:=    0.175        0.030

              Setup:-    0.028
      Required Time:=    0.147
       Launch Clock:=    0.030
          Data Path:+    0.383
              Slack:=   -0.266

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[24]/CK         -      CK      R     (arrival)      64  0.073       -    0.030  
  reg_pc_reg[24]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.125    0.155  
  add_1801_23_g176864/ZN    -      A1->ZN  R     AND2_X1         2  0.030   0.044    0.199  
  add_1801_23_g176863/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.018    0.217  
  add_1801_23_g1138/ZN      -      A1->ZN  R     NAND2_X2        3  0.009   0.018    0.234  
  add_1801_23_g1087_dup/ZN  -      A2->ZN  F     NAND2_X1        1  0.012   0.015    0.249  
  add_1801_23_g1076_dup/ZN  -      A1->ZN  R     NAND2_X1        2  0.007   0.019    0.267  
  add_1801_23_g1066_dup/ZN  -      A->ZN   F     INV_X1          2  0.014   0.012    0.279  
  add_1801_23_g1048/ZN      -      B1->ZN  R     OAI21_X1        1  0.007   0.026    0.305  
  add_1801_23_g1041/ZN      -      A->ZN   F     INV_X1          1  0.019   0.009    0.315  
  add_1801_23_g1358/ZN      -      A2->ZN  F     AND2_X2         2  0.006   0.028    0.343  
  g185809/ZN                -      A2->ZN  R     NAND2_X1        1  0.006   0.015    0.358  
  g177394/ZN                -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.371  
  g177393/ZN                -      A1->ZN  R     NAND2_X1        1  0.009   0.016    0.387  
  g168307/ZN                -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.400  
  g163757/ZN                -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.413  
  reg_out_reg[31]/D         -      D       R     DFF_X1          1  0.008   0.000    0.413  
#-----------------------------------------------------------------------------------------
Path 134: VIOLATED (-0.265 ns) Setup Check with Pin reg_out_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.002

              Setup:-    0.024
      Required Time:=    0.127
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.265

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK                 -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q                  -      CK->Q   F     DFF_X1          5  0.070   0.114    0.112  
  add_1801_23_g190343/ZN           -      A1->ZN  F     OR2_X2          3  0.017   0.050    0.163  
  add_1801_23_g185542/ZN           -      A1->ZN  R     NAND3_X2        1  0.011   0.022    0.185  
  FE_RC_235_0/ZN                   -      A2->ZN  F     NAND3_X4        2  0.016   0.024    0.209  
  add_1801_23_g1054/ZN             -      A1->ZN  R     NAND2_X4        1  0.012   0.016    0.225  
  add_1801_23_g1039/ZN             -      A1->ZN  F     NAND3_X4        3  0.009   0.025    0.250  
  FE_OCPC888_add_1801_23_n_679/ZN  -      A->ZN   R     INV_X1          4  0.016   0.035    0.285  
  add_1801_23_g1017/ZN             -      B1->ZN  F     OAI21_X1        1  0.023   0.019    0.304  
  add_1801_23_g973/ZN              -      A->ZN   F     XNOR2_X1        1  0.011   0.045    0.349  
  g84281__8780/ZN                  -      B1->ZN  R     AOI21_X1        1  0.015   0.028    0.377  
  g84254__3772/ZN                  -      A1->ZN  F     NAND2_X1        1  0.021   0.015    0.392  
  reg_out_reg[11]/D                -      D       F     DFF_X1          1  0.009   0.000    0.392  
#------------------------------------------------------------------------------------------------
Path 135: VIOLATED (-0.264 ns) Setup Check with Pin alu_out_q_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.143       -0.008

              Setup:-    0.028
      Required Time:=    0.115
       Launch Clock:=   -0.008
          Data Path:+    0.387
              Slack:=   -0.264

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK      -      CK      R     (arrival)      65  0.072       -   -0.008  
  reg_op2_reg[0]/Q       -      CK->Q   R     DFF_X1          3  0.072   0.121    0.113  
  FE_RC_2470_0/ZN        -      A1->ZN  F     NAND2_X2        4  0.026   0.023    0.136  
  g191111/ZN             -      A1->ZN  R     NAND2_X1        1  0.013   0.028    0.164  
  g191110/ZN             -      A2->ZN  F     NAND2_X4        4  0.020   0.017    0.181  
  g84521__193803/ZN      -      A1->ZN  R     NAND2_X2        2  0.007   0.013    0.194  
  FE_OCPC1968_n_35572/Z  -      A->Z    R     BUF_X1          1  0.009   0.022    0.216  
  FE_RC_1239_0/ZN        -      A2->ZN  F     NAND2_X1        3  0.007   0.019    0.235  
  g193808/ZN             -      A1->ZN  R     NAND2_X1        1  0.013   0.022    0.257  
  g167966/ZN             -      A1->ZN  F     NAND2_X2        2  0.014   0.015    0.271  
  g166922/ZN             -      B1->ZN  R     AOI21_X1        2  0.008   0.038    0.309  
  g190676/ZN             -      B1->ZN  F     OAI21_X1        1  0.033   0.019    0.328  
  g163700/ZN             -      A1->ZN  R     NAND2_X1        1  0.012   0.021    0.349  
  g163361/ZN             -      A->ZN   F     OAI211_X2       1  0.013   0.030    0.379  
  alu_out_q_reg[7]/D     -      D       F     DFF_X1          1  0.017   0.000    0.379  
#--------------------------------------------------------------------------------------
Path 136: VIOLATED (-0.264 ns) Setup Check with Pin alu_out_q_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.114 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.032
      Required Time:=    0.119
       Launch Clock:=    0.001
          Data Path:+    0.383
              Slack:=   -0.264

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[9]/CK    -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[9]/Q     -      CK->Q   F     DFF_X1          4  0.071   0.108    0.109  
  g85241__189254/ZN    -      A2->ZN  R     NAND2_X1        2  0.013   0.022    0.131  
  g85077/ZN            -      A->ZN   F     INV_X1          1  0.012   0.015    0.146  
  g172195/ZN           -      A->ZN   R     AOI21_X4        2  0.009   0.040    0.186  
  FE_RC_1632_0/ZN      -      B1->ZN  F     OAI21_X2        1  0.022   0.017    0.203  
  g84374__5703/ZN      -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.222  
  g84337__186506/ZN    -      A1->ZN  F     NAND2_X4        2  0.013   0.014    0.236  
  g173532/ZN           -      B1->ZN  R     AOI21_X4        2  0.008   0.033    0.269  
  FE_RC_2591_0/ZN      -      A2->ZN  F     NAND2_X4       13  0.028   0.036    0.305  
  g167382/ZN           -      A->ZN   F     XNOR2_X1        1  0.022   0.044    0.349  
  g164706/ZN           -      C1->ZN  R     OAI211_X1       1  0.012   0.034    0.383  
  alu_out_q_reg[16]/D  -      D       R     DFF_X1          1  0.024   0.000    0.383  
#------------------------------------------------------------------------------------
Path 137: VIOLATED (-0.264 ns) Setup Check with Pin reg_next_pc_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.189 (P)    0.112 (P)
            Arrival:=    0.226       -0.002

              Setup:-    0.037
      Required Time:=    0.189
       Launch Clock:=   -0.002
          Data Path:+    0.454
              Slack:=   -0.264

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.040    0.155  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8          5  0.030   0.017    0.172  
  FE_RC_9_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.011   0.017    0.189  
  FE_RC_8_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.205  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   R     INV_X8          4  0.009   0.020    0.225  
  FE_RC_789_0/ZN                 -      B1->ZN  F     OAI21_X4        2  0.012   0.016    0.241  
  g173694/ZN                     -      A1->ZN  R     NAND2_X4        2  0.010   0.014    0.255  
  g186856/ZN                     -      B1->ZN  F     OAI21_X2        1  0.009   0.013    0.268  
  fopt170611/ZN                  -      A->ZN   R     INV_X2          1  0.009   0.016    0.284  
  g187489/ZN                     -      A2->ZN  F     NAND2_X4        2  0.010   0.018    0.302  
  g187566/ZN                     -      A->ZN   R     AOI21_X4        2  0.009   0.049    0.351  
  g88_dup/ZN                     -      A2->ZN  F     NAND2_X4        7  0.030   0.035    0.386  
  g37/ZN                         -      A1->ZN  R     NAND2_X2        2  0.020   0.022    0.408  
  g187331/ZN                     -      A->ZN   F     INV_X2          1  0.012   0.008    0.416  
  FE_RC_767_0/ZN                 -      B1->ZN  R     OAI21_X2        1  0.004   0.021    0.437  
  FE_RC_2670_0/ZN                -      B1->ZN  F     OAI21_X1        1  0.015   0.015    0.452  
  reg_next_pc_reg[23]/D          -      D       F     DFFS_X1         1  0.010   0.000    0.452  
#----------------------------------------------------------------------------------------------
Path 138: VIOLATED (-0.264 ns) Setup Check with Pin reg_out_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.138 (P)    0.143 (P)
            Arrival:=    0.175        0.030

              Setup:-    0.028
      Required Time:=    0.147
       Launch Clock:=    0.030
          Data Path:+    0.381
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      64  0.073       -    0.030  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          6  0.073   0.134    0.163  
  add_1801_23_g1378/ZN    -      A2->ZN  R     OR2_X2          3  0.038   0.037    0.200  
  add_1801_23_g1153/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.020    0.221  
  add_1801_23_g1110/ZN    -      A1->ZN  R     NOR2_X4         2  0.012   0.028    0.249  
  add_1801_23_g1089/ZN    -      A2->ZN  F     NAND2_X4        5  0.019   0.021    0.269  
  add_1801_23_g1080/ZN    -      A->ZN   R     INV_X2          3  0.012   0.017    0.286  
  add_1801_23_g1062/ZN    -      A1->ZN  R     AND2_X2         1  0.009   0.028    0.314  
  add_1801_23_g175362/ZN  -      A2->ZN  F     NAND2_X1        1  0.007   0.013    0.327  
  add_1801_23_g961/ZN     -      A1->ZN  R     NAND2_X1        2  0.009   0.020    0.347  
  FE_RC_332_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.362  
  FE_RC_331_0/ZN          -      A->ZN   R     OAI21_X1        1  0.008   0.020    0.382  
  g85181__8780/ZN         -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.397  
  g84139__8757/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.410  
  reg_out_reg[27]/D       -      D       R     DFF_X1          1  0.009   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 139: VIOLATED (-0.263 ns) Setup Check with Pin reg_out_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.139 (P)    0.115 (P)
            Arrival:=    0.175        0.001

              Setup:-    0.028
      Required Time:=    0.147
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.263

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[8]/CK         -      CK      R     (arrival)      62  0.071       -    0.001  
  decoded_imm_reg[8]/Q          -      CK->Q   R     DFF_X1          3  0.071   0.113    0.114  
  FE_OCPC36078_decoded_imm_8/Z  -      A->Z    R     BUF_X2          3  0.018   0.029    0.143  
  add_1801_23_g1235/ZN          -      A2->ZN  R     AND2_X1         2  0.011   0.037    0.180  
  add_1801_23_g1150/ZN          -      A2->ZN  F     NAND2_X1        1  0.013   0.018    0.198  
  add_1801_23_g1136/ZN          -      A1->ZN  R     NAND2_X2        3  0.010   0.020    0.219  
  add_1801_23_g1084/ZN          -      A1->ZN  F     NAND2_X2        1  0.014   0.017    0.236  
  add_1801_23_g1077/ZN          -      A1->ZN  R     NAND2_X4        5  0.009   0.028    0.265  
  FE_RC_1663_0/ZN               -      B1->ZN  F     AOI21_X4        1  0.021   0.017    0.282  
  FE_RC_1090_0/ZN               -      A2->ZN  R     NAND2_X4        6  0.009   0.027    0.309  
  add_1801_23_g191107/ZN        -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.324  
  add_1801_23_g965/ZN           -      A1->ZN  R     NAND2_X1        2  0.008   0.020    0.343  
  FE_RC_417_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.357  
  FE_RC_416_0/ZN                -      A->ZN   R     OAI21_X1        1  0.008   0.020    0.377  
  g84982__8780/ZN               -      A1->ZN  F     NAND2_X1        1  0.019   0.018    0.395  
  g84147__2703/ZN               -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.410  
  reg_out_reg[26]/D             -      D       R     DFF_X1          1  0.009   0.000    0.410  
#---------------------------------------------------------------------------------------------
Path 140: VIOLATED (-0.263 ns) Setup Check with Pin cpuregs_reg[5][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.143 (P)
            Arrival:=    0.152        0.029

              Setup:-    0.023
      Required Time:=    0.129
       Launch Clock:=    0.029
          Data Path:+    0.362
              Slack:=   -0.263

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN       -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN  -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN            -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN            -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  g186180/ZN            -      A1->ZN  R     NAND2_X1        1  0.019   0.019    0.379  
  FE_RC_3215_0/ZN       -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.391  
  cpuregs_reg[5][30]/D  -      D       F     DFF_X1          1  0.007   0.000    0.391  
#-------------------------------------------------------------------------------------
Path 141: VIOLATED (-0.263 ns) Setup Check with Pin reg_out_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.138 (P)    0.143 (P)
            Arrival:=    0.175        0.030

              Setup:-    0.028
      Required Time:=    0.147
       Launch Clock:=    0.030
          Data Path:+    0.380
              Slack:=   -0.263

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK         -      CK      R     (arrival)      64  0.073       -    0.030  
  reg_pc_reg[23]/Q          -      CK->Q   F     DFF_X1          6  0.073   0.116    0.146  
  add_1801_23_g1378/ZN      -      A2->ZN  F     OR2_X2          3  0.019   0.055    0.201  
  add_1801_23_g1153/ZN      -      A1->ZN  R     NAND2_X2        2  0.011   0.024    0.225  
  FE_RC_1308_0/ZN           -      A->ZN   F     INV_X2          1  0.017   0.010    0.235  
  FE_RC_1307_0/ZN           -      A2->ZN  R     NAND2_X2        1  0.006   0.015    0.250  
  FE_RC_1306_0/ZN           -      A1->ZN  R     AND2_X4         1  0.009   0.029    0.280  
  add_1801_23_g1051_dup/ZN  -      A2->ZN  F     NAND2_X4        8  0.009   0.019    0.298  
  add_1801_23_g1020/ZN      -      A1->ZN  R     NAND2_X1        1  0.010   0.016    0.314  
  add_1801_23_g1357/ZN      -      A1->ZN  R     AND2_X2         2  0.010   0.030    0.344  
  FE_RC_3187_0/ZN           -      A3->ZN  F     NAND3_X1        1  0.009   0.021    0.365  
  FE_RC_3186_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.010   0.018    0.383  
  g85199__7114/ZN           -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.396  
  g84175__1786/ZN           -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.409  
  reg_out_reg[29]/D         -      D       R     DFF_X1          1  0.008   0.000    0.409  
#-----------------------------------------------------------------------------------------
Path 142: VIOLATED (-0.263 ns) Setup Check with Pin cpuregs_reg[2][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.143 (P)
            Arrival:=    0.152        0.029

              Setup:-    0.023
      Required Time:=    0.129
       Launch Clock:=    0.029
          Data Path:+    0.362
              Slack:=   -0.263

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN       -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN  -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN            -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN            -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.359  
  g186172/ZN            -      A1->ZN  R     NAND2_X1        1  0.019   0.020    0.379  
  FE_RC_530_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.391  
  cpuregs_reg[2][30]/D  -      D       F     DFF_X1          1  0.007   0.000    0.391  
#-------------------------------------------------------------------------------------
Path 143: VIOLATED (-0.262 ns) Setup Check with Pin cpuregs_reg[3][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.143 (P)
            Arrival:=    0.152        0.029

              Setup:-    0.023
      Required Time:=    0.129
       Launch Clock:=    0.029
          Data Path:+    0.362
              Slack:=   -0.262

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN       -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN  -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN            -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN            -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.359  
  g189890/ZN            -      A1->ZN  R     NAND2_X1        1  0.019   0.019    0.378  
  FE_RC_563_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.391  
  cpuregs_reg[3][30]/D  -      D       F     DFF_X1          1  0.007   0.000    0.391  
#-------------------------------------------------------------------------------------
Path 144: VIOLATED (-0.262 ns) Setup Check with Pin reg_out_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.137 (P)    0.115 (P)
            Arrival:=    0.173        0.001

              Setup:-    0.028
      Required Time:=    0.145
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.262

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[8]/CK         -      CK      R     (arrival)      62  0.071       -    0.001  
  decoded_imm_reg[8]/Q          -      CK->Q   R     DFF_X1          3  0.071   0.113    0.114  
  FE_OCPC36078_decoded_imm_8/Z  -      A->Z    R     BUF_X2          3  0.018   0.029    0.143  
  add_1801_23_g1235/ZN          -      A2->ZN  R     AND2_X1         2  0.011   0.037    0.180  
  add_1801_23_g1150/ZN          -      A2->ZN  F     NAND2_X1        1  0.013   0.018    0.198  
  add_1801_23_g1136/ZN          -      A1->ZN  R     NAND2_X2        3  0.010   0.020    0.219  
  add_1801_23_g1084/ZN          -      A1->ZN  F     NAND2_X2        1  0.014   0.017    0.236  
  add_1801_23_g1077/ZN          -      A1->ZN  R     NAND2_X4        5  0.009   0.028    0.265  
  FE_RC_1663_0_dup/ZN           -      B1->ZN  F     AOI21_X4        2  0.021   0.017    0.282  
  FE_RC_1089_0/ZN               -      A1->ZN  F     AND2_X4         3  0.010   0.033    0.316  
  add_1801_23_g979/ZN           -      B1->ZN  R     OAI21_X2        2  0.009   0.027    0.342  
  FE_RC_393_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.358  
  FE_RC_392_0/ZN                -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.378  
  g85184__3772/ZN               -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.393  
  g84154__8780/ZN               -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.407  
  reg_out_reg[24]/D             -      D       R     DFF_X1          1  0.009   0.000    0.407  
#---------------------------------------------------------------------------------------------
Path 145: VIOLATED (-0.262 ns) Setup Check with Pin cpuregs_reg[4][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.116 (P)    0.143 (P)
            Arrival:=    0.152        0.029

              Setup:-    0.023
      Required Time:=    0.129
       Launch Clock:=    0.029
          Data Path:+    0.362
              Slack:=   -0.262

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN       -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN  -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN            -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN            -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  g186181/ZN            -      A1->ZN  R     NAND2_X1        1  0.019   0.020    0.379  
  FE_RC_1919_0/ZN       -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.391  
  cpuregs_reg[4][30]/D  -      D       F     DFF_X1          1  0.006   0.000    0.391  
#-------------------------------------------------------------------------------------
Path 146: VIOLATED (-0.262 ns) Setup Check with Pin reg_out_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.138 (P)    0.115 (P)
            Arrival:=    0.175        0.001

              Setup:-    0.028
      Required Time:=    0.146
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.262

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[8]/CK         -      CK      R     (arrival)      62  0.071       -    0.001  
  decoded_imm_reg[8]/Q          -      CK->Q   R     DFF_X1          3  0.071   0.113    0.114  
  FE_OCPC36078_decoded_imm_8/Z  -      A->Z    R     BUF_X2          3  0.018   0.029    0.143  
  add_1801_23_g1235/ZN          -      A2->ZN  R     AND2_X1         2  0.011   0.037    0.180  
  add_1801_23_g1150/ZN          -      A2->ZN  F     NAND2_X1        1  0.013   0.018    0.198  
  add_1801_23_g1136/ZN          -      A1->ZN  R     NAND2_X2        3  0.010   0.020    0.219  
  add_1801_23_g1084/ZN          -      A1->ZN  F     NAND2_X2        1  0.014   0.017    0.236  
  add_1801_23_g1077/ZN          -      A1->ZN  R     NAND2_X4        5  0.009   0.028    0.265  
  FE_RC_1663_0_dup/ZN           -      B1->ZN  F     AOI21_X4        2  0.021   0.017    0.282  
  FE_RC_1089_0/ZN               -      A1->ZN  F     AND2_X4         3  0.010   0.033    0.316  
  add_1801_23_g978/ZN           -      B1->ZN  R     OAI21_X2        2  0.009   0.027    0.342  
  FE_RC_415_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.357  
  FE_RC_414_0/ZN                -      A->ZN   R     OAI21_X1        1  0.009   0.021    0.378  
  g84985__1474/ZN               -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.395  
  g84153__9906/ZN               -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.408  
  reg_out_reg[20]/D             -      D       R     DFF_X1          1  0.009   0.000    0.408  
#---------------------------------------------------------------------------------------------
Path 147: VIOLATED (-0.262 ns) Setup Check with Pin reg_out_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.384
              Slack:=   -0.262

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[8]/CK         -      CK      R     (arrival)      62  0.071       -    0.001  
  decoded_imm_reg[8]/Q          -      CK->Q   R     DFF_X1          3  0.071   0.113    0.114  
  FE_OCPC36078_decoded_imm_8/Z  -      A->Z    R     BUF_X2          3  0.018   0.029    0.143  
  add_1801_23_g1235/ZN          -      A2->ZN  R     AND2_X1         2  0.011   0.037    0.180  
  add_1801_23_g1150/ZN          -      A2->ZN  F     NAND2_X1        1  0.013   0.018    0.198  
  add_1801_23_g1136/ZN          -      A1->ZN  R     NAND2_X2        3  0.010   0.020    0.219  
  add_1801_23_g1084/ZN          -      A1->ZN  F     NAND2_X2        1  0.014   0.017    0.236  
  add_1801_23_g1077/ZN          -      A1->ZN  R     NAND2_X4        5  0.009   0.028    0.265  
  FE_RC_1663_0/ZN               -      B1->ZN  F     AOI21_X4        1  0.021   0.017    0.282  
  FE_RC_1090_0/ZN               -      A2->ZN  R     NAND2_X4        6  0.009   0.025    0.307  
  add_1801_23_g191105/ZN        -      A->ZN   R     XNOR2_X1        1  0.017   0.042    0.349  
  g85206__178677/ZN             -      A1->ZN  F     NAND2_X1        1  0.021   0.019    0.368  
  g178676/ZN                    -      A2->ZN  R     NAND2_X1        1  0.011   0.016    0.385  
  reg_out_reg[16]/D             -      D       R     DFF_X1          1  0.009   0.000    0.385  
#---------------------------------------------------------------------------------------------
Path 148: VIOLATED (-0.262 ns) Setup Check with Pin reg_out_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.138 (P)    0.143 (P)
            Arrival:=    0.175        0.030

              Setup:-    0.028
      Required Time:=    0.147
       Launch Clock:=    0.030
          Data Path:+    0.379
              Slack:=   -0.262

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK         -      CK      R     (arrival)      64  0.073       -    0.030  
  reg_pc_reg[23]/Q          -      CK->Q   F     DFF_X1          6  0.073   0.116    0.146  
  add_1801_23_g1378/ZN      -      A2->ZN  F     OR2_X2          3  0.019   0.055    0.201  
  add_1801_23_g1153/ZN      -      A1->ZN  R     NAND2_X2        2  0.011   0.024    0.225  
  FE_RC_1308_0/ZN           -      A->ZN   F     INV_X2          1  0.017   0.010    0.235  
  FE_RC_1307_0/ZN           -      A2->ZN  R     NAND2_X2        1  0.006   0.015    0.250  
  FE_RC_1306_0/ZN           -      A1->ZN  R     AND2_X4         1  0.009   0.029    0.280  
  add_1801_23_g1051_dup/ZN  -      A2->ZN  F     NAND2_X4        8  0.009   0.018    0.298  
  add_1801_23_g1018/ZN      -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.313  
  add_1801_23_g1355/ZN      -      A1->ZN  R     AND2_X2         2  0.010   0.030    0.343  
  FE_RC_413_0/ZN            -      A2->ZN  F     NAND3_X1        1  0.009   0.019    0.363  
  FE_RC_1111_0/ZN           -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.381  
  g85188__2683/ZN           -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.395  
  g84150__1840/ZN           -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.408  
  reg_out_reg[25]/D         -      D       R     DFF_X1          1  0.008   0.000    0.408  
#-----------------------------------------------------------------------------------------
Path 149: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[6][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.116 (P)    0.143 (P)
            Arrival:=    0.152        0.029

              Setup:-    0.023
      Required Time:=    0.129
       Launch Clock:=    0.029
          Data Path:+    0.361
              Slack:=   -0.261

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN       -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN  -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN            -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN            -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.359  
  g186177/ZN            -      A1->ZN  R     NAND2_X1        1  0.019   0.019    0.378  
  FE_RC_526_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.390  
  cpuregs_reg[6][30]/D  -      D       F     DFF_X1          1  0.006   0.000    0.390  
#-------------------------------------------------------------------------------------
Path 150: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[18][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.116 (P)    0.143 (P)
            Arrival:=    0.152        0.029

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=    0.029
          Data Path:+    0.354
              Slack:=   -0.261

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   R     XNOR2_X2        1  0.010   0.029    0.307  
  g186174/ZN             -      A1->ZN  F     NAND2_X2        1  0.020   0.020    0.326  
  g189891/ZN             -      A1->ZN  R     NAND2_X4        7  0.011   0.027    0.353  
  g186178_dup/ZN         -      A->ZN   F     INV_X8          5  0.020   0.010    0.363  
  FE_RC_3043_0/ZN        -      B1->ZN  R     OAI21_X2        1  0.006   0.020    0.383  
  cpuregs_reg[18][30]/D  -      D       R     DFF_X1          1  0.014   0.000    0.383  
#--------------------------------------------------------------------------------------
Path 151: VIOLATED (-0.260 ns) Setup Check with Pin cpuregs_reg[13][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.143 (P)
            Arrival:=    0.181        0.029

              Setup:-    0.027
      Required Time:=    0.154
       Launch Clock:=    0.029
          Data Path:+    0.385
              Slack:=   -0.260

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.033    0.398  
  g161584/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.414  
  cpuregs_reg[13][29]/D  -      D       F     DFF_X1          1  0.016   0.000    0.414  
#--------------------------------------------------------------------------------------
Path 152: VIOLATED (-0.260 ns) Setup Check with Pin cpuregs_reg[16][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.143 (P)
            Arrival:=    0.181        0.029

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.029
          Data Path:+    0.387
              Slack:=   -0.260

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.032    0.398  
  g162185/ZN             -      A1->ZN  F     OAI22_X1        1  0.019   0.019    0.416  
  cpuregs_reg[16][29]/D  -      D       F     DFF_X1          1  0.010   0.000    0.416  
#--------------------------------------------------------------------------------------
Path 153: VIOLATED (-0.260 ns) Setup Check with Pin reg_out_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.142       -0.002

              Setup:-    0.029
      Required Time:=    0.113
       Launch Clock:=   -0.002
          Data Path:+    0.375
              Slack:=   -0.260

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                 -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q                  -      CK->Q   R     DFF_X1          4  0.070   0.127    0.125  
  add_1801_23_g1227/ZN             -      A1->ZN  R     AND2_X1         2  0.031   0.045    0.170  
  add_1801_23_g1180/ZN             -      A1->ZN  F     NAND2_X1        1  0.014   0.017    0.187  
  add_1801_23_g1135/ZN             -      A1->ZN  R     NAND2_X2        2  0.011   0.017    0.204  
  add_1801_23_g1081/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.018    0.222  
  add_1801_23_g1039/ZN             -      A2->ZN  R     NAND3_X4        3  0.010   0.025    0.248  
  FE_OCPC888_add_1801_23_n_679/ZN  -      A->ZN   F     INV_X1          4  0.017   0.020    0.268  
  add_1801_23_g1000/ZN             -      B1->ZN  R     OAI21_X2        1  0.011   0.030    0.298  
  add_1801_23_g971/ZN              -      A->ZN   R     XNOR2_X2        1  0.021   0.043    0.340  
  FE_RC_3235_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.023   0.017    0.357  
  FE_RC_3234_0/ZN                  -      A1->ZN  R     NAND3_X1        1  0.010   0.016    0.373  
  reg_out_reg[9]/D                 -      D       R     DFF_X1          1  0.012   0.000    0.373  
#------------------------------------------------------------------------------------------------
Path 154: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[20][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.143 (P)
            Arrival:=    0.181        0.029

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.029
          Data Path:+    0.386
              Slack:=   -0.259

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.030    0.396  
  g192455/ZN             -      A1->ZN  F     OAI22_X1        1  0.019   0.019    0.415  
  cpuregs_reg[20][29]/D  -      D       F     DFF_X1          1  0.010   0.000    0.415  
#--------------------------------------------------------------------------------------
Path 155: VIOLATED (-0.258 ns) Setup Check with Pin alu_out_q_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.258

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK      -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[2]/QN      -      CK->QN  R     DFF_X1          5  0.071   0.114    0.115  
  FE_OFC701_n_8156/ZN    -      A->ZN   F     INV_X2          3  0.037   0.016    0.132  
  g84992__190331/ZN      -      A1->ZN  R     NAND2_X2        3  0.012   0.022    0.153  
  g84907/ZN              -      A->ZN   F     INV_X1          2  0.015   0.015    0.168  
  FE_RC_1623_0/ZN        -      B1->ZN  R     AOI21_X2        2  0.008   0.026    0.194  
  FE_RC_1238_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.022   0.021    0.214  
  FE_RC_1237_0/ZN        -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.233  
  g192800/ZN             -      A1->ZN  F     NAND2_X4        2  0.012   0.019    0.252  
  FE_OCPC1653_n_34560/Z  -      A->Z    F     BUF_X8          6  0.012   0.028    0.281  
  FE_RC_387_0/ZN         -      B1->ZN  R     AOI21_X2        3  0.006   0.036    0.317  
  g192095/ZN             -      B1->ZN  F     OAI21_X1        1  0.031   0.019    0.336  
  g164797/ZN             -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.352  
  g163885/ZN             -      A->ZN   F     OAI211_X1       1  0.009   0.029    0.381  
  alu_out_q_reg[12]/D    -      D       F     DFF_X1          1  0.018   0.000    0.381  
#--------------------------------------------------------------------------------------
Path 156: VIOLATED (-0.258 ns) Setup Check with Pin cpuregs_reg[21][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.143 (P)
            Arrival:=    0.181        0.029

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.029
          Data Path:+    0.385
              Slack:=   -0.258

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.032    0.398  
  g192899/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.414  
  cpuregs_reg[21][29]/D  -      D       F     DFF_X1          1  0.010   0.000    0.414  
#--------------------------------------------------------------------------------------
Path 157: VIOLATED (-0.257 ns) Setup Check with Pin reg_out_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.138 (P)    0.115 (P)
            Arrival:=    0.174        0.001

              Setup:-    0.028
      Required Time:=    0.146
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.257

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[8]/CK         -      CK      R     (arrival)      62  0.071       -    0.001  
  decoded_imm_reg[8]/Q          -      CK->Q   R     DFF_X1          3  0.071   0.113    0.114  
  FE_OCPC36078_decoded_imm_8/Z  -      A->Z    R     BUF_X2          3  0.018   0.029    0.143  
  add_1801_23_g1235/ZN          -      A2->ZN  R     AND2_X1         2  0.011   0.037    0.180  
  add_1801_23_g1150/ZN          -      A2->ZN  F     NAND2_X1        1  0.013   0.018    0.198  
  add_1801_23_g1136/ZN          -      A1->ZN  R     NAND2_X2        3  0.010   0.020    0.219  
  add_1801_23_g1084/ZN          -      A1->ZN  F     NAND2_X2        1  0.014   0.017    0.236  
  add_1801_23_g1077/ZN          -      A1->ZN  R     NAND2_X4        5  0.009   0.029    0.265  
  FE_RC_3121_0/ZN               -      B1->ZN  F     AOI21_X4        1  0.021   0.017    0.282  
  add_1801_23_g1004_dup/ZN      -      A1->ZN  R     NAND2_X4        7  0.009   0.024    0.306  
  add_1801_23_g175364/ZN        -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.321  
  add_1801_23_g962/ZN           -      A1->ZN  R     NAND2_X1        2  0.008   0.019    0.340  
  FE_RC_334_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.354  
  FE_RC_333_0/ZN                -      A->ZN   R     OAI21_X1        1  0.008   0.020    0.374  
  g168391/ZN                    -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.390  
  g163764/ZN                    -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.404  
  reg_out_reg[23]/D             -      D       R     DFF_X1          1  0.008   0.000    0.404  
#---------------------------------------------------------------------------------------------
Path 158: VIOLATED (-0.257 ns) Setup Check with Pin count_cycle_reg[34]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[34]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.142 (P)
            Arrival:=    0.152        0.029

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.029
          Data Path:+    0.352
              Slack:=   -0.257

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1706_n_30895/ZN      -      A->ZN   R     INV_X4         18  0.013   0.034    0.307  
  inc_add_1428_40_g189236/ZN  -      A1->ZN  F     NAND3_X1        1  0.023   0.022    0.329  
  inc_add_1428_40_g942/ZN     -      A->ZN   R     OAI21_X1        1  0.012   0.022    0.351  
  g170508/ZN                  -      A1->ZN  R     AND2_X2         1  0.019   0.030    0.381  
  count_cycle_reg[34]/D       -      D       R     DFF_X1          1  0.008   0.000    0.381  
#-------------------------------------------------------------------------------------------
Path 159: VIOLATED (-0.257 ns) Setup Check with Pin count_cycle_reg[36]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[36]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.142 (P)
            Arrival:=    0.151        0.029

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=    0.029
          Data Path:+    0.351
              Slack:=   -0.257

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1706_n_30895/ZN      -      A->ZN   R     INV_X4         18  0.013   0.034    0.307  
  inc_add_1428_40_g189235/ZN  -      A1->ZN  F     NAND3_X1        1  0.023   0.021    0.328  
  inc_add_1428_40_g954/ZN     -      A->ZN   R     OAI21_X1        1  0.012   0.022    0.350  
  g170513/ZN                  -      A1->ZN  R     AND2_X2         1  0.019   0.030    0.380  
  count_cycle_reg[36]/D       -      D       R     DFF_X1          1  0.008   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 160: VIOLATED (-0.257 ns) Setup Check with Pin cpuregs_reg[17][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.143 (P)
            Arrival:=    0.181        0.029

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.029
          Data Path:+    0.384
              Slack:=   -0.257

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.031    0.397  
  g161704/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.413  
  cpuregs_reg[17][29]/D  -      D       F     DFF_X1          1  0.010   0.000    0.413  
#--------------------------------------------------------------------------------------
Path 161: VIOLATED (-0.256 ns) Setup Check with Pin count_cycle_reg[38]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[38]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.116 (P)    0.142 (P)
            Arrival:=    0.153        0.029

              Setup:-    0.028
      Required Time:=    0.124
       Launch Clock:=    0.029
          Data Path:+    0.351
              Slack:=   -0.256

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1706_n_30895/ZN      -      A->ZN   R     INV_X4         18  0.013   0.034    0.307  
  inc_add_1428_40_g189233/ZN  -      A1->ZN  F     NAND3_X1        1  0.023   0.022    0.329  
  inc_add_1428_40_g944/ZN     -      A->ZN   R     OAI21_X1        1  0.012   0.022    0.350  
  g170490/ZN                  -      A1->ZN  R     AND2_X2         1  0.019   0.030    0.380  
  count_cycle_reg[38]/D       -      D       R     DFF_X1          1  0.008   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 162: VIOLATED (-0.256 ns) Setup Check with Pin cpuregs_reg[19][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.143 (P)
            Arrival:=    0.181        0.029

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.029
          Data Path:+    0.382
              Slack:=   -0.256

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.030    0.396  
  g161734/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.412  
  cpuregs_reg[19][29]/D  -      D       F     DFF_X1          1  0.011   0.000    0.412  
#--------------------------------------------------------------------------------------
Path 163: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[18][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.143 (P)
            Arrival:=    0.181        0.029

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=    0.029
          Data Path:+    0.383
              Slack:=   -0.255

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.031    0.397  
  FE_RC_3225_0/ZN        -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.412  
  cpuregs_reg[18][29]/D  -      D       F     DFF_X1          1  0.009   0.000    0.412  
#--------------------------------------------------------------------------------------
Path 164: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[15][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.143 (P)
            Arrival:=    0.181        0.029

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.029
          Data Path:+    0.382
              Slack:=   -0.255

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.030    0.396  
  g161663/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.411  
  cpuregs_reg[15][29]/D  -      D       F     DFF_X1          1  0.010   0.000    0.411  
#--------------------------------------------------------------------------------------
Path 165: VIOLATED (-0.255 ns) Setup Check with Pin count_cycle_reg[52]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[52]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.142 (P)
            Arrival:=    0.157        0.029

              Setup:-    0.024
      Required Time:=    0.133
       Launch Clock:=    0.029
          Data Path:+    0.359
              Slack:=   -0.255

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1707_n_30895/Z       -      A->Z    F     BUF_X2         10  0.013   0.045    0.318  
  inc_add_1428_40_g179616/ZN  -      A1->ZN  R     NOR2_X1         1  0.017   0.028    0.346  
  inc_add_1428_40_g937/ZN     -      B1->ZN  F     OAI21_X1        1  0.016   0.016    0.362  
  g170525/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.388  
  count_cycle_reg[52]/D       -      D       F     DFF_X1          1  0.008   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 166: VIOLATED (-0.255 ns) Setup Check with Pin count_cycle_reg[32]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[32]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.119 (P)    0.142 (P)
            Arrival:=    0.155        0.029

              Setup:-    0.028
      Required Time:=    0.127
       Launch Clock:=    0.029
          Data Path:+    0.353
              Slack:=   -0.255

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1707_n_30895/Z       -      A->Z    F     BUF_X2         10  0.013   0.046    0.319  
  inc_add_1428_40_g189251/ZN  -      A1->ZN  R     OAI22_X1        1  0.017   0.030    0.349  
  g168330/ZN                  -      A1->ZN  F     NAND2_X1        1  0.030   0.017    0.366  
  g168214/ZN                  -      A->ZN   R     INV_X1          1  0.018   0.015    0.382  
  count_cycle_reg[32]/D       -      D       R     DFF_X1          1  0.008   0.000    0.382  
#-------------------------------------------------------------------------------------------
Path 167: VIOLATED (-0.255 ns) Setup Check with Pin mem_addr_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.025
      Required Time:=    0.113
       Launch Clock:=   -0.011
          Data Path:+    0.379
              Slack:=   -0.255

#----------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                       -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q                        -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                             -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                             -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC37_n_31871_dup/ZN                    -      A->ZN   F     INV_X8          8  0.023   0.021    0.173  
  FE_OFC212_n_31871/Z                        -      A->Z    F     BUF_X8          7  0.012   0.031    0.203  
  g194046/ZN                                 -      A1->ZN  R     NAND2_X4        2  0.007   0.025    0.228  
  g28/ZN                                     -      A->ZN   F     INV_X8         17  0.019   0.015    0.243  
  g84114__5703/ZN                            -      A1->ZN  R     AOI22_X1        1  0.009   0.038    0.281  
  FE_OCPC1471_n_9155/Z                       -      A->Z    R     BUF_X2          1  0.031   0.036    0.317  
  g84056__9906/ZN                            -      A1->ZN  F     NAND2_X2        1  0.014   0.015    0.332  
  FE_OCPC1414_FE_OFN35491_mem_la_addr_15/ZN  -      A->ZN   R     INV_X2          2  0.008   0.023    0.355  
  g165201/ZN                                 -      B1->ZN  F     OAI21_X2        1  0.015   0.013    0.368  
  mem_addr_reg[15]/D                         -      D       F     DFF_X1          1  0.011   0.000    0.368  
#----------------------------------------------------------------------------------------------------------
Path 168: VIOLATED (-0.255 ns) Setup Check with Pin count_instr_reg[43]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[43]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.170 (P)
            Arrival:=    0.157        0.057

              Setup:-    0.023
      Required Time:=    0.134
       Launch Clock:=    0.057
          Data Path:+    0.332
              Slack:=   -0.255

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1115_n_17481/ZN          -      A->ZN   R     INV_X2          4  0.019   0.026    0.308  
  inc_add_1559_34_g1019/ZN        -      A1->ZN  F     NAND2_X1        2  0.014   0.018    0.326  
  FE_RC_558_0/ZN                  -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.341  
  FE_RC_557_0/ZN                  -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.360  
  g193686/ZN                      -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.377  
  g166887/ZN                      -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.389  
  count_instr_reg[43]/D           -      D       F     DFF_X1          1  0.006   0.000    0.389  
#-----------------------------------------------------------------------------------------------
Path 169: VIOLATED (-0.254 ns) Setup Check with Pin count_instr_reg[45]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[45]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.170 (P)
            Arrival:=    0.157        0.057

              Setup:-    0.023
      Required Time:=    0.134
       Launch Clock:=    0.057
          Data Path:+    0.331
              Slack:=   -0.254

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1115_n_17481/ZN          -      A->ZN   R     INV_X2          4  0.019   0.026    0.308  
  inc_add_1559_34_g1018/ZN        -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.324  
  inc_add_1559_34_g933/ZN         -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.361  
  g193688/ZN                      -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.377  
  g166889/ZN                      -      A1->ZN  F     NAND2_X1        1  0.009   0.011    0.388  
  count_instr_reg[45]/D           -      D       F     DFF_X1          1  0.006   0.000    0.388  
#-----------------------------------------------------------------------------------------------
Path 170: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[1][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.143 (P)
            Arrival:=    0.181        0.029

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=    0.029
          Data Path:+    0.382
              Slack:=   -0.254

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN            -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN            -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN            -      A->ZN   R     INV_X8         25  0.020   0.030    0.396  
  g161674/ZN            -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.411  
  cpuregs_reg[1][29]/D  -      D       F     DFF_X1          1  0.009   0.000    0.411  
#-------------------------------------------------------------------------------------
Path 171: VIOLATED (-0.254 ns) Setup Check with Pin count_instr_reg[47]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[47]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.170 (P)
            Arrival:=    0.157        0.057

              Setup:-    0.023
      Required Time:=    0.134
       Launch Clock:=    0.057
          Data Path:+    0.331
              Slack:=   -0.254

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1115_n_17481/ZN          -      A->ZN   R     INV_X2          4  0.019   0.026    0.308  
  inc_add_1559_34_g990/ZN         -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.324  
  inc_add_1559_34_g951/ZN         -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.361  
  g193689/ZN                      -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.376  
  g166892/ZN                      -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.388  
  count_instr_reg[47]/D           -      D       F     DFF_X1          1  0.006   0.000    0.388  
#-----------------------------------------------------------------------------------------------
Path 172: VIOLATED (-0.254 ns) Setup Check with Pin count_cycle_reg[40]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[40]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.118 (P)    0.142 (P)
            Arrival:=    0.155        0.029

              Setup:-    0.029
      Required Time:=    0.126
       Launch Clock:=    0.029
          Data Path:+    0.351
              Slack:=   -0.254

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1706_n_30895/ZN      -      A->ZN   R     INV_X4         18  0.013   0.034    0.307  
  inc_add_1428_40_g189220/ZN  -      A1->ZN  F     NAND3_X1        1  0.023   0.022    0.328  
  inc_add_1428_40_g938/ZN     -      A->ZN   R     OAI21_X1        1  0.012   0.022    0.350  
  g170498/ZN                  -      A1->ZN  R     AND2_X2         1  0.019   0.030    0.380  
  count_cycle_reg[40]/D       -      D       R     DFF_X1          1  0.008   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 173: VIOLATED (-0.254 ns) Setup Check with Pin count_cycle_reg[44]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[44]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.142 (P)
            Arrival:=    0.158        0.029

              Setup:-    0.024
      Required Time:=    0.134
       Launch Clock:=    0.029
          Data Path:+    0.359
              Slack:=   -0.254

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1707_n_30895/Z       -      A->Z    F     BUF_X2         10  0.013   0.046    0.319  
  inc_add_1428_40_g179628/ZN  -      A1->ZN  R     NOR2_X1         1  0.017   0.027    0.346  
  inc_add_1428_40_g941/ZN     -      B1->ZN  F     OAI21_X1        1  0.016   0.016    0.362  
  g170485/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.388  
  count_cycle_reg[44]/D       -      D       F     DFF_X1          1  0.008   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 174: VIOLATED (-0.253 ns) Setup Check with Pin count_instr_reg[41]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[41]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.170 (P)
            Arrival:=    0.157        0.057

              Setup:-    0.029
      Required Time:=    0.128
       Launch Clock:=    0.057
          Data Path:+    0.325
              Slack:=   -0.253

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1115_n_17481/ZN          -      A->ZN   R     INV_X2          4  0.019   0.026    0.308  
  inc_add_1559_34_g1020/ZN        -      A1->ZN  F     NAND2_X2        2  0.014   0.014    0.322  
  FE_RC_1462_0/ZN                 -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.339  
  FE_RC_1461_0/ZN                 -      A->ZN   F     OAI211_X1       1  0.009   0.026    0.365  
  g166883/ZN                      -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.381  
  count_instr_reg[41]/D           -      D       R     DFF_X1          1  0.009   0.000    0.381  
#-----------------------------------------------------------------------------------------------
Path 175: VIOLATED (-0.253 ns) Setup Check with Pin count_cycle_reg[33]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[33]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.119 (P)    0.142 (P)
            Arrival:=    0.156        0.029

              Setup:-    0.029
      Required Time:=    0.127
       Launch Clock:=    0.029
          Data Path:+    0.351
              Slack:=   -0.253

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1706_n_30895/ZN      -      A->ZN   R     INV_X4         18  0.013   0.034    0.307  
  inc_add_1428_40_g189234/ZN  -      A1->ZN  F     NAND3_X1        1  0.023   0.022    0.329  
  inc_add_1428_40_g921/ZN     -      A->ZN   R     OAI21_X1        1  0.012   0.022    0.351  
  g170509/ZN                  -      A1->ZN  R     AND2_X2         1  0.019   0.030    0.380  
  count_cycle_reg[33]/D       -      D       R     DFF_X1          1  0.008   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 176: VIOLATED (-0.253 ns) Setup Check with Pin count_cycle_reg[42]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[42]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.142 (P)
            Arrival:=    0.156        0.029

              Setup:-    0.029
      Required Time:=    0.128
       Launch Clock:=    0.029
          Data Path:+    0.352
              Slack:=   -0.253

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1706_n_30895/ZN      -      A->ZN   R     INV_X4         18  0.013   0.034    0.307  
  inc_add_1428_40_g189232/ZN  -      A1->ZN  F     NAND3_X1        1  0.023   0.022    0.328  
  inc_add_1428_40_g953/ZN     -      A->ZN   R     OAI21_X1        1  0.012   0.022    0.351  
  g170519/ZN                  -      A1->ZN  R     AND2_X2         1  0.019   0.030    0.381  
  count_cycle_reg[42]/D       -      D       R     DFF_X1          1  0.009   0.000    0.381  
#-------------------------------------------------------------------------------------------
Path 177: VIOLATED (-0.252 ns) Setup Check with Pin count_instr_reg[34]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[34]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.170 (P)
            Arrival:=    0.156        0.057

              Setup:-    0.029
      Required Time:=    0.128
       Launch Clock:=    0.057
          Data Path:+    0.324
              Slack:=   -0.252

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1118_n_17481/ZN          -      A->ZN   R     INV_X8         19  0.019   0.029    0.311  
  inc_add_1559_34_g959/ZN         -      A1->ZN  F     NAND3_X1        1  0.015   0.020    0.331  
  inc_add_1559_34_g942/ZN         -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.352  
  g193696/ZN                      -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.367  
  g166877/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.380  
  count_instr_reg[34]/D           -      D       R     DFF_X1          1  0.009   0.000    0.380  
#-----------------------------------------------------------------------------------------------
Path 178: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[2][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.152       -0.002

              Setup:-    0.023
      Required Time:=    0.129
       Launch Clock:=   -0.002
          Data Path:+    0.382
              Slack:=   -0.252

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.351  
  g183066/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.369  
  FE_RC_565_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.381  
  cpuregs_reg[2][22]/D    -      D       F     DFF_X1          1  0.006   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 179: VIOLATED (-0.252 ns) Setup Check with Pin count_instr_reg[38]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[38]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.170 (P)
            Arrival:=    0.158        0.057

              Setup:-    0.029
      Required Time:=    0.129
       Launch Clock:=    0.057
          Data Path:+    0.324
              Slack:=   -0.252

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1118_n_17481/ZN          -      A->ZN   R     INV_X8         19  0.019   0.028    0.310  
  inc_add_1559_34_g955/ZN         -      A1->ZN  F     NAND3_X1        1  0.015   0.019    0.329  
  inc_add_1559_34_g944/ZN         -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.350  
  g193700/ZN                      -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.367  
  g166881/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.381  
  count_instr_reg[38]/D           -      D       R     DFF_X1          1  0.009   0.000    0.381  
#-----------------------------------------------------------------------------------------------
Path 180: VIOLATED (-0.252 ns) Setup Check with Pin count_instr_reg[59]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[59]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.170 (P)
            Arrival:=    0.157        0.057

              Setup:-    0.029
      Required Time:=    0.129
       Launch Clock:=    0.057
          Data Path:+    0.323
              Slack:=   -0.252

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.031    0.281  
  FE_OCPC1117_n_17481/ZN          -      A->ZN   R     INV_X4          5  0.019   0.020    0.301  
  inc_add_1559_34_g984/ZN         -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.318  
  FE_RC_1493_0/ZN                 -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.336  
  FE_RC_1492_0/ZN                 -      A->ZN   F     OAI211_X1       1  0.010   0.028    0.364  
  g166821/ZN                      -      A1->ZN  R     NAND2_X1        1  0.015   0.016    0.380  
  count_instr_reg[59]/D           -      D       R     DFF_X1          1  0.009   0.000    0.380  
#-----------------------------------------------------------------------------------------------
Path 181: VIOLATED (-0.252 ns) Setup Check with Pin count_instr_reg[33]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[33]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.170 (P)
            Arrival:=    0.157        0.057

              Setup:-    0.029
      Required Time:=    0.128
       Launch Clock:=    0.057
          Data Path:+    0.323
              Slack:=   -0.252

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1118_n_17481/ZN          -      A->ZN   R     INV_X8         19  0.019   0.028    0.310  
  inc_add_1559_34_g922/ZN         -      A1->ZN  F     NAND3_X1        1  0.015   0.020    0.330  
  inc_add_1559_34_g921/ZN         -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.351  
  g193682/ZN                      -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.366  
  g166876/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.380  
  count_instr_reg[33]/D           -      D       R     DFF_X1          1  0.009   0.000    0.380  
#-----------------------------------------------------------------------------------------------
Path 182: VIOLATED (-0.251 ns) Setup Check with Pin count_instr_reg[37]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[37]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.170 (P)
            Arrival:=    0.157        0.057

              Setup:-    0.029
      Required Time:=    0.128
       Launch Clock:=    0.057
          Data Path:+    0.323
              Slack:=   -0.251

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1118_n_17481/ZN          -      A->ZN   R     INV_X8         19  0.019   0.029    0.311  
  g177410/ZN                      -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.325  
  g177409/ZN                      -      A->ZN   R     OAI221_X1       1  0.008   0.021    0.346  
  g193693/ZN                      -      A1->ZN  F     NAND2_X1        1  0.036   0.018    0.364  
  g166880/ZN                      -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.379  
  count_instr_reg[37]/D           -      D       R     DFF_X1          1  0.009   0.000    0.379  
#-----------------------------------------------------------------------------------------------
Path 183: VIOLATED (-0.251 ns) Setup Check with Pin count_instr_reg[40]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[40]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.170 (P)
            Arrival:=    0.157        0.057

              Setup:-    0.029
      Required Time:=    0.128
       Launch Clock:=    0.057
          Data Path:+    0.323
              Slack:=   -0.251

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1118_n_17481/ZN          -      A->ZN   R     INV_X8         19  0.019   0.028    0.310  
  inc_add_1559_34_g176403/ZN      -      A1->ZN  F     NAND3_X1        1  0.015   0.019    0.329  
  inc_add_1559_34_g938/ZN         -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.351  
  g193701/ZN                      -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.366  
  g166884/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.379  
  count_instr_reg[40]/D           -      D       R     DFF_X1          1  0.009   0.000    0.379  
#-----------------------------------------------------------------------------------------------
Path 184: VIOLATED (-0.251 ns) Setup Check with Pin count_instr_reg[44]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[44]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.170 (P)
            Arrival:=    0.157        0.057

              Setup:-    0.029
      Required Time:=    0.128
       Launch Clock:=    0.057
          Data Path:+    0.323
              Slack:=   -0.251

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1118_n_17481/ZN          -      A->ZN   R     INV_X8         19  0.019   0.028    0.310  
  inc_add_1559_34_g960/ZN         -      A1->ZN  F     NAND3_X1        1  0.015   0.020    0.330  
  inc_add_1559_34_g941/ZN         -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.351  
  g193685/ZN                      -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.367  
  g166888/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.380  
  count_instr_reg[44]/D           -      D       R     DFF_X1          1  0.009   0.000    0.380  
#-----------------------------------------------------------------------------------------------
Path 185: VIOLATED (-0.251 ns) Setup Check with Pin mem_addr_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.029
      Required Time:=    0.109
       Launch Clock:=   -0.011
          Data Path:+    0.371
              Slack:=   -0.251

#--------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q                      -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                           -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                           -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z                       -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z                      -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN                        -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2005_n_26846/ZN                   -      A->ZN   R     INV_X2          6  0.015   0.037    0.276  
  g84586__1474/ZN                          -      A1->ZN  F     NAND2_X1        1  0.026   0.022    0.299  
  g83977__9682/ZN                          -      A2->ZN  R     NAND2_X2        1  0.013   0.023    0.322  
  FE_OCPC1446_FE_OFN109_mem_la_addr_29/ZN  -      A->ZN   F     INV_X4          2  0.014   0.017    0.339  
  g165185/ZN                               -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.360  
  mem_addr_reg[29]/D                       -      D       R     DFF_X1          1  0.014   0.000    0.360  
#--------------------------------------------------------------------------------------------------------
Path 186: VIOLATED (-0.251 ns) Setup Check with Pin count_cycle_reg[58]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[58]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.142 (P)
            Arrival:=    0.158        0.029

              Setup:-    0.029
      Required Time:=    0.129
       Launch Clock:=    0.029
          Data Path:+    0.351
              Slack:=   -0.251

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1706_n_30895/ZN      -      A->ZN   R     INV_X4         18  0.013   0.033    0.305  
  inc_add_1428_40_g189237/ZN  -      A2->ZN  F     NAND3_X1        1  0.023   0.024    0.329  
  inc_add_1428_40_g947/ZN     -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.350  
  g170529/ZN                  -      A1->ZN  R     AND2_X2         1  0.019   0.030    0.380  
  count_cycle_reg[58]/D       -      D       R     DFF_X1          1  0.008   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 187: VIOLATED (-0.251 ns) Setup Check with Pin mem_addr_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.025
      Required Time:=    0.113
       Launch Clock:=   -0.011
          Data Path:+    0.374
              Slack:=   -0.251

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q          -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN               -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN               -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC37_n_31871_dup/ZN      -      A->ZN   F     INV_X8          8  0.023   0.021    0.173  
  FE_OFC212_n_31871/Z          -      A->Z    F     BUF_X8          7  0.012   0.031    0.203  
  g194046/ZN                   -      A1->ZN  R     NAND2_X4        2  0.007   0.025    0.228  
  g28_dup/ZN                   -      A->ZN   F     INV_X8         13  0.019   0.016    0.244  
  g84119__2703/ZN              -      A1->ZN  R     AOI22_X1        1  0.010   0.061    0.305  
  g84059__3772/ZN              -      A1->ZN  F     NAND2_X2        2  0.051   0.026    0.331  
  FE_OFC712_mem_la_addr_12/ZN  -      A->ZN   R     INV_X2          1  0.019   0.020    0.351  
  FE_RC_1849_0/ZN              -      B1->ZN  F     OAI21_X2        1  0.010   0.012    0.363  
  mem_addr_reg[12]/D           -      D       F     DFF_X1          1  0.011   0.000    0.363  
#--------------------------------------------------------------------------------------------
Path 188: VIOLATED (-0.250 ns) Setup Check with Pin count_cycle_reg[48]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[48]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.142 (P)
            Arrival:=    0.158        0.029

              Setup:-    0.024
      Required Time:=    0.134
       Launch Clock:=    0.029
          Data Path:+    0.355
              Slack:=   -0.250

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1706_n_30895/ZN      -      A->ZN   R     INV_X4         18  0.013   0.033    0.305  
  FE_OCPC1709_n_30895/ZN      -      A->ZN   F     INV_X1          2  0.023   0.014    0.319  
  inc_add_1428_40_g179621/ZN  -      A1->ZN  R     NOR2_X1         1  0.009   0.023    0.342  
  inc_add_1428_40_g932/ZN     -      B1->ZN  F     OAI21_X1        1  0.016   0.016    0.358  
  g170477/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.384  
  count_cycle_reg[48]/D       -      D       F     DFF_X1          1  0.008   0.000    0.384  
#-------------------------------------------------------------------------------------------
Path 189: VIOLATED (-0.250 ns) Setup Check with Pin count_cycle_reg[56]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[56]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.142 (P)
            Arrival:=    0.158        0.029

              Setup:-    0.029
      Required Time:=    0.129
       Launch Clock:=    0.029
          Data Path:+    0.350
              Slack:=   -0.250

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1706_n_30895/ZN      -      A->ZN   R     INV_X4         18  0.013   0.033    0.305  
  FE_RC_1430_0/ZN             -      A1->ZN  F     NAND3_X1        1  0.023   0.022    0.327  
  inc_add_1428_40_g936/ZN     -      A->ZN   R     OAI21_X1        1  0.012   0.022    0.349  
  g170527/ZN                  -      A1->ZN  R     AND2_X2         1  0.018   0.030    0.379  
  count_cycle_reg[56]/D       -      D       R     DFF_X1          1  0.008   0.000    0.379  
#-------------------------------------------------------------------------------------------
Path 190: VIOLATED (-0.250 ns) Setup Check with Pin count_cycle_reg[41]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[41]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.142 (P)
            Arrival:=    0.151        0.029

              Setup:-    0.031
      Required Time:=    0.120
       Launch Clock:=    0.029
          Data Path:+    0.341
              Slack:=   -0.250

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1708_n_30895/ZN      -      A->ZN   R     INV_X4          7  0.013   0.023    0.296  
  inc_add_1428_40_g189230/ZN  -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.312  
  FE_RC_1527_0/ZN             -      A->ZN   R     INV_X2          1  0.009   0.013    0.325  
  FE_RC_1525_0/ZN             -      A2->ZN  F     NAND2_X2        1  0.007   0.020    0.345  
  FE_RC_1523_0/ZN             -      B1->ZN  R     AOI21_X4        1  0.011   0.025    0.370  
  count_cycle_reg[41]/D       -      D       R     DFF_X1          1  0.021   0.000    0.370  
#-------------------------------------------------------------------------------------------
Path 191: VIOLATED (-0.250 ns) Setup Check with Pin mem_addr_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.029
      Required Time:=    0.109
       Launch Clock:=   -0.011
          Data Path:+    0.370
              Slack:=   -0.250

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.071   0.109    0.097  
  FE_RC_902_0/ZN               -      A1->ZN  R     AND2_X4         1  0.014   0.035    0.132  
  FE_RC_903_0/ZN               -      A->ZN   F     INV_X8          6  0.011   0.020    0.152  
  FE_OFC37_n_31871_dup/ZN      -      A->ZN   R     INV_X8          8  0.010   0.030    0.183  
  FE_OFC212_n_31871/Z          -      A->Z    R     BUF_X8          7  0.021   0.031    0.213  
  g194046/ZN                   -      A1->ZN  F     NAND2_X4        2  0.012   0.022    0.236  
  g28_dup/ZN                   -      A->ZN   R     INV_X8         13  0.013   0.023    0.259  
  g84117__2250/ZN              -      A1->ZN  F     AOI22_X1        1  0.014   0.016    0.276  
  FE_OCPC1481_n_9152/Z         -      A->Z    F     BUF_X2          1  0.017   0.034    0.310  
  g84057__8780/ZN              -      A1->ZN  R     NAND2_X2        1  0.008   0.017    0.327  
  FE_OFC530_mem_la_addr_14/ZN  -      A->ZN   F     INV_X2          2  0.012   0.011    0.338  
  g165200/ZN                   -      B1->ZN  R     OAI21_X2        1  0.006   0.020    0.358  
  mem_addr_reg[14]/D           -      D       R     DFF_X2          1  0.014   0.000    0.358  
#--------------------------------------------------------------------------------------------
Path 192: VIOLATED (-0.249 ns) Setup Check with Pin cpuregs_reg[24][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.182       -0.002

              Setup:-    0.027
      Required Time:=    0.154
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.249

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.029    0.388  
  g161264/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.016    0.404  
  cpuregs_reg[24][28]/D   -      D       F     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 193: VIOLATED (-0.249 ns) Setup Check with Pin count_instr_reg[42]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[42]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.170 (P)
            Arrival:=    0.158        0.057

              Setup:-    0.029
      Required Time:=    0.129
       Launch Clock:=    0.057
          Data Path:+    0.321
              Slack:=   -0.249

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1118_n_17481/ZN          -      A->ZN   R     INV_X8         19  0.019   0.027    0.309  
  inc_add_1559_34_g958/ZN         -      A1->ZN  F     NAND3_X1        1  0.015   0.019    0.328  
  inc_add_1559_34_g953/ZN         -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.349  
  g193699/ZN                      -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.365  
  g166886/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.378  
  count_instr_reg[42]/D           -      D       R     DFF_X1          1  0.009   0.000    0.378  
#-----------------------------------------------------------------------------------------------
Path 194: VIOLATED (-0.249 ns) Setup Check with Pin count_instr_reg[35]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[35]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.170 (P)
            Arrival:=    0.156        0.057

              Setup:-    0.029
      Required Time:=    0.128
       Launch Clock:=    0.057
          Data Path:+    0.320
              Slack:=   -0.249

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1118_n_17481/ZN          -      A->ZN   R     INV_X8         19  0.019   0.029    0.311  
  g81/ZN                          -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.325  
  FE_RC_1473_0/ZN                 -      A->ZN   R     OAI211_X1       1  0.008   0.021    0.346  
  g193692/ZN                      -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.363  
  g166878/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.376  
  count_instr_reg[35]/D           -      D       R     DFF_X1          1  0.009   0.000    0.376  
#-----------------------------------------------------------------------------------------------
Path 195: VIOLATED (-0.248 ns) Setup Check with Pin count_instr_reg[48]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[48]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.170 (P)
            Arrival:=    0.158        0.057

              Setup:-    0.029
      Required Time:=    0.129
       Launch Clock:=    0.057
          Data Path:+    0.321
              Slack:=   -0.248

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1118_n_17481/ZN          -      A->ZN   R     INV_X8         19  0.019   0.027    0.309  
  inc_add_1559_34_g965/ZN         -      A1->ZN  F     NAND3_X1        1  0.015   0.019    0.328  
  inc_add_1559_34_g932/ZN         -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.349  
  g193684/ZN                      -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.364  
  g166840/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.378  
  count_instr_reg[48]/D           -      D       R     DFF_X1          1  0.009   0.000    0.378  
#-----------------------------------------------------------------------------------------------
Path 196: VIOLATED (-0.248 ns) Setup Check with Pin count_cycle_reg[37]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[37]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.142 (P)
            Arrival:=    0.151        0.029

              Setup:-    0.024
      Required Time:=    0.127
       Launch Clock:=    0.029
          Data Path:+    0.346
              Slack:=   -0.248

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1708_n_30895/ZN      -      A->ZN   R     INV_X4          7  0.013   0.023    0.296  
  inc_add_1428_40_g189243/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.312  
  inc_add_1428_40_g931/ZN     -      A->ZN   F     XNOR2_X1        1  0.008   0.038    0.349  
  g170492/ZN                  -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.375  
  count_cycle_reg[37]/D       -      D       F     DFF_X1          1  0.008   0.000    0.375  
#-------------------------------------------------------------------------------------------
Path 197: VIOLATED (-0.248 ns) Setup Check with Pin count_instr_reg[32]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[32]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.170 (P)
            Arrival:=    0.157        0.057

              Setup:-    0.030
      Required Time:=    0.126
       Launch Clock:=    0.057
          Data Path:+    0.318
              Slack:=   -0.248

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1114_n_17481/Z           -      A->Z    F     BUF_X8         13  0.019   0.038    0.320  
  FE_RC_3135_0/ZN                 -      A1->ZN  R     OAI22_X4        1  0.010   0.021    0.341  
  g169462/ZN                      -      A->ZN   F     INV_X1          1  0.024   0.009    0.350  
  g166875/ZN                      -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.374  
  count_instr_reg[32]/D           -      D       R     DFF_X1          1  0.017   0.000    0.374  
#-----------------------------------------------------------------------------------------------
Path 198: VIOLATED (-0.247 ns) Setup Check with Pin mem_addr_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.367
              Slack:=   -0.247

#--------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q                      -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                           -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                           -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z                       -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z                      -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN                        -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2005_n_26846/ZN                   -      A->ZN   R     INV_X2          6  0.015   0.037    0.276  
  g84523__2391/ZN                          -      A1->ZN  F     AOI22_X2        1  0.026   0.019    0.295  
  g84424__6877/ZN                          -      A1->ZN  R     NAND2_X2        1  0.014   0.022    0.317  
  FE_OCPC1433_FE_OFN105_mem_la_addr_31/ZN  -      A->ZN   F     INV_X4          2  0.013   0.015    0.332  
  g165187/ZN                               -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.355  
  mem_addr_reg[31]/D                       -      D       R     DFF_X1          1  0.016   0.000    0.355  
#--------------------------------------------------------------------------------------------------------
Path 199: VIOLATED (-0.247 ns) Setup Check with Pin cpuregs_reg[1][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.031
      Required Time:=    0.151
       Launch Clock:=   -0.002
          Data Path:+    0.399
              Slack:=   -0.247

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g185368/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.325  
  g193833/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.353  
  g185370/ZN              -      A->ZN   F     INV_X8         25  0.020   0.018    0.371  
  g161673/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.027    0.398  
  cpuregs_reg[1][28]/D    -      D       R     DFF_X1          1  0.018   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 200: VIOLATED (-0.247 ns) Setup Check with Pin count_cycle_reg[35]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[35]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.142 (P)
            Arrival:=    0.152        0.029

              Setup:-    0.024
      Required Time:=    0.127
       Launch Clock:=    0.029
          Data Path:+    0.345
              Slack:=   -0.247

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1708_n_30895/ZN      -      A->ZN   R     INV_X4          7  0.013   0.023    0.296  
  inc_add_1428_40_g189223/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.314  
  FE_RC_588_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.329  
  FE_RC_587_0/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.346  
  g170515/ZN                  -      A1->ZN  F     AND2_X1         1  0.010   0.028    0.374  
  count_cycle_reg[35]/D       -      D       F     DFF_X1          1  0.009   0.000    0.374  
#-------------------------------------------------------------------------------------------
Path 201: VIOLATED (-0.247 ns) Setup Check with Pin count_instr_reg[36]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[36]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.170 (P)
            Arrival:=    0.158        0.057

              Setup:-    0.023
      Required Time:=    0.135
       Launch Clock:=    0.057
          Data Path:+    0.325
              Slack:=   -0.247

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1114_n_17481/Z           -      A->Z    F     BUF_X8         13  0.019   0.037    0.319  
  g176941/ZN                      -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.341  
  g176938/ZN                      -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.355  
  g193683/ZN                      -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.370  
  g166879/ZN                      -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.381  
  count_instr_reg[36]/D           -      D       F     DFF_X1          1  0.006   0.000    0.381  
#-----------------------------------------------------------------------------------------------
Path 202: VIOLATED (-0.246 ns) Setup Check with Pin cpu_state_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.099 (P)    0.102 (P)
            Arrival:=    0.136       -0.011

              Setup:-    0.030
      Required Time:=    0.105
       Launch Clock:=   -0.011
          Data Path:+    0.363
              Slack:=   -0.246

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[2]/CK              -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[2]/QN              -      CK->QN  R     DFF_X1          2  0.071   0.084    0.073  
  FE_OCPC1412_n_7912/Z             -      A->Z    R     BUF_X2          2  0.013   0.035    0.108  
  FE_OFC83_n_7912/Z                -      A->Z    R     BUF_X8         10  0.018   0.036    0.145  
  FE_OCPC1166_FE_DBTN36_n_7912/ZN  -      A->ZN   F     INV_X8         31  0.019   0.026    0.171  
  g163860/ZN                       -      A2->ZN  R     NAND3_X2        3  0.015   0.027    0.198  
  FE_OCPC2025_n_1070/ZN            -      A->ZN   F     INV_X1          1  0.017   0.013    0.210  
  FE_RC_1383_0/ZN                  -      A2->ZN  R     NOR2_X2         1  0.007   0.028    0.238  
  FE_RC_1382_0/ZN                  -      A2->ZN  F     NAND3_X2        2  0.016   0.027    0.265  
  g161260/ZN                       -      A1->ZN  R     NOR2_X2         6  0.014   0.045    0.310  
  g159963/ZN                       -      A1->ZN  F     NAND2_X1        1  0.033   0.020    0.330  
  g159784/ZN                       -      A->ZN   R     OAI21_X1        1  0.013   0.022    0.352  
  cpu_state_reg[0]/D               -      D       R     DFF_X1          1  0.018   0.000    0.352  
#------------------------------------------------------------------------------------------------
Path 203: VIOLATED (-0.246 ns) Setup Check with Pin mem_addr_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.025
      Required Time:=    0.113
       Launch Clock:=   -0.011
          Data Path:+    0.371
              Slack:=   -0.246

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q      -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN           -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN           -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC37_n_31871_dup/ZN  -      A->ZN   F     INV_X8          8  0.023   0.021    0.173  
  FE_OFC212_n_31871/Z      -      A->Z    F     BUF_X8          7  0.012   0.031    0.203  
  g194046/ZN               -      A1->ZN  R     NAND2_X4        2  0.007   0.025    0.228  
  g28_dup/ZN               -      A->ZN   F     INV_X8         13  0.019   0.016    0.244  
  g84118__6083/ZN          -      A1->ZN  R     AOI22_X1        1  0.010   0.058    0.302  
  g84058__4296/ZN          -      A1->ZN  F     NAND2_X2        2  0.049   0.026    0.328  
  g169415/ZN               -      A->ZN   R     INV_X1          1  0.018   0.019    0.347  
  g165199/ZN               -      B1->ZN  F     OAI21_X1        1  0.010   0.013    0.359  
  mem_addr_reg[13]/D       -      D       F     DFF_X1          1  0.011   0.000    0.359  
#----------------------------------------------------------------------------------------
Path 204: VIOLATED (-0.246 ns) Setup Check with Pin cpuregs_reg[17][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.025
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.246

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.029    0.388  
  g161703/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.403  
  cpuregs_reg[17][28]/D   -      D       F     DFF_X1          1  0.010   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 205: VIOLATED (-0.246 ns) Setup Check with Pin count_instr_reg[39]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[39]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.170 (P)
            Arrival:=    0.157        0.057

              Setup:-    0.029
      Required Time:=    0.129
       Launch Clock:=    0.057
          Data Path:+    0.318
              Slack:=   -0.246

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1118_n_17481/ZN          -      A->ZN   R     INV_X8         19  0.019   0.028    0.310  
  g177414/ZN                      -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.325  
  FE_RC_1519_0/ZN                 -      A->ZN   R     OAI211_X1       1  0.008   0.021    0.346  
  g193691/ZN                      -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.361  
  g166882/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.375  
  count_instr_reg[39]/D           -      D       R     DFF_X1          1  0.009   0.000    0.375  
#-----------------------------------------------------------------------------------------------
Path 206: VIOLATED (-0.246 ns) Setup Check with Pin reg_next_pc_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.111 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.030
      Required Time:=    0.118
       Launch Clock:=   -0.002
          Data Path:+    0.366
              Slack:=   -0.246

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1577_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          8  0.023   0.023    0.149  
  g84149__171109/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.170  
  g188507/ZN                     -      A2->ZN  F     NAND2_X4        3  0.013   0.020    0.190  
  g188505_dup/ZN                 -      A1->ZN  R     NAND2_X4        3  0.010   0.020    0.210  
  FE_RC_2199_0/ZN                -      A1->ZN  F     NAND3_X4        2  0.014   0.021    0.231  
  FE_RC_668_0/ZN                 -      A3->ZN  R     NAND3_X4        1  0.013   0.022    0.253  
  g186926/ZN                     -      A1->ZN  F     NAND3_X4        3  0.012   0.022    0.275  
  FE_OCPC1847_n_28142/Z          -      A->Z    F     BUF_X1          2  0.014   0.032    0.307  
  FE_RC_3297_0/ZN                -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.321  
  FE_RC_3296_0/ZN                -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.339  
  g164561/ZN                     -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.364  
  reg_next_pc_reg[4]/D           -      D       R     DFF_X1          1  0.016   0.000    0.364  
#----------------------------------------------------------------------------------------------
Path 207: VIOLATED (-0.246 ns) Setup Check with Pin mem_addr_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.029
      Required Time:=    0.109
       Launch Clock:=   -0.011
          Data Path:+    0.366
              Slack:=   -0.246

#----------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                       -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q                        -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                             -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                             -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z                         -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z                        -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN                          -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2005_n_26846/ZN                     -      A->ZN   R     INV_X2          6  0.015   0.037    0.276  
  g84584__4296/ZN                            -      A1->ZN  F     NAND2_X2        1  0.026   0.019    0.296  
  g83988__5703/ZN                            -      A2->ZN  R     NAND2_X2        1  0.011   0.024    0.319  
  FE_OCPC1140_FE_OFN34256_mem_la_addr_16/ZN  -      A->ZN   F     INV_X4          2  0.014   0.015    0.334  
  g165202/ZN                                 -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.355  
  mem_addr_reg[16]/D                         -      D       R     DFF_X1          1  0.014   0.000    0.355  
#----------------------------------------------------------------------------------------------------------
Path 208: VIOLATED (-0.246 ns) Setup Check with Pin mem_addr_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.109
       Launch Clock:=   -0.011
          Data Path:+    0.366
              Slack:=   -0.246

#--------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q                      -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                           -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                           -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z                       -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z                      -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN                        -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2005_n_26846/ZN                   -      A->ZN   R     INV_X2          6  0.015   0.037    0.276  
  g84531__5266/ZN                          -      A1->ZN  F     AOI22_X2        1  0.026   0.018    0.295  
  g84448__5019/ZN                          -      A1->ZN  R     NAND2_X2        1  0.014   0.023    0.318  
  FE_OCPC1429_FE_OFN122_mem_la_addr_30/ZN  -      A->ZN   F     INV_X4          2  0.014   0.016    0.333  
  g165186/ZN                               -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.354  
  mem_addr_reg[30]/D                       -      D       R     DFF_X1          1  0.014   0.000    0.354  
#--------------------------------------------------------------------------------------------------------
Path 209: VIOLATED (-0.246 ns) Setup Check with Pin mem_addr_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.365
              Slack:=   -0.246

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_store_reg/CK    -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q     -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN          -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN          -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z      -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z     -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN       -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2004_n_26846/ZN  -      A->ZN   R     INV_X4          8  0.015   0.030    0.269  
  g84524__174077/ZN       -      A1->ZN  F     AOI22_X2        1  0.019   0.017    0.286  
  FE_RC_1424_0/ZN         -      A2->ZN  F     AND2_X4         2  0.015   0.042    0.328  
  g165209/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.353  
  mem_addr_reg[23]/D      -      D       R     DFF_X1          1  0.017   0.000    0.353  
#---------------------------------------------------------------------------------------
Path 210: VIOLATED (-0.246 ns) Setup Check with Pin count_instr_reg[57]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[57]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.170 (P)
            Arrival:=    0.158        0.057

              Setup:-    0.023
      Required Time:=    0.135
       Launch Clock:=    0.057
          Data Path:+    0.324
              Slack:=   -0.246

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.031    0.281  
  FE_OCPC1117_n_17481/ZN          -      A->ZN   R     INV_X4          5  0.019   0.020    0.301  
  inc_add_1559_34_g1014/ZN        -      A1->ZN  F     NAND2_X1        1  0.011   0.015    0.316  
  inc_add_1559_34_g927/ZN         -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.353  
  g193694/ZN                      -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.369  
  g166909/ZN                      -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.380  
  count_instr_reg[57]/D           -      D       F     DFF_X1          1  0.006   0.000    0.380  
#-----------------------------------------------------------------------------------------------
Path 211: VIOLATED (-0.246 ns) Setup Check with Pin cpuregs_reg[19][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.025
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.404
              Slack:=   -0.246

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.028    0.387  
  FE_RC_1717_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.402  
  cpuregs_reg[19][28]/D   -      D       F     DFF_X1          1  0.011   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 212: VIOLATED (-0.246 ns) Setup Check with Pin cpuregs_reg[11][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.182       -0.002

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.246

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.029    0.388  
  g162122/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.403  
  cpuregs_reg[11][28]/D   -      D       F     DFF_X1          1  0.009   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 213: VIOLATED (-0.246 ns) Setup Check with Pin cpuregs_reg[24][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.027
      Required Time:=    0.154
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.246

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.352  
  g185432/ZN              -      A->ZN   R     INV_X8         25  0.015   0.032    0.383  
  g161785/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.399  
  cpuregs_reg[24][20]/D   -      D       F     DFF_X1          1  0.016   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 214: VIOLATED (-0.246 ns) Setup Check with Pin mem_addr_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.107
       Launch Clock:=   -0.011
          Data Path:+    0.364
              Slack:=   -0.246

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                 -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                 -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z             -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z            -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN              -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2008_n_26846/ZN         -      A->ZN   R     INV_X4         10  0.015   0.034    0.274  
  g84606__7344/ZN                -      A1->ZN  F     NAND2_X2        1  0.022   0.023    0.297  
  g84061__4547/ZN                -      A2->ZN  R     NAND2_X2        2  0.012   0.023    0.320  
  FE_OCPC1141_mem_la_addr_10/ZN  -      A->ZN   F     INV_X1          1  0.014   0.009    0.329  
  g165196/ZN                     -      B1->ZN  R     OAI21_X1        1  0.005   0.024    0.353  
  mem_addr_reg[10]/D             -      D       R     DFF_X1          1  0.017   0.000    0.353  
#----------------------------------------------------------------------------------------------
Path 215: VIOLATED (-0.245 ns) Setup Check with Pin cpuregs_reg[15][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.245

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g185368/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.325  
  g193833/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.353  
  g185370/ZN              -      A->ZN   F     INV_X8         25  0.020   0.017    0.370  
  g161661/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.396  
  cpuregs_reg[15][28]/D   -      D       R     DFF_X1          1  0.017   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 216: VIOLATED (-0.245 ns) Setup Check with Pin mem_addr_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.137       -0.011

              Setup:-    0.030
      Required Time:=    0.107
       Launch Clock:=   -0.011
          Data Path:+    0.364
              Slack:=   -0.245

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  latched_store_reg/CK          -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q           -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z            -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z           -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN             -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2008_n_26846/ZN        -      A->ZN   R     INV_X4         10  0.015   0.034    0.274  
  g84604__2703/ZN               -      A1->ZN  F     NAND2_X2        1  0.022   0.022    0.295  
  g84123__5019/ZN               -      A2->ZN  R     NAND2_X2        2  0.012   0.026    0.321  
  FE_OCPC1147_mem_la_addr_7/ZN  -      A->ZN   F     INV_X2          1  0.016   0.008    0.329  
  g165193/ZN                    -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.352  
  mem_addr_reg[7]/D             -      D       R     DFF_X1          1  0.017   0.000    0.352  
#---------------------------------------------------------------------------------------------
Path 217: VIOLATED (-0.245 ns) Setup Check with Pin cpuregs_reg[18][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.182       -0.002

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.245

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g185368/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.325  
  g193833/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.353  
  g185370/ZN              -      A->ZN   F     INV_X8         25  0.020   0.018    0.371  
  FE_RC_3237_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.396  
  cpuregs_reg[18][28]/D   -      D       R     DFF_X1          1  0.017   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 218: VIOLATED (-0.245 ns) Setup Check with Pin mem_addr_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.364
              Slack:=   -0.245

#--------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q                      -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                           -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                           -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z                       -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z                      -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN                        -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  g173048/ZN                               -      B1->ZN  R     OAI22_X1        1  0.015   0.040    0.280  
  g173047/ZN                               -      A->ZN   F     INV_X1          1  0.030   0.014    0.294  
  g173046/ZN                               -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.313  
  FE_OCPC1459_FE_OFN104_mem_la_addr_21/ZN  -      A->ZN   F     INV_X4          2  0.013   0.015    0.329  
  g165207/ZN                               -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.353  
  mem_addr_reg[21]/D                       -      D       R     DFF_X1          1  0.016   0.000    0.353  
#--------------------------------------------------------------------------------------------------------
Path 219: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[16][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=   -0.002
          Data Path:+    0.397
              Slack:=   -0.244

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g185368/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.325  
  g193833/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.353  
  g185370/ZN              -      A->ZN   F     INV_X8         25  0.020   0.016    0.370  
  FE_RC_3241_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.395  
  cpuregs_reg[16][28]/D   -      D       R     DFF_X1          1  0.017   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 220: VIOLATED (-0.244 ns) Setup Check with Pin mem_addr_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.029
      Required Time:=    0.109
       Launch Clock:=   -0.011
          Data Path:+    0.364
              Slack:=   -0.244

#--------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q                      -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                           -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                           -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z                       -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z                      -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN                        -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2005_n_26846/ZN                   -      A->ZN   R     INV_X2          6  0.015   0.037    0.276  
  g84530__176394/ZN                        -      A1->ZN  F     AOI22_X2        1  0.026   0.018    0.295  
  g84449__1857/ZN                          -      A1->ZN  R     NAND2_X2        1  0.014   0.022    0.316  
  FE_OCPC1431_FE_OFN128_mem_la_addr_19/ZN  -      A->ZN   F     INV_X4          2  0.013   0.016    0.332  
  g165205/ZN                               -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.353  
  mem_addr_reg[19]/D                       -      D       R     DFF_X1          1  0.014   0.000    0.353  
#--------------------------------------------------------------------------------------------------------
Path 221: VIOLATED (-0.244 ns) Setup Check with Pin reg_out_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.002

              Setup:-    0.024
      Required Time:=    0.127
       Launch Clock:=   -0.002
          Data Path:+    0.373
              Slack:=   -0.244

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK                -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q                 -      CK->Q   F     DFF_X1          5  0.070   0.114    0.112  
  add_1801_23_g190343/ZN          -      A1->ZN  F     OR2_X2          3  0.017   0.050    0.163  
  add_1801_23_g185542/ZN          -      A1->ZN  R     NAND3_X2        1  0.011   0.022    0.185  
  FE_RC_235_0/ZN                  -      A2->ZN  F     NAND3_X4        2  0.016   0.024    0.209  
  add_1801_23_g1054/ZN            -      A1->ZN  R     NAND2_X4        1  0.012   0.016    0.225  
  add_1801_23_g1039/ZN            -      A1->ZN  F     NAND3_X4        3  0.009   0.025    0.250  
  FE_OCPC887_add_1801_23_n_679/Z  -      A->Z    F     BUF_X2          4  0.016   0.033    0.283  
  add_1801_23_g1008/ZN            -      A->ZN   F     XNOR2_X1        1  0.008   0.044    0.327  
  g84285__4547/ZN                 -      B1->ZN  R     AOI21_X1        1  0.015   0.029    0.356  
  g84235__6083/ZN                 -      A1->ZN  F     NAND2_X1        1  0.022   0.015    0.371  
  reg_out_reg[8]/D                -      D       F     DFF_X1          1  0.009   0.000    0.371  
#-----------------------------------------------------------------------------------------------
Path 222: VIOLATED (-0.244 ns) Setup Check with Pin mem_addr_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.363
              Slack:=   -0.244

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_store_reg/CK    -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q     -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN          -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN          -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z      -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z     -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN       -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2008_n_26846/ZN  -      A->ZN   R     INV_X4         10  0.015   0.034    0.274  
  g84613__3772/ZN         -      A1->ZN  F     NAND2_X2        1  0.022   0.022    0.295  
  g84109__7675/ZN         -      A2->ZN  R     NAND2_X2        2  0.012   0.026    0.322  
  FE_OCPC1159_n_1169/ZN   -      A->ZN   F     INV_X2          1  0.016   0.008    0.329  
  g165192/ZN              -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.352  
  mem_addr_reg[6]/D       -      D       R     DFF_X1          1  0.016   0.000    0.352  
#---------------------------------------------------------------------------------------
Path 223: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[20][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=   -0.002
          Data Path:+    0.397
              Slack:=   -0.244

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g185368/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.325  
  g193833/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.353  
  g185370/ZN              -      A->ZN   F     INV_X8         25  0.020   0.017    0.370  
  FE_RC_3298_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.395  
  cpuregs_reg[20][28]/D   -      D       R     DFF_X1          1  0.016   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 224: VIOLATED (-0.244 ns) Setup Check with Pin count_cycle_reg[39]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[39]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.118 (P)    0.142 (P)
            Arrival:=    0.155        0.029

              Setup:-    0.024
      Required Time:=    0.131
       Launch Clock:=    0.029
          Data Path:+    0.346
              Slack:=   -0.244

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1708_n_30895/ZN      -      A->ZN   R     INV_X4          7  0.013   0.023    0.296  
  inc_add_1428_40_g189240/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.312  
  inc_add_1428_40_g928/ZN     -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.349  
  g170474/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.375  
  count_cycle_reg[39]/D       -      D       F     DFF_X1          1  0.008   0.000    0.375  
#-------------------------------------------------------------------------------------------
Path 225: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[4][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.143 (P)
            Arrival:=    0.180        0.029

              Setup:-    0.023
      Required Time:=    0.157
       Launch Clock:=    0.029
          Data Path:+    0.372
              Slack:=   -0.244

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN            -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN            -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.365  
  g180229/ZN            -      A2->ZN  R     NAND2_X1        1  0.020   0.023    0.388  
  FE_RC_361_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.401  
  cpuregs_reg[4][29]/D  -      D       F     DFF_X1          1  0.007   0.000    0.401  
#-------------------------------------------------------------------------------------
Path 226: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[16][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.033
      Required Time:=    0.148
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.244

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185428/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.319  
  g185427/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.346  
  g185432/ZN              -      A->ZN   F     INV_X8         25  0.021   0.019    0.365  
  g162176/ZN              -      A1->ZN  R     OAI22_X1        1  0.012   0.027    0.392  
  cpuregs_reg[16][20]/D   -      D       R     DFF_X1          1  0.029   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 227: VIOLATED (-0.243 ns) Setup Check with Pin count_cycle_reg[45]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[45]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.118 (P)    0.142 (P)
            Arrival:=    0.155        0.029

              Setup:-    0.024
      Required Time:=    0.131
       Launch Clock:=    0.029
          Data Path:+    0.345
              Slack:=   -0.243

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1708_n_30895/ZN      -      A->ZN   R     INV_X4          7  0.013   0.023    0.296  
  inc_add_1428_40_g189241/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.311  
  inc_add_1428_40_g933/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.348  
  g170510/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.374  
  count_cycle_reg[45]/D       -      D       F     DFF_X1          1  0.008   0.000    0.374  
#-------------------------------------------------------------------------------------------
Path 228: VIOLATED (-0.243 ns) Setup Check with Pin cpuregs_reg[21][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.112 (P)
            Arrival:=    0.160       -0.002

              Setup:-    0.025
      Required Time:=    0.135
       Launch Clock:=   -0.002
          Data Path:+    0.381
              Slack:=   -0.243

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.017    0.342  
  g162961/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.361  
  g161742/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.379  
  cpuregs_reg[21][7]/D    -      D       F     DFF_X1          1  0.009   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 229: VIOLATED (-0.243 ns) Setup Check with Pin cpuregs_reg[5][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.143 (P)
            Arrival:=    0.180        0.029

              Setup:-    0.023
      Required Time:=    0.157
       Launch Clock:=    0.029
          Data Path:+    0.371
              Slack:=   -0.243

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN            -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN            -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.365  
  g180230/ZN            -      A2->ZN  R     NAND2_X1        1  0.020   0.022    0.388  
  FE_RC_365_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.400  
  cpuregs_reg[5][29]/D  -      D       F     DFF_X1          1  0.006   0.000    0.400  
#-------------------------------------------------------------------------------------
Path 230: VIOLATED (-0.243 ns) Setup Check with Pin mem_addr_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.137       -0.011

              Setup:-    0.030
      Required Time:=    0.107
       Launch Clock:=   -0.011
          Data Path:+    0.361
              Slack:=   -0.243

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q          -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN               -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN               -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z           -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z          -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN            -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2008_n_26846/ZN       -      A->ZN   R     INV_X4         10  0.015   0.034    0.274  
  g84598__5953/ZN              -      A1->ZN  F     NAND2_X2        1  0.022   0.021    0.295  
  g84060__1474/ZN              -      A2->ZN  R     NAND2_X2        1  0.012   0.020    0.315  
  FE_OFC532_mem_la_addr_11/ZN  -      A->ZN   F     INV_X2          2  0.011   0.012    0.326  
  g165197/ZN                   -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.350  
  mem_addr_reg[11]/D           -      D       R     DFF_X1          1  0.017   0.000    0.350  
#--------------------------------------------------------------------------------------------
Path 231: VIOLATED (-0.243 ns) Setup Check with Pin cpuregs_reg[18][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.243

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185428/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.319  
  g185427/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.346  
  g185432/ZN              -      A->ZN   F     INV_X8         25  0.021   0.021    0.368  
  FE_RC_3324_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.393  
  cpuregs_reg[18][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 232: VIOLATED (-0.243 ns) Setup Check with Pin count_instr_reg[46]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[46]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.170 (P)
            Arrival:=    0.157        0.057

              Setup:-    0.029
      Required Time:=    0.128
       Launch Clock:=    0.057
          Data Path:+    0.315
              Slack:=   -0.243

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1118_n_17481/ZN          -      A->ZN   R     INV_X8         19  0.019   0.028    0.310  
  g176944/ZN                      -      A2->ZN  F     AOI22_X1        1  0.015   0.016    0.327  
  g176942/ZN                      -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.345  
  g193698/ZN                      -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.358  
  g166891/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.371  
  count_instr_reg[46]/D           -      D       R     DFF_X1          1  0.009   0.000    0.371  
#-----------------------------------------------------------------------------------------------
Path 233: VIOLATED (-0.243 ns) Setup Check with Pin cpuregs_reg[16][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.112 (P)
            Arrival:=    0.159       -0.002

              Setup:-    0.025
      Required Time:=    0.134
       Launch Clock:=   -0.002
          Data Path:+    0.378
              Slack:=   -0.243

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.018    0.343  
  g162901/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.359  
  g162162/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.377  
  cpuregs_reg[16][7]/D    -      D       F     DFF_X1          1  0.011   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 234: VIOLATED (-0.243 ns) Setup Check with Pin cpuregs_reg[20][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.033
      Required Time:=    0.148
       Launch Clock:=   -0.002
          Data Path:+    0.392
              Slack:=   -0.243

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185428/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.319  
  g185427/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.346  
  g185432/ZN              -      A->ZN   F     INV_X8         25  0.021   0.018    0.364  
  g192463/ZN              -      A1->ZN  R     OAI22_X1        1  0.011   0.027    0.391  
  cpuregs_reg[20][20]/D   -      D       R     DFF_X1          1  0.028   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 235: VIOLATED (-0.243 ns) Setup Check with Pin mem_addr_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.029
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.363
              Slack:=   -0.243

#--------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q                      -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                           -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                           -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z                       -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z                      -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN                        -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2004_n_26846/ZN                   -      A->ZN   R     INV_X4          8  0.015   0.030    0.269  
  g84605__5795/ZN                          -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.290  
  g83979__1309/ZN                          -      A2->ZN  R     NAND2_X2        1  0.011   0.023    0.313  
  FE_OCPC1422_FE_OFN108_mem_la_addr_20/ZN  -      A->ZN   F     INV_X4          2  0.013   0.017    0.330  
  g165206/ZN                               -      B1->ZN  R     OAI21_X2        1  0.010   0.021    0.351  
  mem_addr_reg[20]/D                       -      D       R     DFF_X1          1  0.014   0.000    0.351  
#--------------------------------------------------------------------------------------------------------
Path 236: VIOLATED (-0.242 ns) Setup Check with Pin cpuregs_reg[14][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.027
      Required Time:=    0.154
       Launch Clock:=   -0.002
          Data Path:+    0.399
              Slack:=   -0.242

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.030    0.381  
  g161613/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.397  
  cpuregs_reg[14][22]/D   -      D       F     DFF_X1          1  0.015   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 237: VIOLATED (-0.242 ns) Setup Check with Pin mem_addr_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.361
              Slack:=   -0.242

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  latched_store_reg/CK          -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q           -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z            -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z           -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN             -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2008_n_26846/ZN        -      A->ZN   R     INV_X4         10  0.015   0.033    0.273  
  g84615__4547/ZN               -      A1->ZN  F     NAND2_X2        1  0.022   0.020    0.294  
  g84111__8757/ZN               -      A2->ZN  R     NAND2_X2        2  0.011   0.025    0.319  
  FE_OCPC1423_mem_la_addr_4/ZN  -      A->ZN   F     INV_X2          1  0.016   0.008    0.327  
  g165190/ZN                    -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.350  
  mem_addr_reg[4]/D             -      D       R     DFF_X1          1  0.017   0.000    0.350  
#---------------------------------------------------------------------------------------------
Path 238: VIOLATED (-0.242 ns) Setup Check with Pin count_cycle_reg[43]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[43]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.116 (P)    0.142 (P)
            Arrival:=    0.153        0.029

              Setup:-    0.029
      Required Time:=    0.124
       Launch Clock:=    0.029
          Data Path:+    0.338
              Slack:=   -0.242

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1708_n_30895/ZN      -      A->ZN   R     INV_X4          7  0.013   0.023    0.296  
  inc_add_1428_40_g189229/ZN  -      A1->ZN  F     NAND2_X2        2  0.013   0.014    0.310  
  FE_RC_583_0/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.334  
  g170512/ZN                  -      A1->ZN  R     AND2_X1         1  0.017   0.032    0.366  
  count_cycle_reg[43]/D       -      D       R     DFF_X1          1  0.010   0.000    0.366  
#-------------------------------------------------------------------------------------------
Path 239: VIOLATED (-0.242 ns) Setup Check with Pin mem_addr_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.029
      Required Time:=    0.109
       Launch Clock:=   -0.011
          Data Path:+    0.362
              Slack:=   -0.242

#--------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q                      -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                           -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                           -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z                       -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z                      -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN                        -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2005_n_26846/ZN                   -      A->ZN   R     INV_X2          6  0.015   0.037    0.276  
  g176948/ZN                               -      B1->ZN  F     AOI21_X2        1  0.026   0.018    0.294  
  g84421__9682/ZN                          -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.314  
  FE_OCPC1461_FE_OFN123_mem_la_addr_17/ZN  -      A->ZN   F     INV_X4          2  0.013   0.017    0.332  
  g165203/ZN                               -      B1->ZN  R     OAI21_X4        1  0.009   0.019    0.351  
  mem_addr_reg[17]/D                       -      D       R     DFF_X1          1  0.012   0.000    0.351  
#--------------------------------------------------------------------------------------------------------
Path 240: VIOLATED (-0.242 ns) Setup Check with Pin cpuregs_reg[20][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.242

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.027    0.379  
  g192462/ZN              -      A1->ZN  F     OAI22_X1        1  0.018   0.019    0.398  
  cpuregs_reg[20][22]/D   -      D       F     DFF_X1          1  0.011   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 241: VIOLATED (-0.242 ns) Setup Check with Pin mem_addr_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.029
      Required Time:=    0.109
       Launch Clock:=   -0.011
          Data Path:+    0.362
              Slack:=   -0.242

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_store_reg/CK    -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q     -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN          -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN          -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z      -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z     -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN       -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2004_n_26846/ZN  -      A->ZN   R     INV_X4          8  0.015   0.029    0.269  
  g84528__5953/ZN         -      A1->ZN  F     AOI22_X2        1  0.019   0.017    0.286  
  FE_RC_1427_0/ZN         -      A2->ZN  F     AND2_X4         2  0.016   0.042    0.329  
  g165208/ZN              -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.351  
  mem_addr_reg[22]/D      -      D       R     DFF_X1          1  0.014   0.000    0.351  
#---------------------------------------------------------------------------------------
Path 242: VIOLATED (-0.241 ns) Setup Check with Pin cpuregs_reg[2][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.112 (P)
            Arrival:=    0.159       -0.002

              Setup:-    0.025
      Required Time:=    0.134
       Launch Clock:=   -0.002
          Data Path:+    0.377
              Slack:=   -0.241

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.019    0.344  
  g161295/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.014    0.358  
  g160874/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.375  
  cpuregs_reg[2][7]/D     -      D       F     DFF_X1          1  0.011   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 243: VIOLATED (-0.241 ns) Setup Check with Pin cpu_state_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_sh_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.100 (P)    0.111 (P)
            Arrival:=    0.136       -0.002

              Setup:-    0.028
      Required Time:=    0.108
       Launch Clock:=   -0.002
          Data Path:+    0.351
              Slack:=   -0.241

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_sh_reg[3]/CK       -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_sh_reg[3]/Q        -      CK->Q   F     DFF_X1          2  0.070   0.108    0.106  
  g168420/ZN             -      A2->ZN  R     NOR2_X4         2  0.013   0.031    0.138  
  g166064/ZN             -      A1->ZN  F     NAND2_X4        5  0.017   0.022    0.160  
  g164932/ZN             -      A1->ZN  R     NOR2_X4         4  0.013   0.029    0.189  
  g163860/ZN             -      A1->ZN  F     NAND3_X2        3  0.020   0.028    0.216  
  FE_OCPC2025_n_1070/ZN  -      A->ZN   R     INV_X1          1  0.017   0.022    0.238  
  FE_RC_1383_0/ZN        -      A2->ZN  F     NOR2_X2         1  0.012   0.010    0.249  
  FE_RC_1382_0/ZN        -      A2->ZN  R     NAND3_X2        2  0.006   0.021    0.270  
  g161259/ZN             -      A1->ZN  F     NAND2_X2        3  0.016   0.022    0.292  
  g160687/ZN             -      A->ZN   R     INV_X1          3  0.015   0.026    0.318  
  g159971/ZN             -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.333  
  g159804/ZN             -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.349  
  cpu_state_reg[1]/D     -      D       R     DFF_X1          1  0.009   0.000    0.349  
#--------------------------------------------------------------------------------------
Path 244: VIOLATED (-0.241 ns) Setup Check with Pin mem_addr_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.361
              Slack:=   -0.241

#--------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q                      -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                           -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                           -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z                       -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z                      -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN                        -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2004_n_26846/ZN                   -      A->ZN   R     INV_X4          8  0.015   0.030    0.269  
  g84603__6083/ZN                          -      A1->ZN  F     NAND2_X2        1  0.019   0.017    0.286  
  g83978__2683/ZN                          -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.309  
  FE_OCPC1421_FE_OFN114_mem_la_addr_27/ZN  -      A->ZN   F     INV_X4          2  0.014   0.016    0.325  
  g165183/ZN                               -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.349  
  mem_addr_reg[27]/D                       -      D       R     DFF_X1          1  0.016   0.000    0.349  
#--------------------------------------------------------------------------------------------------------
Path 245: VIOLATED (-0.241 ns) Setup Check with Pin cpuregs_reg[6][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.099 (P)
            Arrival:=    0.151       -0.014

              Setup:-    0.030
      Required Time:=    0.121
       Launch Clock:=   -0.014
          Data Path:+    0.376
              Slack:=   -0.241

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182797/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g190057/ZN            -      A->ZN   R     INV_X16        64  0.014   0.037    0.324  
  g161481/ZN            -      A1->ZN  F     NAND2_X1        1  0.029   0.018    0.342  
  g160697/ZN            -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.362  
  cpuregs_reg[6][2]/D   -      D       R     DFF_X1          1  0.017   0.000    0.362  
#-------------------------------------------------------------------------------------
Path 246: VIOLATED (-0.241 ns) Setup Check with Pin cpuregs_reg[6][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.143 (P)
            Arrival:=    0.180        0.029

              Setup:-    0.023
      Required Time:=    0.157
       Launch Clock:=    0.029
          Data Path:+    0.369
              Slack:=   -0.241

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN            -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN            -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.365  
  g180232/ZN            -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.385  
  FE_RC_396_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.398  
  cpuregs_reg[6][29]/D  -      D       F     DFF_X1          1  0.007   0.000    0.398  
#-------------------------------------------------------------------------------------
Path 247: VIOLATED (-0.241 ns) Setup Check with Pin mem_addr_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.360
              Slack:=   -0.241

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  latched_store_reg/CK          -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q           -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z            -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z           -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN             -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2007_n_26846/ZN        -      A->ZN   R     INV_X2          4  0.015   0.028    0.268  
  g84614__1474/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.021    0.289  
  g84064__1309/ZN               -      A2->ZN  R     NAND2_X2        2  0.012   0.027    0.316  
  FE_OCPC1448_mem_la_addr_2/ZN  -      A->ZN   F     INV_X2          1  0.016   0.009    0.325  
  g165188/ZN                    -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.349  
  mem_addr_reg[2]/D             -      D       R     DFF_X1          1  0.017   0.000    0.349  
#---------------------------------------------------------------------------------------------
Path 248: VIOLATED (-0.241 ns) Setup Check with Pin count_cycle_reg[47]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[47]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.142 (P)
            Arrival:=    0.157        0.029

              Setup:-    0.024
      Required Time:=    0.132
       Launch Clock:=    0.029
          Data Path:+    0.344
              Slack:=   -0.241

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1708_n_30895/ZN      -      A->ZN   R     INV_X4          7  0.013   0.023    0.296  
  inc_add_1428_40_g189224/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.313  
  FE_RC_596_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.328  
  FE_RC_595_0/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.345  
  g170521/ZN                  -      A1->ZN  F     AND2_X1         1  0.010   0.028    0.373  
  count_cycle_reg[47]/D       -      D       F     DFF_X1          1  0.009   0.000    0.373  
#-------------------------------------------------------------------------------------------
Path 249: VIOLATED (-0.241 ns) Setup Check with Pin cpuregs_reg[19][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=   -0.002
          Data Path:+    0.393
              Slack:=   -0.241

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185428/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.319  
  g185427/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.346  
  g185432/ZN              -      A->ZN   F     INV_X8         25  0.021   0.018    0.364  
  g161725/ZN              -      B2->ZN  R     OAI21_X2        1  0.011   0.028    0.391  
  cpuregs_reg[19][20]/D   -      D       R     DFF_X1          1  0.014   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 250: VIOLATED (-0.241 ns) Setup Check with Pin cpuregs_reg[11][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.112 (P)
            Arrival:=    0.159       -0.002

              Setup:-    0.023
      Required Time:=    0.135
       Launch Clock:=   -0.002
          Data Path:+    0.377
              Slack:=   -0.241

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.020    0.345  
  g162810/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.364  
  FE_RC_3316_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.376  
  cpuregs_reg[11][7]/D    -      D       F     DFF_X1          1  0.007   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 251: VIOLATED (-0.240 ns) Setup Check with Pin cpuregs_reg[19][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.112 (P)
            Arrival:=    0.158       -0.002

              Setup:-    0.023
      Required Time:=    0.135
       Launch Clock:=   -0.002
          Data Path:+    0.377
              Slack:=   -0.240

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.020    0.345  
  g162931/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.018    0.363  
  FE_RC_3285_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.375  
  cpuregs_reg[19][7]/D    -      D       F     DFF_X1          1  0.006   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 252: VIOLATED (-0.240 ns) Setup Check with Pin count_cycle_reg[46]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[46]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.142 (P)
            Arrival:=    0.158        0.029

              Setup:-    0.024
      Required Time:=    0.134
       Launch Clock:=    0.029
          Data Path:+    0.345
              Slack:=   -0.240

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1707_n_30895/Z       -      A->Z    F     BUF_X2         10  0.013   0.045    0.318  
  g179620/ZN                  -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.337  
  g176639/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.350  
  g170520/ZN                  -      A1->ZN  F     AND2_X2         1  0.008   0.025    0.374  
  count_cycle_reg[46]/D       -      D       F     DFF_X1          1  0.008   0.000    0.374  
#-------------------------------------------------------------------------------------------
Path 253: VIOLATED (-0.240 ns) Setup Check with Pin mem_addr_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.029
      Required Time:=    0.109
       Launch Clock:=   -0.011
          Data Path:+    0.360
              Slack:=   -0.240

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_store_reg/CK    -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q     -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN          -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN          -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z      -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z     -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN       -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2004_n_26846/ZN  -      A->ZN   R     INV_X4          8  0.015   0.029    0.269  
  g84527__1786/ZN         -      A1->ZN  F     AOI22_X2        1  0.019   0.017    0.286  
  FE_RC_1487_0/ZN         -      A2->ZN  F     AND2_X4         2  0.016   0.041    0.327  
  g165184/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.349  
  mem_addr_reg[28]/D      -      D       R     DFF_X1          1  0.014   0.000    0.349  
#---------------------------------------------------------------------------------------
Path 254: VIOLATED (-0.240 ns) Setup Check with Pin count_cycle_reg[49]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[49]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.142 (P)
            Arrival:=    0.158        0.029

              Setup:-    0.024
      Required Time:=    0.134
       Launch Clock:=    0.029
          Data Path:+    0.345
              Slack:=   -0.240

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.024    0.272  
  FE_OCPC1705_n_30895/ZN      -      A->ZN   R     INV_X4         10  0.013   0.023    0.295  
  inc_add_1428_40_g189228/ZN  -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.311  
  inc_add_1428_40_g924/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.348  
  g170523/ZN                  -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.374  
  count_cycle_reg[49]/D       -      D       F     DFF_X1          1  0.008   0.000    0.374  
#-------------------------------------------------------------------------------------------
Path 255: VIOLATED (-0.240 ns) Setup Check with Pin count_cycle_reg[57]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[57]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.142 (P)
            Arrival:=    0.158        0.029

              Setup:-    0.024
      Required Time:=    0.134
       Launch Clock:=    0.029
          Data Path:+    0.345
              Slack:=   -0.240

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.024    0.272  
  FE_OCPC1705_n_30895/ZN      -      A->ZN   R     INV_X4         10  0.013   0.023    0.295  
  inc_add_1428_40_g189245/ZN  -      A1->ZN  F     NAND2_X1        2  0.014   0.018    0.313  
  FE_RC_582_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.329  
  FE_RC_581_0/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.345  
  g170528/ZN                  -      A1->ZN  F     AND2_X1         1  0.010   0.028    0.374  
  count_cycle_reg[57]/D       -      D       F     DFF_X1          1  0.009   0.000    0.374  
#-------------------------------------------------------------------------------------------
Path 256: VIOLATED (-0.240 ns) Setup Check with Pin cpu_state_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.100 (P)    0.102 (P)
            Arrival:=    0.136       -0.011

              Setup:-    0.029
      Required Time:=    0.107
       Launch Clock:=   -0.011
          Data Path:+    0.358
              Slack:=   -0.240

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[2]/CK              -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[2]/QN              -      CK->QN  R     DFF_X1          2  0.071   0.084    0.073  
  FE_OCPC1412_n_7912/Z             -      A->Z    R     BUF_X2          2  0.013   0.035    0.108  
  FE_OFC83_n_7912/Z                -      A->Z    R     BUF_X8         10  0.018   0.036    0.145  
  FE_OCPC1166_FE_DBTN36_n_7912/ZN  -      A->ZN   F     INV_X8         31  0.019   0.026    0.171  
  g163860/ZN                       -      A2->ZN  R     NAND3_X2        3  0.015   0.027    0.198  
  FE_OCPC2025_n_1070/ZN            -      A->ZN   F     INV_X1          1  0.017   0.013    0.210  
  FE_RC_1383_0/ZN                  -      A2->ZN  R     NOR2_X2         1  0.007   0.028    0.238  
  FE_RC_1382_0/ZN                  -      A2->ZN  F     NAND3_X2        2  0.016   0.027    0.265  
  g161260/ZN                       -      A1->ZN  R     NOR2_X2         6  0.014   0.045    0.310  
  g159806/ZN                       -      B1->ZN  F     AOI21_X1        1  0.033   0.019    0.329  
  g159780/ZN                       -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.347  
  cpu_state_reg[7]/D               -      D       R     DFF_X1          1  0.010   0.000    0.347  
#------------------------------------------------------------------------------------------------
Path 257: VIOLATED (-0.240 ns) Setup Check with Pin cpuregs_reg[16][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.240

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.029    0.381  
  FE_RC_400_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.018   0.016    0.397  
  cpuregs_reg[16][22]/D   -      D       F     DFF_X1          1  0.009   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 258: VIOLATED (-0.240 ns) Setup Check with Pin cpuregs_reg[14][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.112 (P)
            Arrival:=    0.159       -0.002

              Setup:-    0.023
      Required Time:=    0.135
       Launch Clock:=   -0.002
          Data Path:+    0.377
              Slack:=   -0.240

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.020    0.345  
  g181144/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.018    0.363  
  FE_RC_3302_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.375  
  cpuregs_reg[14][7]/D    -      D       F     DFF_X1          1  0.006   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 259: VIOLATED (-0.240 ns) Setup Check with Pin cpuregs_reg[3][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.112 (P)
            Arrival:=    0.158       -0.002

              Setup:-    0.023
      Required Time:=    0.135
       Launch Clock:=   -0.002
          Data Path:+    0.376
              Slack:=   -0.240

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.020    0.344  
  g161385/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.363  
  FE_RC_1965_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.375  
  cpuregs_reg[3][7]/D     -      D       F     DFF_X1          1  0.006   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 260: VIOLATED (-0.240 ns) Setup Check with Pin cpuregs_reg[20][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.123 (P)    0.112 (P)
            Arrival:=    0.160       -0.002

              Setup:-    0.025
      Required Time:=    0.135
       Launch Clock:=   -0.002
          Data Path:+    0.377
              Slack:=   -0.240

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.017    0.342  
  g192459/ZN              -      A2->ZN  R     NAND2_X2        1  0.012   0.016    0.358  
  g162223/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.375  
  cpuregs_reg[20][7]/D    -      D       F     DFF_X1          1  0.010   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 261: VIOLATED (-0.240 ns) Setup Check with Pin cpuregs_reg[3][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.143 (P)
            Arrival:=    0.180        0.029

              Setup:-    0.023
      Required Time:=    0.157
       Launch Clock:=    0.029
          Data Path:+    0.368
              Slack:=   -0.240

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN            -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN            -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.365  
  g180222/ZN            -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.385  
  FE_RC_398_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.397  
  cpuregs_reg[3][29]/D  -      D       F     DFF_X1          1  0.006   0.000    0.397  
#-------------------------------------------------------------------------------------
Path 262: VIOLATED (-0.240 ns) Setup Check with Pin count_cycle_reg[53]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[53]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.142 (P)
            Arrival:=    0.158        0.029

              Setup:-    0.024
      Required Time:=    0.134
       Launch Clock:=    0.029
          Data Path:+    0.345
              Slack:=   -0.240

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.024    0.272  
  FE_OCPC1705_n_30895/ZN      -      A->ZN   R     INV_X4         10  0.013   0.023    0.295  
  inc_add_1428_40_g189244/ZN  -      A1->ZN  F     NAND2_X1        1  0.014   0.015    0.310  
  inc_add_1428_40_g929/ZN     -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.347  
  g170480/ZN                  -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.374  
  count_cycle_reg[53]/D       -      D       F     DFF_X1          1  0.008   0.000    0.374  
#-------------------------------------------------------------------------------------------
Path 263: VIOLATED (-0.240 ns) Setup Check with Pin cpuregs_reg[11][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.240

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.029    0.381  
  g162116/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.016    0.396  
  cpuregs_reg[11][22]/D   -      D       F     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 264: VIOLATED (-0.240 ns) Setup Check with Pin cpuregs_reg[15][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.112 (P)
            Arrival:=    0.159       -0.002

              Setup:-    0.023
      Required Time:=    0.135
       Launch Clock:=   -0.002
          Data Path:+    0.376
              Slack:=   -0.240

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.019    0.344  
  g162841/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.363  
  FE_RC_3320_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.375  
  cpuregs_reg[15][7]/D    -      D       F     DFF_X1          1  0.006   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 265: VIOLATED (-0.239 ns) Setup Check with Pin cpu_state_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_sh_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.111 (P)
            Arrival:=    0.139       -0.002

              Setup:-    0.029
      Required Time:=    0.110
       Launch Clock:=   -0.002
          Data Path:+    0.351
              Slack:=   -0.239

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_sh_reg[3]/CK       -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_sh_reg[3]/Q        -      CK->Q   F     DFF_X1          2  0.070   0.108    0.106  
  g168420/ZN             -      A2->ZN  R     NOR2_X4         2  0.013   0.031    0.138  
  g166064/ZN             -      A1->ZN  F     NAND2_X4        5  0.017   0.022    0.160  
  g164932/ZN             -      A1->ZN  R     NOR2_X4         4  0.013   0.029    0.189  
  g163860/ZN             -      A1->ZN  F     NAND3_X2        3  0.020   0.028    0.216  
  FE_OCPC2025_n_1070/ZN  -      A->ZN   R     INV_X1          1  0.017   0.022    0.238  
  FE_RC_1383_0/ZN        -      A2->ZN  F     NOR2_X2         1  0.012   0.010    0.249  
  FE_RC_1382_0/ZN        -      A2->ZN  R     NAND3_X2        2  0.006   0.021    0.270  
  g161259/ZN             -      A1->ZN  F     NAND2_X2        3  0.016   0.022    0.292  
  g160687/ZN             -      A->ZN   R     INV_X1          3  0.015   0.026    0.318  
  g159970/ZN             -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.333  
  g176623/ZN             -      A2->ZN  R     NAND3_X1        1  0.008   0.017    0.349  
  cpu_state_reg[6]/D     -      D       R     DFF_X1          1  0.011   0.000    0.349  
#--------------------------------------------------------------------------------------
Path 266: VIOLATED (-0.239 ns) Setup Check with Pin cpuregs_reg[17][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=   -0.002
          Data Path:+    0.392
              Slack:=   -0.239

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185428/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.319  
  g185427/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.346  
  g185432/ZN              -      A->ZN   F     INV_X8         25  0.021   0.019    0.365  
  g161695/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.390  
  cpuregs_reg[17][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 267: VIOLATED (-0.239 ns) Setup Check with Pin mem_addr_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.025
      Required Time:=    0.113
       Launch Clock:=   -0.011
          Data Path:+    0.363
              Slack:=   -0.239

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_store_reg/CK    -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q     -      CK->Q   R     DFF_X1          2  0.071   0.109    0.097  
  FE_RC_902_0/ZN          -      A1->ZN  R     AND2_X4         1  0.014   0.035    0.132  
  FE_RC_903_0/ZN          -      A->ZN   F     INV_X8          6  0.011   0.020    0.152  
  FE_OFC38_n_31871/Z      -      A->Z    F     BUF_X16        16  0.010   0.031    0.183  
  FE_OFC253_n_31871/Z     -      A->Z    F     BUF_X4          4  0.009   0.030    0.213  
  g84904__185680/ZN       -      A1->ZN  R     NAND2_X4        6  0.008   0.027    0.240  
  FE_OCPC2006_n_26846/ZN  -      A->ZN   F     INV_X1          1  0.021   0.009    0.249  
  g84532__2250/ZN         -      A1->ZN  R     AOI22_X1        1  0.007   0.041    0.290  
  FE_RC_1407_0/ZN         -      A2->ZN  R     AND2_X4         2  0.034   0.047    0.337  
  g165204/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.352  
  mem_addr_reg[18]/D      -      D       F     DFF_X1          1  0.011   0.000    0.352  
#---------------------------------------------------------------------------------------
Path 268: VIOLATED (-0.239 ns) Setup Check with Pin cpuregs_reg[11][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.146 (P)    0.112 (P)
            Arrival:=    0.182       -0.002

              Setup:-    0.030
      Required Time:=    0.152
       Launch Clock:=   -0.002
          Data Path:+    0.393
              Slack:=   -0.239

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK         -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q          -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN   -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN     -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN     -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN     -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN     -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN   -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN               -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260_dup/ZN  -      A->ZN   R     INV_X8         15  0.016   0.030    0.356  
  g162819/ZN               -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.372  
  g162110/ZN               -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.391  
  cpuregs_reg[11][16]/D    -      D       R     DFF_X1          1  0.017   0.000    0.391  
#----------------------------------------------------------------------------------------
Path 269: VIOLATED (-0.239 ns) Setup Check with Pin cpuregs_reg[15][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.112 (P)
            Arrival:=    0.180       -0.002

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=   -0.002
          Data Path:+    0.396
              Slack:=   -0.239

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.027    0.379  
  g161653/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.016    0.394  
  cpuregs_reg[15][22]/D   -      D       F     DFF_X1          1  0.010   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 270: VIOLATED (-0.239 ns) Setup Check with Pin cpuregs_reg[15][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=   -0.002
          Data Path:+    0.391
              Slack:=   -0.239

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185428/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.319  
  g185427/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.346  
  g185432/ZN              -      A->ZN   F     INV_X8         25  0.021   0.018    0.364  
  g161649/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.390  
  cpuregs_reg[15][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 271: VIOLATED (-0.239 ns) Setup Check with Pin cpuregs_reg[5][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.099 (P)
            Arrival:=    0.151       -0.014

              Setup:-    0.031
      Required Time:=    0.121
       Launch Clock:=   -0.014
          Data Path:+    0.374
              Slack:=   -0.239

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182794/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.287  
  g175275/ZN            -      A->ZN   R     INV_X16        64  0.014   0.038    0.325  
  g161483/ZN            -      A1->ZN  F     NAND2_X2        1  0.030   0.015    0.339  
  g160690/ZN            -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.359  
  cpuregs_reg[5][2]/D   -      D       R     DFF_X1          1  0.018   0.000    0.359  
#-------------------------------------------------------------------------------------
Path 272: VIOLATED (-0.239 ns) Setup Check with Pin cpuregs_reg[6][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.099 (P)
            Arrival:=    0.149       -0.014

              Setup:-    0.030
      Required Time:=    0.119
       Launch Clock:=   -0.014
          Data Path:+    0.371
              Slack:=   -0.239

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182797/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g190057/ZN            -      A->ZN   R     INV_X16        64  0.014   0.034    0.320  
  g161351/ZN            -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.337  
  g160818/ZN            -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.357  
  cpuregs_reg[6][3]/D   -      D       R     DFF_X1          1  0.016   0.000    0.357  
#-------------------------------------------------------------------------------------
Path 273: VIOLATED (-0.239 ns) Setup Check with Pin reg_out_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.143       -0.002

              Setup:-    0.029
      Required Time:=    0.114
       Launch Clock:=   -0.002
          Data Path:+    0.354
              Slack:=   -0.239

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK                 -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q                  -      CK->Q   R     DFF_X1          5  0.070   0.130    0.128  
  add_1801_23_g190343/ZN           -      A1->ZN  R     OR2_X2          3  0.034   0.035    0.163  
  add_1801_23_g185542/ZN           -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.187  
  FE_RC_235_0/ZN                   -      A2->ZN  R     NAND3_X4        2  0.015   0.023    0.210  
  FE_OCPC1415_add_1801_23_n_737/Z  -      A->Z    R     BUF_X2          3  0.013   0.028    0.238  
  FE_RC_1442_0/ZN                  -      A->ZN   F     INV_X1          2  0.011   0.011    0.248  
  add_1801_23_g1049/ZN             -      B1->ZN  R     OAI21_X1        1  0.006   0.029    0.277  
  add_1801_23_g1015/ZN             -      A->ZN   R     XNOR2_X1        1  0.022   0.042    0.320  
  g85217__1309/ZN                  -      A1->ZN  F     NAND2_X1        1  0.019   0.017    0.337  
  g84264__7118/ZN                  -      A1->ZN  R     NAND3_X1        1  0.010   0.016    0.353  
  reg_out_reg[5]/D                 -      D       R     DFF_X1          1  0.011   0.000    0.353  
#------------------------------------------------------------------------------------------------
Path 274: VIOLATED (-0.238 ns) Setup Check with Pin cpuregs_reg[1][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.112 (P)
            Arrival:=    0.159       -0.002

              Setup:-    0.023
      Required Time:=    0.136
       Launch Clock:=   -0.002
          Data Path:+    0.376
              Slack:=   -0.238

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.019    0.344  
  g176770/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.362  
  FE_RC_2019_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.374  
  cpuregs_reg[1][7]/D     -      D       F     DFF_X1          1  0.006   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 275: VIOLATED (-0.238 ns) Setup Check with Pin cpuregs_reg[17][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.112 (P)
            Arrival:=    0.159       -0.002

              Setup:-    0.023
      Required Time:=    0.136
       Launch Clock:=   -0.002
          Data Path:+    0.376
              Slack:=   -0.238

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.018    0.343  
  g162886/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.362  
  FE_RC_3277_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.374  
  cpuregs_reg[17][7]/D    -      D       F     DFF_X1          1  0.006   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 276: VIOLATED (-0.238 ns) Setup Check with Pin mem_addr_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.357
              Slack:=   -0.238

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  latched_store_reg/CK          -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q           -      CK->Q   R     DFF_X1          2  0.071   0.109    0.097  
  FE_RC_902_0/ZN                -      A1->ZN  R     AND2_X4         1  0.014   0.035    0.132  
  FE_RC_903_0/ZN                -      A->ZN   F     INV_X8          6  0.011   0.020    0.152  
  FE_OFC37_n_31871_dup/ZN       -      A->ZN   R     INV_X8          8  0.010   0.030    0.183  
  FE_OFC212_n_31871/Z           -      A->Z    R     BUF_X8          7  0.021   0.031    0.213  
  g194046/ZN                    -      A1->ZN  F     NAND2_X4        2  0.012   0.022    0.236  
  g28_dup/ZN                    -      A->ZN   R     INV_X8         13  0.013   0.024    0.259  
  g84115__173296/ZN             -      A1->ZN  F     AOI22_X1        1  0.014   0.022    0.281  
  g84063__2683/ZN               -      A2->ZN  R     NAND2_X2        1  0.024   0.025    0.306  
  FE_OCPC1425_mem_la_addr_8/ZN  -      A->ZN   F     INV_X2          2  0.012   0.015    0.321  
  g165194/ZN                    -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.346  
  mem_addr_reg[8]/D             -      D       R     DFF_X1          1  0.017   0.000    0.346  
#---------------------------------------------------------------------------------------------
Path 277: VIOLATED (-0.238 ns) Setup Check with Pin alu_out_q_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.115 (P)
            Arrival:=    0.142        0.001

              Setup:-    0.032
      Required Time:=    0.111
       Launch Clock:=    0.001
          Data Path:+    0.348
              Slack:=   -0.238

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK      -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[2]/QN      -      CK->QN  F     DFF_X1          5  0.071   0.106    0.108  
  g85030__192342/ZN      -      A2->ZN  R     NAND2_X2        4  0.024   0.029    0.137  
  g84877__2900/ZN        -      A2->ZN  R     AND2_X1         1  0.015   0.039    0.175  
  g84521__193803/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.014    0.189  
  FE_OCPC1968_n_35572/Z  -      A->Z    F     BUF_X1          1  0.007   0.025    0.215  
  FE_RC_1239_0/ZN        -      A2->ZN  R     NAND2_X1        3  0.005   0.022    0.237  
  g193808/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.257  
  g167966/ZN             -      A1->ZN  R     NAND2_X2        2  0.011   0.016    0.273  
  g167779/ZN             -      A->ZN   F     INV_X1          2  0.010   0.011    0.284  
  g193110/ZN             -      B1->ZN  R     OAI21_X1        1  0.006   0.026    0.310  
  g164795/ZN             -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.325  
  g163888/ZN             -      A->ZN   R     OAI211_X1       1  0.009   0.023    0.349  
  alu_out_q_reg[6]/D     -      D       R     DFF_X1          1  0.024   0.000    0.349  
#--------------------------------------------------------------------------------------
Path 278: VIOLATED (-0.238 ns) Setup Check with Pin cpuregs_reg[19][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.099 (P)
            Arrival:=    0.158       -0.014

              Setup:-    0.030
      Required Time:=    0.128
       Launch Clock:=   -0.014
          Data Path:+    0.380
              Slack:=   -0.238

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN       -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN  -      A->ZN   R     INV_X8          6  0.013   0.022    0.284  
  g176043/ZN            -      A1->ZN  F     NAND2_X4        1  0.012   0.023    0.307  
  g163152/ZN            -      A->ZN   R     INV_X16        35  0.015   0.027    0.334  
  g162929/ZN            -      A1->ZN  F     NAND2_X2        1  0.020   0.013    0.347  
  g161710/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.366  
  cpuregs_reg[19][5]/D  -      D       R     DFF_X1          1  0.017   0.000    0.366  
#-------------------------------------------------------------------------------------
Path 279: VIOLATED (-0.238 ns) Setup Check with Pin mem_addr_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.028
      Required Time:=    0.109
       Launch Clock:=   -0.011
          Data Path:+    0.359
              Slack:=   -0.238

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_store_reg/CK    -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q     -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN          -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN          -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z      -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z     -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN       -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2008_n_26846/ZN  -      A->ZN   R     INV_X4         10  0.015   0.033    0.273  
  g84611__8780/ZN         -      A1->ZN  F     NAND2_X2        1  0.022   0.021    0.295  
  g84110__7118/ZN         -      A2->ZN  R     NAND2_X2        2  0.012   0.026    0.320  
  FE_RC_1471_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.016   0.015    0.336  
  FE_RC_1470_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.012    0.348  
  mem_addr_reg[5]/D       -      D       R     DFF_X1          1  0.009   0.000    0.348  
#---------------------------------------------------------------------------------------
Path 280: VIOLATED (-0.238 ns) Setup Check with Pin mem_addr_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.029
      Required Time:=    0.109
       Launch Clock:=   -0.011
          Data Path:+    0.358
              Slack:=   -0.238

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_store_reg/CK    -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q     -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN          -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN          -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z      -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z     -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN       -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2004_n_26846/ZN  -      A->ZN   R     INV_X4          8  0.015   0.030    0.270  
  g84617__2683/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.017    0.287  
  FE_RC_1445_0/ZN         -      A2->ZN  F     AND2_X4         2  0.009   0.038    0.325  
  g165182/ZN              -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.347  
  mem_addr_reg[26]/D      -      D       R     DFF_X1          1  0.013   0.000    0.347  
#---------------------------------------------------------------------------------------
Path 281: VIOLATED (-0.238 ns) Setup Check with Pin cpuregs_reg[6][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.112 (P)
            Arrival:=    0.158       -0.002

              Setup:-    0.023
      Required Time:=    0.134
       Launch Clock:=   -0.002
          Data Path:+    0.374
              Slack:=   -0.238

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.020    0.344  
  g161355/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.360  
  FE_RC_3261_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.372  
  cpuregs_reg[6][7]/D     -      D       F     DFF_X1          1  0.006   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 282: VIOLATED (-0.238 ns) Setup Check with Pin mem_addr_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.137       -0.011

              Setup:-    0.030
      Required Time:=    0.107
       Launch Clock:=   -0.011
          Data Path:+    0.356
              Slack:=   -0.238

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  latched_store_reg/CK          -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q           -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z            -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z           -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN             -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2007_n_26846/ZN        -      A->ZN   R     INV_X2          4  0.015   0.028    0.268  
  g84618__1309/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.021    0.289  
  g84112__1786/ZN               -      A1->ZN  R     NAND2_X2        1  0.012   0.018    0.307  
  FE_OCPC1145_mem_la_addr_3/ZN  -      A->ZN   F     INV_X2          2  0.012   0.014    0.321  
  g165189/ZN                    -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.345  
  mem_addr_reg[3]/D             -      D       R     DFF_X1          1  0.016   0.000    0.345  
#---------------------------------------------------------------------------------------------
Path 283: VIOLATED (-0.237 ns) Setup Check with Pin cpuregs_reg[24][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.112 (P)
            Arrival:=    0.160       -0.002

              Setup:-    0.024
      Required Time:=    0.137
       Launch Clock:=   -0.002
          Data Path:+    0.376
              Slack:=   -0.237

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.018    0.343  
  g162661/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.361  
  FE_RC_3269_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.374  
  cpuregs_reg[24][7]/D    -      D       F     DFF_X1          1  0.007   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 284: VIOLATED (-0.237 ns) Setup Check with Pin cpuregs_reg[2][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.143 (P)
            Arrival:=    0.180        0.029

              Setup:-    0.023
      Required Time:=    0.157
       Launch Clock:=    0.029
          Data Path:+    0.365
              Slack:=   -0.237

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN            -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN            -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.365  
  g180228/ZN            -      A1->ZN  R     NAND2_X2        1  0.020   0.017    0.383  
  FE_RC_434_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.395  
  cpuregs_reg[2][29]/D  -      D       F     DFF_X1          1  0.006   0.000    0.395  
#-------------------------------------------------------------------------------------
Path 285: VIOLATED (-0.237 ns) Setup Check with Pin cpuregs_reg[10][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.112 (P)
            Arrival:=    0.159       -0.002

              Setup:-    0.023
      Required Time:=    0.135
       Launch Clock:=   -0.002
          Data Path:+    0.374
              Slack:=   -0.237

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.020    0.345  
  g162794/ZN              -      A2->ZN  R     NAND2_X2        1  0.012   0.016    0.362  
  FE_RC_3312_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.008   0.011    0.373  
  cpuregs_reg[10][7]/D    -      D       F     DFF_X1          1  0.006   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 286: VIOLATED (-0.237 ns) Setup Check with Pin cpuregs_reg[5][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.112 (P)
            Arrival:=    0.158       -0.002

              Setup:-    0.023
      Required Time:=    0.135
       Launch Clock:=   -0.002
          Data Path:+    0.374
              Slack:=   -0.237

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.020    0.344  
  g161415/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.361  
  FE_RC_3265_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.372  
  cpuregs_reg[5][7]/D     -      D       F     DFF_X1          1  0.006   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 287: VIOLATED (-0.237 ns) Setup Check with Pin mem_addr_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.029
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.356
              Slack:=   -0.237

#--------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q                      -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                           -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                           -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z                       -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z                      -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN                        -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2004_n_26846/ZN                   -      A->ZN   R     INV_X4          8  0.015   0.030    0.270  
  g84583__8780/ZN                          -      A1->ZN  F     NAND2_X2        1  0.019   0.017    0.286  
  g83975__1474/ZN                          -      A2->ZN  R     NAND2_X2        1  0.009   0.021    0.307  
  FE_OCPC2023_FE_OFN119_mem_la_addr_25/ZN  -      A->ZN   F     INV_X4          2  0.013   0.017    0.324  
  g165181/ZN                               -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.345  
  mem_addr_reg[25]/D                       -      D       R     DFF_X1          1  0.014   0.000    0.345  
#--------------------------------------------------------------------------------------------------------
Path 288: VIOLATED (-0.237 ns) Setup Check with Pin reg_out_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.143       -0.002

              Setup:-    0.024
      Required Time:=    0.118
       Launch Clock:=   -0.002
          Data Path:+    0.357
              Slack:=   -0.237

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK                 -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q                  -      CK->Q   F     DFF_X1          5  0.070   0.114    0.112  
  add_1801_23_g190343/ZN           -      A1->ZN  F     OR2_X2          3  0.017   0.050    0.163  
  add_1801_23_g185542/ZN           -      A1->ZN  R     NAND3_X2        1  0.011   0.022    0.185  
  FE_RC_235_0/ZN                   -      A2->ZN  F     NAND3_X4        2  0.016   0.024    0.209  
  FE_OCPC1415_add_1801_23_n_737/Z  -      A->Z    F     BUF_X2          3  0.012   0.031    0.239  
  FE_RC_1440_0/ZN                  -      A2->ZN  R     NAND2_X1        1  0.007   0.016    0.256  
  FE_RC_1439_0/ZN                  -      A1->ZN  F     NAND3_X1        1  0.010   0.019    0.275  
  add_1801_23_g1013/ZN             -      A->ZN   F     XNOR2_X1        1  0.012   0.039    0.315  
  g84397__2391/ZN                  -      B1->ZN  R     AOI21_X1        1  0.010   0.026    0.341  
  g84291__2900/ZN                  -      A1->ZN  F     NAND2_X1        1  0.021   0.015    0.355  
  reg_out_reg[7]/D                 -      D       F     DFF_X1          1  0.009   0.000    0.355  
#------------------------------------------------------------------------------------------------
Path 289: VIOLATED (-0.236 ns) Setup Check with Pin cpu_state_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.139       -0.011

              Setup:-    0.029
      Required Time:=    0.110
       Launch Clock:=   -0.011
          Data Path:+    0.357
              Slack:=   -0.236

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[2]/CK              -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[2]/QN              -      CK->QN  R     DFF_X1          2  0.071   0.084    0.073  
  FE_OCPC1412_n_7912/Z             -      A->Z    R     BUF_X2          2  0.013   0.035    0.108  
  FE_OFC83_n_7912/Z                -      A->Z    R     BUF_X8         10  0.018   0.036    0.145  
  FE_OCPC1166_FE_DBTN36_n_7912/ZN  -      A->ZN   F     INV_X8         31  0.019   0.026    0.171  
  g163860/ZN                       -      A2->ZN  R     NAND3_X2        3  0.015   0.027    0.198  
  FE_OCPC2025_n_1070/ZN            -      A->ZN   F     INV_X1          1  0.017   0.013    0.210  
  FE_RC_1383_0/ZN                  -      A2->ZN  R     NOR2_X2         1  0.007   0.028    0.238  
  FE_RC_1382_0/ZN                  -      A2->ZN  F     NAND3_X2        2  0.016   0.027    0.265  
  g161260/ZN                       -      A1->ZN  R     NOR2_X2         6  0.014   0.045    0.310  
  g159964/ZN                       -      A1->ZN  F     NAND2_X1        1  0.033   0.018    0.328  
  g184660/ZN                       -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.346  
  cpu_state_reg[3]/D               -      D       R     DFF_X1          1  0.010   0.000    0.346  
#------------------------------------------------------------------------------------------------
Path 290: VIOLATED (-0.236 ns) Setup Check with Pin cpu_state_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_sh_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.111 (P)
            Arrival:=    0.139       -0.002

              Setup:-    0.028
      Required Time:=    0.110
       Launch Clock:=   -0.002
          Data Path:+    0.349
              Slack:=   -0.236

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_sh_reg[3]/CK       -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_sh_reg[3]/Q        -      CK->Q   F     DFF_X1          2  0.070   0.108    0.106  
  g168420/ZN             -      A2->ZN  R     NOR2_X4         2  0.013   0.031    0.138  
  g166064/ZN             -      A1->ZN  F     NAND2_X4        5  0.017   0.022    0.160  
  g164932/ZN             -      A1->ZN  R     NOR2_X4         4  0.013   0.029    0.189  
  g163860/ZN             -      A1->ZN  F     NAND3_X2        3  0.020   0.028    0.216  
  FE_OCPC2025_n_1070/ZN  -      A->ZN   R     INV_X1          1  0.017   0.022    0.238  
  FE_RC_1383_0/ZN        -      A2->ZN  F     NOR2_X2         1  0.012   0.010    0.249  
  FE_RC_1382_0/ZN        -      A2->ZN  R     NAND3_X2        2  0.006   0.021    0.270  
  g161259/ZN             -      A1->ZN  F     NAND2_X2        3  0.016   0.022    0.292  
  g160687/ZN             -      A->ZN   R     INV_X1          3  0.015   0.026    0.318  
  g159967/ZN             -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.333  
  g159805/ZN             -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.347  
  cpu_state_reg[2]/D     -      D       R     DFF_X1          1  0.009   0.000    0.347  
#--------------------------------------------------------------------------------------
Path 291: VIOLATED (-0.236 ns) Setup Check with Pin count_cycle_reg[50]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[50]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.142 (P)
            Arrival:=    0.150        0.029

              Setup:-    0.031
      Required Time:=    0.119
       Launch Clock:=    0.029
          Data Path:+    0.326
              Slack:=   -0.236

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1706_n_30895/ZN      -      A->ZN   R     INV_X4         18  0.013   0.033    0.306  
  g189216/ZN                  -      A2->ZN  F     NAND3_X1        1  0.023   0.023    0.329  
  FE_RC_1459_0/ZN             -      B1->ZN  R     AOI21_X1        1  0.012   0.026    0.355  
  count_cycle_reg[50]/D       -      D       R     DFF_X1          1  0.021   0.000    0.355  
#-------------------------------------------------------------------------------------------
Path 292: VIOLATED (-0.236 ns) Setup Check with Pin cpuregs_reg[28][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.112 (P)
            Arrival:=    0.160       -0.002

              Setup:-    0.023
      Required Time:=    0.137
       Launch Clock:=   -0.002
          Data Path:+    0.374
              Slack:=   -0.236

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.018    0.342  
  g162736/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.018    0.361  
  FE_RC_3281_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.373  
  cpuregs_reg[28][7]/D    -      D       F     DFF_X1          1  0.006   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 293: VIOLATED (-0.236 ns) Setup Check with Pin mem_addr_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.029
      Required Time:=    0.109
       Launch Clock:=   -0.011
          Data Path:+    0.356
              Slack:=   -0.236

#--------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q                      -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                           -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                           -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z                       -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z                      -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN                        -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2004_n_26846/ZN                   -      A->ZN   R     INV_X4          8  0.015   0.030    0.269  
  g84588__9682/ZN                          -      A1->ZN  F     NAND2_X2        1  0.019   0.016    0.285  
  g83976__4547/ZN                          -      A2->ZN  R     NAND2_X2        1  0.009   0.021    0.306  
  FE_OCPC1420_FE_OFN125_mem_la_addr_24/ZN  -      A->ZN   F     INV_X4          2  0.013   0.018    0.323  
  g165180/ZN                               -      B1->ZN  R     OAI21_X2        1  0.010   0.021    0.344  
  mem_addr_reg[24]/D                       -      D       R     DFF_X1          1  0.013   0.000    0.344  
#--------------------------------------------------------------------------------------------------------
Path 294: VIOLATED (-0.236 ns) Setup Check with Pin cpuregs_reg[4][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.099 (P)
            Arrival:=    0.148       -0.014

              Setup:-    0.030
      Required Time:=    0.118
       Launch Clock:=   -0.014
          Data Path:+    0.368
              Slack:=   -0.236

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN    -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN              -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903/ZN           -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g186661/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.280  
  FE_OCPC1401_n_27819/ZN  -      A->ZN   R     INV_X8          3  0.009   0.020    0.299  
  FE_OCPC1404_n_27819/ZN  -      A->ZN   F     INV_X8          7  0.012   0.013    0.312  
  FE_OCPC1990_n_27819/ZN  -      A->ZN   R     INV_X4          4  0.007   0.012    0.325  
  g161321/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.336  
  g160848/ZN              -      A->ZN   R     OAI21_X1        1  0.006   0.018    0.354  
  cpuregs_reg[4][3]/D     -      D       R     DFF_X1          1  0.016   0.000    0.354  
#---------------------------------------------------------------------------------------
Path 295: VIOLATED (-0.236 ns) Setup Check with Pin cpuregs_reg[10][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.143 (P)
            Arrival:=    0.182        0.029

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.029
          Data Path:+    0.357
              Slack:=   -0.236

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.308  
  g185358/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.327  
  g193832/ZN              -      A1->ZN  R     NAND2_X4        5  0.010   0.026    0.353  
  FE_OCPC1963_n_35604/ZN  -      A->ZN   F     INV_X2          1  0.020   0.011    0.363  
  g162090/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.023    0.387  
  cpuregs_reg[10][26]/D   -      D       R     DFF_X1          1  0.017   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 296: VIOLATED (-0.235 ns) Setup Check with Pin cpuregs_reg[5][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.112 (P)
            Arrival:=    0.180       -0.002

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=   -0.002
          Data Path:+    0.392
              Slack:=   -0.235

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.351  
  g185430/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.371  
  g160741/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.390  
  cpuregs_reg[5][20]/D    -      D       F     DFF_X1          1  0.012   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 297: VIOLATED (-0.235 ns) Setup Check with Pin cpuregs_reg[4][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.123 (P)    0.112 (P)
            Arrival:=    0.159       -0.002

              Setup:-    0.023
      Required Time:=    0.136
       Launch Clock:=   -0.002
          Data Path:+    0.373
              Slack:=   -0.235

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.016    0.341  
  g161325/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.018    0.360  
  FE_RC_3273_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.371  
  cpuregs_reg[4][7]/D     -      D       F     DFF_X1          1  0.006   0.000    0.371  
#---------------------------------------------------------------------------------------
Path 298: VIOLATED (-0.235 ns) Setup Check with Pin cpuregs_reg[2][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.099 (P)
            Arrival:=    0.149       -0.014

              Setup:-    0.030
      Required Time:=    0.118
       Launch Clock:=   -0.014
          Data Path:+    0.367
              Slack:=   -0.235

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182798/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g190073/ZN            -      A->ZN   R     INV_X16        64  0.014   0.029    0.315  
  g161476/ZN            -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.333  
  g160695/ZN            -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.353  
  cpuregs_reg[2][0]/D   -      D       R     DFF_X1          1  0.018   0.000    0.353  
#-------------------------------------------------------------------------------------
Path 299: VIOLATED (-0.235 ns) Setup Check with Pin reg_next_pc_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.149       -0.002

              Setup:-    0.030
      Required Time:=    0.119
       Launch Clock:=   -0.002
          Data Path:+    0.355
              Slack:=   -0.235

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1577_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          8  0.023   0.023    0.149  
  g84149__171109/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.170  
  g188507/ZN                     -      A2->ZN  F     NAND2_X4        3  0.013   0.020    0.190  
  g188505_dup/ZN                 -      A1->ZN  R     NAND2_X4        3  0.010   0.020    0.210  
  FE_RC_2199_0/ZN                -      A1->ZN  F     NAND3_X4        2  0.014   0.021    0.231  
  FE_OCPC1355_n_29287/Z          -      A->Z    F     BUF_X2          2  0.013   0.029    0.260  
  FE_RC_1467_0/ZN                -      A2->ZN  R     NAND2_X1        1  0.006   0.016    0.276  
  g77/ZN                         -      A1->ZN  F     NAND2_X1        2  0.010   0.017    0.293  
  FE_RC_1435_0/ZN                -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.310  
  FE_RC_1434_0/ZN                -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.329  
  g164397/ZN                     -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.354  
  reg_next_pc_reg[3]/D           -      D       R     DFF_X1          1  0.017   0.000    0.354  
#----------------------------------------------------------------------------------------------
Path 300: VIOLATED (-0.235 ns) Setup Check with Pin cpuregs_reg[13][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.112 (P)
            Arrival:=    0.159       -0.002

              Setup:-    0.029
      Required Time:=    0.129
       Launch Clock:=   -0.002
          Data Path:+    0.366
              Slack:=   -0.235

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   R     XNOR2_X1        1  0.013   0.031    0.249  
  g175110/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.021    0.270  
  g186677/ZN              -      A2->ZN  F     AND2_X4         1  0.012   0.039    0.309  
  g175105/ZN              -      A->ZN   R     INV_X16        31  0.010   0.026    0.335  
  FE_RC_3252_0/ZN         -      A->ZN   F     INV_X2          1  0.018   0.009    0.343  
  FE_RC_3251_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.006   0.021    0.364  
  cpuregs_reg[13][7]/D    -      D       R     DFF_X1          1  0.014   0.000    0.364  
#---------------------------------------------------------------------------------------
Path 301: VIOLATED (-0.235 ns) Setup Check with Pin cpuregs_reg[3][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.099 (P)
            Arrival:=    0.151       -0.014

              Setup:-    0.030
      Required Time:=    0.121
       Launch Clock:=   -0.014
          Data Path:+    0.370
              Slack:=   -0.235

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN            -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903_dup/ZN     -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g182792/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g189892/ZN            -      A->ZN   R     INV_X16        64  0.014   0.033    0.319  
  g161482/ZN            -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.336  
  g160692/ZN            -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.356  
  cpuregs_reg[3][2]/D   -      D       R     DFF_X1          1  0.017   0.000    0.356  
#-------------------------------------------------------------------------------------
Path 302: VIOLATED (-0.235 ns) Setup Check with Pin mem_addr_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.029
      Required Time:=    0.109
       Launch Clock:=   -0.011
          Data Path:+    0.354
              Slack:=   -0.235

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  latched_store_reg/CK          -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q           -      CK->Q   F     DFF_X1          2  0.071   0.102    0.090  
  FE_RC_902_0/ZN                -      A1->ZN  F     AND2_X4         1  0.009   0.029    0.119  
  FE_RC_903_0/ZN                -      A->ZN   R     INV_X8          6  0.007   0.032    0.151  
  FE_OFC38_n_31871/Z            -      A->Z    R     BUF_X16        16  0.023   0.032    0.184  
  FE_OFC253_n_31871/Z           -      A->Z    R     BUF_X4          4  0.013   0.031    0.215  
  g84904__185680/ZN             -      A1->ZN  F     NAND2_X4        6  0.014   0.025    0.240  
  FE_OCPC2007_n_26846/ZN        -      A->ZN   R     INV_X2          4  0.015   0.028    0.268  
  g84587__4547/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.021    0.289  
  g84062__9682/ZN               -      A2->ZN  R     NAND2_X2        1  0.012   0.018    0.307  
  FE_OCPC1427_mem_la_addr_9/ZN  -      A->ZN   F     INV_X2          2  0.010   0.015    0.322  
  g165195/ZN                    -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.343  
  mem_addr_reg[9]/D             -      D       R     DFF_X1          1  0.014   0.000    0.343  
#---------------------------------------------------------------------------------------------
Path 303: VIOLATED (-0.235 ns) Setup Check with Pin cpuregs_reg[4][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.099 (P)
            Arrival:=    0.151       -0.014

              Setup:-    0.030
      Required Time:=    0.121
       Launch Clock:=   -0.014
          Data Path:+    0.370
              Slack:=   -0.235

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK         -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN         -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN                  -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN                  -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN                  -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN                  -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN                  -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN        -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN                  -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903/ZN               -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g186661/ZN                  -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.280  
  FE_OCPC1401_n_27819/ZN      -      A->ZN   R     INV_X8          3  0.009   0.020    0.299  
  FE_OCPC1404_n_27819/ZN      -      A->ZN   F     INV_X8          7  0.012   0.014    0.314  
  FE_OCPC1993_n_27819_dup/ZN  -      A->ZN   R     INV_X2          1  0.008   0.011    0.325  
  g161480/ZN                  -      A1->ZN  F     NAND2_X1        1  0.006   0.012    0.337  
  g160698/ZN                  -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.356  
  cpuregs_reg[4][2]/D         -      D       R     DFF_X1          1  0.017   0.000    0.356  
#-------------------------------------------------------------------------------------------
Path 304: VIOLATED (-0.234 ns) Setup Check with Pin cpuregs_reg[2][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.099 (P)
            Arrival:=    0.151       -0.014

              Setup:-    0.030
      Required Time:=    0.121
       Launch Clock:=   -0.014
          Data Path:+    0.370
              Slack:=   -0.234

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182798/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g190073/ZN            -      A->ZN   R     INV_X16        64  0.014   0.035    0.322  
  g161479/ZN            -      A1->ZN  F     NAND2_X2        1  0.029   0.014    0.336  
  g160699/ZN            -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.355  
  cpuregs_reg[2][2]/D   -      D       R     DFF_X1          1  0.017   0.000    0.355  
#-------------------------------------------------------------------------------------
Path 305: VIOLATED (-0.234 ns) Setup Check with Pin cpuregs_reg[2][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.143 (P)
            Arrival:=    0.179        0.029

              Setup:-    0.028
      Required Time:=    0.151
       Launch Clock:=    0.029
          Data Path:+    0.356
              Slack:=   -0.234

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN  -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN  -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN        -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN            -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361/ZN            -      A1->ZN  R     NAND2_X4        6  0.012   0.024    0.355  
  g184365/ZN            -      A2->ZN  F     NAND2_X1        1  0.018   0.016    0.370  
  FE_RC_462_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.385  
  cpuregs_reg[2][27]/D  -      D       R     DFF_X1          1  0.009   0.000    0.385  
#-------------------------------------------------------------------------------------
Path 306: VIOLATED (-0.234 ns) Setup Check with Pin count_instr_reg[58]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[58]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.170 (P)
            Arrival:=    0.177        0.057

              Setup:-    0.028
      Required Time:=    0.149
       Launch Clock:=    0.057
          Data Path:+    0.326
              Slack:=   -0.234

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1118_n_17481/ZN          -      A->ZN   R     INV_X8         19  0.019   0.027    0.309  
  inc_add_1559_34_g956/ZN         -      A2->ZN  F     NAND3_X1        1  0.015   0.022    0.331  
  inc_add_1559_34_g947/ZN         -      A->ZN   R     OAI21_X1        1  0.010   0.022    0.353  
  g193707/ZN                      -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.369  
  g166911/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.383  
  count_instr_reg[58]/D           -      D       R     DFF_X1          1  0.009   0.000    0.383  
#-----------------------------------------------------------------------------------------------
Path 307: VIOLATED (-0.234 ns) Setup Check with Pin alu_out_q_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.185 (P)    0.115 (P)
            Arrival:=    0.222        0.001

              Setup:-    0.042
      Required Time:=    0.180
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.234

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK      -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[2]/QN      -      CK->QN  R     DFF_X1          5  0.071   0.114    0.115  
  FE_OFC701_n_8156/ZN    -      A->ZN   F     INV_X2          3  0.037   0.016    0.132  
  g84992__190331/ZN      -      A1->ZN  R     NAND2_X2        3  0.012   0.022    0.153  
  g84907/ZN              -      A->ZN   F     INV_X1          2  0.015   0.015    0.168  
  FE_RC_1623_0/ZN        -      B1->ZN  R     AOI21_X2        2  0.008   0.026    0.194  
  FE_RC_1238_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.022   0.021    0.214  
  FE_RC_1237_0/ZN        -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.233  
  g192800/ZN             -      A1->ZN  F     NAND2_X4        2  0.012   0.019    0.252  
  FE_OCPC1653_n_34560/Z  -      A->Z    F     BUF_X8          6  0.012   0.028    0.281  
  g192805/ZN             -      B1->ZN  R     AOI21_X2        1  0.006   0.021    0.302  
  g128/ZN                -      A->ZN   F     INV_X1          1  0.018   0.017    0.319  
  g836/ZN                -      B1->ZN  R     AOI21_X4        4  0.009   0.031    0.350  
  g192090/ZN             -      B1->ZN  F     OAI21_X1        1  0.026   0.019    0.369  
  g163702/ZN             -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.384  
  g163367/ZN             -      A->ZN   F     OAI211_X1       1  0.009   0.029    0.414  
  alu_out_q_reg[14]/D    -      D       F     DFF_X1          1  0.019   0.000    0.414  
#--------------------------------------------------------------------------------------
Path 308: VIOLATED (-0.234 ns) Setup Check with Pin reg_next_pc_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.111 (P)    0.112 (P)
            Arrival:=    0.147       -0.002

              Setup:-    0.030
      Required Time:=    0.117
       Launch Clock:=   -0.002
          Data Path:+    0.353
              Slack:=   -0.234

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1573_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          3  0.023   0.017    0.142  
  FE_OCPC1578_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8          5  0.010   0.018    0.160  
  g187335/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.176  
  g188507/ZN                     -      A1->ZN  R     NAND2_X4        3  0.009   0.021    0.197  
  g188505_dup/ZN                 -      A1->ZN  F     NAND2_X4        3  0.014   0.018    0.215  
  FE_RC_2686_0/ZN                -      A2->ZN  R     NAND2_X4        2  0.010   0.019    0.234  
  FE_RC_2689_0/ZN                -      A->ZN   F     INV_X1          1  0.011   0.010    0.244  
  FE_RC_2688_0/ZN                -      A1->ZN  R     NOR2_X2         1  0.005   0.018    0.263  
  g187428/ZN                     -      A->ZN   F     INV_X1          2  0.013   0.014    0.277  
  g187429/ZN                     -      A2->ZN  R     NAND2_X2        2  0.008   0.017    0.294  
  FE_RC_3291_0/ZN                -      A->ZN   F     INV_X1          1  0.010   0.008    0.302  
  FE_RC_3290_0/ZN                -      A1->ZN  R     NAND2_X1        1  0.004   0.013    0.314  
  FE_RC_3289_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.327  
  g164559/ZN                     -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.351  
  reg_next_pc_reg[2]/D           -      D       R     DFF_X1          1  0.017   0.000    0.351  
#----------------------------------------------------------------------------------------------
Path 309: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[18][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.112 (P)
            Arrival:=    0.158       -0.002

              Setup:-    0.023
      Required Time:=    0.136
       Launch Clock:=   -0.002
          Data Path:+    0.371
              Slack:=   -0.233

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.016    0.341  
  FE_RC_3371_0/ZN         -      A2->ZN  R     NAND2_X4        1  0.012   0.017    0.359  
  FE_RC_3370_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.009   0.010    0.369  
  cpuregs_reg[18][7]/D    -      D       F     DFF_X1          1  0.005   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 310: VIOLATED (-0.233 ns) Setup Check with Pin count_instr_reg[52]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[52]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.170 (P)
            Arrival:=    0.177        0.057

              Setup:-    0.023
      Required Time:=    0.154
       Launch Clock:=    0.057
          Data Path:+    0.330
              Slack:=   -0.233

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1114_n_17481/Z           -      A->Z    F     BUF_X8         13  0.019   0.038    0.319  
  inc_add_1559_34_g176858/ZN      -      A1->ZN  R     NOR2_X1         1  0.010   0.024    0.343  
  inc_add_1559_34_g937/ZN         -      B1->ZN  F     OAI21_X1        1  0.016   0.017    0.360  
  g193725/ZN                      -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.375  
  g166902/ZN                      -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.387  
  count_instr_reg[52]/D           -      D       F     DFF_X1          1  0.006   0.000    0.387  
#-----------------------------------------------------------------------------------------------
Path 311: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[3][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.099 (P)
            Arrival:=    0.149       -0.014

              Setup:-    0.030
      Required Time:=    0.118
       Launch Clock:=   -0.014
          Data Path:+    0.366
              Slack:=   -0.233

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN            -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903_dup/ZN     -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g182792/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g189892/ZN            -      A->ZN   R     INV_X16        64  0.014   0.028    0.314  
  g161472/ZN            -      A1->ZN  F     NAND2_X1        1  0.025   0.018    0.332  
  g160693/ZN            -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.352  
  cpuregs_reg[3][0]/D   -      D       R     DFF_X1          1  0.017   0.000    0.352  
#-------------------------------------------------------------------------------------
Path 312: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[15][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.099 (P)
            Arrival:=    0.159       -0.014

              Setup:-    0.030
      Required Time:=    0.129
       Launch Clock:=   -0.014
          Data Path:+    0.376
              Slack:=   -0.233

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN             -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN             -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN   -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.019    0.257  
  g186705/ZN             -      A1->ZN  F     OR2_X4          2  0.012   0.052    0.309  
  FE_OCPC978_n_27863/ZN  -      A->ZN   R     INV_X16        34  0.013   0.020    0.329  
  g162839/ZN             -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.343  
  g182960/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.361  
  cpuregs_reg[15][5]/D   -      D       R     DFF_X1          1  0.017   0.000    0.361  
#--------------------------------------------------------------------------------------
Path 313: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[4][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.143 (P)
            Arrival:=    0.182        0.029

              Setup:-    0.029
      Required Time:=    0.153
       Launch Clock:=    0.029
          Data Path:+    0.356
              Slack:=   -0.233

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN  -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN  -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN        -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN            -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361/ZN            -      A1->ZN  R     NAND2_X4        6  0.012   0.023    0.354  
  g184367/ZN            -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.370  
  FE_RC_1351_0/ZN       -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.386  
  cpuregs_reg[4][27]/D  -      D       R     DFF_X1          1  0.009   0.000    0.386  
#-------------------------------------------------------------------------------------
Path 314: VIOLATED (-0.232 ns) Setup Check with Pin reg_out_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.143       -0.002

              Setup:-    0.025
      Required Time:=    0.118
       Launch Clock:=   -0.002
          Data Path:+    0.352
              Slack:=   -0.232

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK                 -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q                  -      CK->Q   R     DFF_X1          5  0.070   0.130    0.128  
  add_1801_23_g190343/ZN           -      A1->ZN  R     OR2_X2          3  0.034   0.035    0.163  
  add_1801_23_g185542/ZN           -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.187  
  FE_RC_235_0/ZN                   -      A2->ZN  R     NAND3_X4        2  0.015   0.023    0.210  
  FE_OCPC1415_add_1801_23_n_737/Z  -      A->Z    R     BUF_X2          3  0.013   0.028    0.238  
  FE_RC_1442_0/ZN                  -      A->ZN   F     INV_X1          2  0.011   0.011    0.248  
  add_1801_23_g1038/ZN             -      B1->ZN  R     OAI21_X1        2  0.006   0.038    0.287  
  FE_RC_3332_0/ZN                  -      A2->ZN  F     NAND2_X1        1  0.030   0.019    0.306  
  FE_RC_3331_0/ZN                  -      A->ZN   R     OAI211_X1       1  0.010   0.023    0.330  
  g84272__6083/ZN                  -      A1->ZN  F     NAND3_X1        1  0.024   0.021    0.350  
  reg_out_reg[6]/D                 -      D       F     DFF_X1          1  0.012   0.000    0.350  
#------------------------------------------------------------------------------------------------
Path 315: VIOLATED (-0.232 ns) Setup Check with Pin cpuregs_reg[6][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=   -0.002
          Data Path:+    0.390
              Slack:=   -0.232

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.351  
  g185424/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.371  
  g160801/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.388  
  cpuregs_reg[6][20]/D    -      D       F     DFF_X1          1  0.011   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 316: VIOLATED (-0.232 ns) Setup Check with Pin cpuregs_reg[2][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.143 (P)
            Arrival:=    0.179        0.029

              Setup:-    0.023
      Required Time:=    0.156
       Launch Clock:=    0.029
          Data Path:+    0.359
              Slack:=   -0.232

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN            -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN            -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  g185364/ZN            -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.376  
  FE_RC_1293_0/ZN       -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.388  
  cpuregs_reg[2][26]/D  -      D       F     DFF_X1          1  0.006   0.000    0.388  
#-------------------------------------------------------------------------------------
Path 317: VIOLATED (-0.232 ns) Setup Check with Pin cpuregs_reg[3][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.143 (P)
            Arrival:=    0.179        0.029

              Setup:-    0.023
      Required Time:=    0.156
       Launch Clock:=    0.029
          Data Path:+    0.359
              Slack:=   -0.232

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN            -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN            -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  g185360/ZN            -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.376  
  FE_RC_579_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.388  
  cpuregs_reg[3][26]/D  -      D       F     DFF_X1          1  0.006   0.000    0.388  
#-------------------------------------------------------------------------------------
Path 318: VIOLATED (-0.232 ns) Setup Check with Pin cpuregs_reg[16][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.027
      Required Time:=    0.181
       Launch Clock:=   -0.002
          Data Path:+    0.414
              Slack:=   -0.232

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.032    0.390  
  g162177/ZN              -      A2->ZN  F     OAI22_X1        1  0.021   0.022    0.412  
  cpuregs_reg[16][21]/D   -      D       F     DFF_X1          1  0.015   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 319: VIOLATED (-0.232 ns) Setup Check with Pin cpuregs_reg[25][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.143 (P)
            Arrival:=    0.230        0.029

              Setup:-    0.027
      Required Time:=    0.203
       Launch Clock:=    0.029
          Data Path:+    0.406
              Slack:=   -0.232

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.025    0.419  
  g161825/ZN             -      B1->ZN  F     OAI21_X1        1  0.017   0.016    0.435  
  cpuregs_reg[25][30]/D  -      D       F     DFF_X1          1  0.016   0.000    0.435  
#--------------------------------------------------------------------------------------
Path 320: VIOLATED (-0.232 ns) Setup Check with Pin count_cycle_reg[54]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[54]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.142 (P)
            Arrival:=    0.158        0.029

              Setup:-    0.031
      Required Time:=    0.127
       Launch Clock:=    0.029
          Data Path:+    0.330
              Slack:=   -0.232

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.025    0.273  
  FE_OCPC1706_n_30895/ZN      -      A->ZN   R     INV_X4         18  0.013   0.033    0.305  
  inc_add_1428_40_g189226/ZN  -      A1->ZN  F     NAND2_X1        2  0.023   0.021    0.327  
  FE_RC_3177_0/ZN             -      B2->ZN  R     OAI21_X1        1  0.012   0.032    0.359  
  count_cycle_reg[54]/D       -      D       R     DFF_X1          1  0.019   0.000    0.359  
#-------------------------------------------------------------------------------------------
Path 321: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[3][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.112 (P)
            Arrival:=    0.180       -0.002

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=   -0.002
          Data Path:+    0.388
              Slack:=   -0.231

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.351  
  g183069/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.369  
  g160770/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.386  
  cpuregs_reg[3][22]/D    -      D       F     DFF_X1          1  0.010   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 322: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[2][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.112 (P)
            Arrival:=    0.179       -0.002

              Setup:-    0.028
      Required Time:=    0.151
       Launch Clock:=   -0.002
          Data Path:+    0.384
              Slack:=   -0.231

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.297  
  g183074/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.317  
  g193830/ZN              -      A1->ZN  R     NAND2_X4        7  0.011   0.033    0.350  
  g183080/ZN              -      A1->ZN  F     NAND2_X1        1  0.024   0.017    0.367  
  FE_RC_3310_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.382  
  cpuregs_reg[2][18]/D    -      D       R     DFF_X1          1  0.009   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 323: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[21][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.143 (P)
            Arrival:=    0.230        0.029

              Setup:-    0.025
      Required Time:=    0.205
       Launch Clock:=    0.029
          Data Path:+    0.407
              Slack:=   -0.231

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.025    0.418  
  g192914/ZN             -      A1->ZN  F     OAI22_X1        1  0.017   0.018    0.436  
  cpuregs_reg[21][30]/D  -      D       F     DFF_X1          1  0.011   0.000    0.436  
#--------------------------------------------------------------------------------------
Path 324: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[16][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.027
      Required Time:=    0.181
       Launch Clock:=   -0.002
          Data Path:+    0.413
              Slack:=   -0.231

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g162174/ZN              -      A2->ZN  F     OAI22_X1        1  0.021   0.022    0.412  
  cpuregs_reg[16][18]/D   -      D       F     DFF_X1          1  0.015   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 325: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[8][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.146 (P)    0.112 (P)
            Arrival:=    0.182       -0.002

              Setup:-    0.028
      Required Time:=    0.154
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.231

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK         -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q          -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN   -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN     -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN     -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN     -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN     -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN   -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN               -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260_dup/ZN  -      A->ZN   R     INV_X8         15  0.016   0.030    0.356  
  g162773/ZN               -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.372  
  FE_RC_3349_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.385  
  cpuregs_reg[8][16]/D     -      D       R     DFF_X1          1  0.009   0.000    0.385  
#----------------------------------------------------------------------------------------
Path 326: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[31][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.143 (P)
            Arrival:=    0.230        0.029

              Setup:-    0.027
      Required Time:=    0.203
       Launch Clock:=    0.029
          Data Path:+    0.405
              Slack:=   -0.231

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.025    0.419  
  g162043/ZN             -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.434  
  cpuregs_reg[31][30]/D  -      D       F     DFF_X1          1  0.016   0.000    0.434  
#--------------------------------------------------------------------------------------
Path 327: VIOLATED (-0.231 ns) Setup Check with Pin count_instr_reg[56]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[56]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.170 (P)
            Arrival:=    0.177        0.057

              Setup:-    0.028
      Required Time:=    0.149
       Launch Clock:=    0.057
          Data Path:+    0.323
              Slack:=   -0.231

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.032    0.282  
  FE_OCPC1118_n_17481/ZN          -      A->ZN   R     INV_X8         19  0.019   0.027    0.309  
  inc_add_1559_34_g964/ZN         -      A2->ZN  F     NAND3_X1        1  0.015   0.022    0.331  
  inc_add_1559_34_g936/ZN         -      A->ZN   R     OAI21_X1        1  0.010   0.021    0.351  
  g193706/ZN                      -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.367  
  g166839/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.380  
  count_instr_reg[56]/D           -      D       R     DFF_X1          1  0.009   0.000    0.380  
#-----------------------------------------------------------------------------------------------
Path 328: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[9][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.146 (P)    0.112 (P)
            Arrival:=    0.182       -0.002

              Setup:-    0.028
      Required Time:=    0.154
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.231

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK         -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q          -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN   -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN     -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN     -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN     -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN     -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN   -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN               -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260_dup/ZN  -      A->ZN   R     INV_X8         15  0.016   0.030    0.356  
  g191452/ZN               -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.372  
  FE_RC_1708_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.385  
  cpuregs_reg[9][16]/D     -      D       R     DFF_X1          1  0.009   0.000    0.385  
#----------------------------------------------------------------------------------------
Path 329: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[2][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=   -0.002
          Data Path:+    0.388
              Slack:=   -0.231

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.351  
  g185434/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.369  
  g160861/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.387  
  cpuregs_reg[2][20]/D    -      D       F     DFF_X1          1  0.011   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 330: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[7][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=    0.029
          Data Path:+    0.386
              Slack:=   -0.231

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN             -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN             -      A1->ZN  F     NAND2_X4        5  0.012   0.022    0.359  
  FE_OCPC1962_n_35604/Z  -      A->Z    F     BUF_X4          4  0.014   0.030    0.388  
  g185365/ZN             -      A1->ZN  R     NAND2_X1        1  0.006   0.014    0.402  
  FE_RC_1273_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.010   0.013    0.415  
  cpuregs_reg[7][26]/D   -      D       F     DFF_X1          1  0.006   0.000    0.415  
#--------------------------------------------------------------------------------------
Path 331: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[5][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.099 (P)
            Arrival:=    0.149       -0.014

              Setup:-    0.023
      Required Time:=    0.125
       Launch Clock:=   -0.014
          Data Path:+    0.370
              Slack:=   -0.231

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182794/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.287  
  g175275/ZN            -      A->ZN   R     INV_X16        64  0.014   0.035    0.321  
  FE_RC_1745_0/ZN       -      A->ZN   F     INV_X2          1  0.030   0.007    0.329  
  FE_RC_1744_0/ZN       -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.343  
  FE_RC_1743_0/ZN       -      A2->ZN  F     NAND2_X1        1  0.010   0.013    0.356  
  cpuregs_reg[5][3]/D   -      D       F     DFF_X1          1  0.006   0.000    0.356  
#-------------------------------------------------------------------------------------
Path 332: VIOLATED (-0.231 ns) Setup Check with Pin count_instr_reg[60]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[60]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.170 (P)
            Arrival:=    0.177        0.057

              Setup:-    0.028
      Required Time:=    0.149
       Launch Clock:=    0.057
          Data Path:+    0.323
              Slack:=   -0.231

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.031    0.281  
  FE_OCPC1117_n_17481/ZN          -      A->ZN   R     INV_X4          5  0.019   0.020    0.301  
  inc_add_1559_34_g995/ZN         -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.319  
  FE_RC_1489_0/ZN                 -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.336  
  FE_RC_1488_0/ZN                 -      A->ZN   F     OAI211_X1       1  0.010   0.027    0.363  
  g166818/ZN                      -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.379  
  count_instr_reg[60]/D           -      D       R     DFF_X1          1  0.009   0.000    0.379  
#-----------------------------------------------------------------------------------------------
Path 333: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[30][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.143 (P)
            Arrival:=    0.230        0.029

              Setup:-    0.027
      Required Time:=    0.204
       Launch Clock:=    0.029
          Data Path:+    0.405
              Slack:=   -0.231

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.025    0.419  
  g162000/ZN             -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.434  
  cpuregs_reg[30][30]/D  -      D       F     DFF_X1          1  0.016   0.000    0.434  
#--------------------------------------------------------------------------------------
Path 334: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[26][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.143 (P)
            Arrival:=    0.230        0.029

              Setup:-    0.027
      Required Time:=    0.203
       Launch Clock:=    0.029
          Data Path:+    0.404
              Slack:=   -0.231

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.025    0.419  
  g161855/ZN             -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.434  
  cpuregs_reg[26][30]/D  -      D       F     DFF_X1          1  0.016   0.000    0.434  
#--------------------------------------------------------------------------------------
Path 335: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[5][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.161       -0.014

              Setup:-    0.030
      Required Time:=    0.131
       Launch Clock:=   -0.014
          Data Path:+    0.376
              Slack:=   -0.230

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182794/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.287  
  g175275/ZN            -      A->ZN   R     INV_X16        64  0.014   0.036    0.323  
  g161410/ZN            -      A1->ZN  F     NAND2_X1        1  0.030   0.018    0.341  
  g160759/ZN            -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.361  
  cpuregs_reg[5][1]/D   -      D       R     DFF_X1          1  0.017   0.000    0.361  
#-------------------------------------------------------------------------------------
Path 336: VIOLATED (-0.230 ns) Setup Check with Pin alu_out_q_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.031
      Required Time:=    0.121
       Launch Clock:=    0.001
          Data Path:+    0.350
              Slack:=   -0.230

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK      -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op1_reg[2]/QN      -      CK->QN  R     DFF_X1          5  0.071   0.114    0.115  
  FE_OFC701_n_8156/ZN    -      A->ZN   F     INV_X2          3  0.037   0.016    0.132  
  g84992__190331/ZN      -      A1->ZN  R     NAND2_X2        3  0.012   0.022    0.153  
  g84907/ZN              -      A->ZN   F     INV_X1          2  0.015   0.015    0.168  
  FE_RC_1623_0/ZN        -      B1->ZN  R     AOI21_X2        2  0.008   0.026    0.194  
  FE_RC_1238_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.022   0.021    0.214  
  FE_RC_1237_0/ZN        -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.233  
  g192800/ZN             -      A1->ZN  F     NAND2_X4        2  0.012   0.019    0.252  
  FE_OCPC1653_n_34560/Z  -      A->Z    F     BUF_X8          6  0.012   0.028    0.280  
  FE_OCPC1970_n_34560/Z  -      A->Z    F     BUF_X2          1  0.006   0.024    0.304  
  FE_RC_3353_0/ZN        -      A1->ZN  R     NOR2_X2         1  0.005   0.018    0.321  
  g166776/ZN             -      A1->ZN  F     NOR2_X1         1  0.012   0.009    0.331  
  g164705/ZN             -      B->ZN   R     OAI211_X1       1  0.005   0.020    0.351  
  alu_out_q_reg[8]/D     -      D       R     DFF_X1          1  0.019   0.000    0.351  
#--------------------------------------------------------------------------------------
Path 337: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[15][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.099 (P)
            Arrival:=    0.158       -0.014

              Setup:-    0.030
      Required Time:=    0.129
       Launch Clock:=   -0.014
          Data Path:+    0.373
              Slack:=   -0.230

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN             -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN             -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN   -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.019    0.257  
  g186705/ZN             -      A1->ZN  F     OR2_X4          2  0.012   0.052    0.309  
  FE_OCPC978_n_27863/ZN  -      A->ZN   R     INV_X16        34  0.013   0.020    0.328  
  g163005/ZN             -      A1->ZN  F     NAND2_X2        1  0.014   0.012    0.341  
  g182953/ZN             -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.359  
  cpuregs_reg[15][0]/D   -      D       R     DFF_X1          1  0.017   0.000    0.359  
#--------------------------------------------------------------------------------------
Path 338: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[24][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.143 (P)
            Arrival:=    0.231        0.029

              Setup:-    0.027
      Required Time:=    0.204
       Launch Clock:=    0.029
          Data Path:+    0.404
              Slack:=   -0.230

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.022    0.415  
  g162061/ZN             -      A1->ZN  F     OAI22_X1        1  0.016   0.018    0.434  
  cpuregs_reg[24][30]/D  -      D       F     DFF_X1          1  0.017   0.000    0.434  
#--------------------------------------------------------------------------------------
Path 339: VIOLATED (-0.230 ns) Setup Check with Pin count_instr_reg[62]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[62]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.170 (P)
            Arrival:=    0.177        0.057

              Setup:-    0.028
      Required Time:=    0.149
       Launch Clock:=    0.057
          Data Path:+    0.322
              Slack:=   -0.230

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.030    0.280  
  FE_OCPC1116_n_17481/ZN          -      A->ZN   R     INV_X4          7  0.019   0.022    0.302  
  inc_add_1559_34_g986/ZN         -      A1->ZN  F     NAND2_X1        2  0.012   0.017    0.319  
  FE_RC_1500_0/ZN                 -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.337  
  FE_RC_1499_0/ZN                 -      A->ZN   F     OAI211_X1       1  0.010   0.026    0.363  
  g166802/ZN                      -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.379  
  count_instr_reg[62]/D           -      D       R     DFF_X1          1  0.009   0.000    0.379  
#-----------------------------------------------------------------------------------------------
Path 340: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[5][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=    0.029
          Data Path:+    0.385
              Slack:=   -0.230

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN             -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN             -      A1->ZN  F     NAND2_X4        5  0.012   0.022    0.359  
  FE_OCPC1962_n_35604/Z  -      A->Z    F     BUF_X4          4  0.014   0.029    0.388  
  g185356/ZN             -      A1->ZN  R     NAND2_X1        1  0.006   0.014    0.402  
  FE_RC_577_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.414  
  cpuregs_reg[5][26]/D   -      D       F     DFF_X1          1  0.007   0.000    0.414  
#--------------------------------------------------------------------------------------
Path 341: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[10][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.023
      Required Time:=    0.163
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.230

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1400_n_24071/ZN  -      A->ZN   F     INV_X4          8  0.028   0.017    0.363  
  g183035/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.381  
  FE_RC_1684_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.393  
  cpuregs_reg[10][13]/D   -      D       F     DFF_X1          1  0.006   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 342: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[2][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.023
      Required Time:=    0.158
       Launch Clock:=   -0.002
          Data Path:+    0.389
              Slack:=   -0.230

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.358  
  g185373/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.376  
  FE_RC_1315_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.388  
  cpuregs_reg[2][28]/D    -      D       F     DFF_X1          1  0.006   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 343: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[4][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.029
      Required Time:=    0.152
       Launch Clock:=   -0.002
          Data Path:+    0.384
              Slack:=   -0.230

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g185368/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.325  
  g193833/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.027    0.353  
  g185371/ZN              -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.368  
  FE_RC_1909_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.382  
  cpuregs_reg[4][28]/D    -      D       R     DFF_X1          1  0.009   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 344: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[18][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.032
      Required Time:=    0.174
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.230

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.306  
  g186417/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.324  
  g190072/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.029    0.354  
  g186421/ZN              -      A->ZN   F     INV_X8         25  0.022   0.019    0.372  
  g162207/ZN              -      A2->ZN  R     OAI22_X1        1  0.013   0.031    0.404  
  cpuregs_reg[18][21]/D   -      D       R     DFF_X1          1  0.027   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 345: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[7][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.023
      Required Time:=    0.163
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1400_n_24071/ZN  -      A->ZN   F     INV_X4          8  0.028   0.016    0.362  
  g183044/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.380  
  FE_RC_1664_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.392  
  cpuregs_reg[7][13]/D    -      D       F     DFF_X1          1  0.006   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 346: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[4][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=    0.029
          Data Path:+    0.384
              Slack:=   -0.229

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN             -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN             -      A1->ZN  F     NAND2_X4        5  0.012   0.022    0.359  
  FE_OCPC1962_n_35604/Z  -      A->Z    F     BUF_X4          4  0.014   0.029    0.388  
  g185363/ZN             -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.401  
  FE_RC_1360_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.413  
  cpuregs_reg[4][26]/D   -      D       F     DFF_X1          1  0.006   0.000    0.413  
#--------------------------------------------------------------------------------------
Path 347: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[3][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.023
      Required Time:=    0.158
       Launch Clock:=   -0.002
          Data Path:+    0.389
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.358  
  g185374/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.375  
  FE_RC_569_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.387  
  cpuregs_reg[3][28]/D    -      D       F     DFF_X1          1  0.006   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 348: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[21][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.123 (P)    0.099 (P)
            Arrival:=    0.160       -0.014

              Setup:-    0.030
      Required Time:=    0.130
       Launch Clock:=   -0.014
          Data Path:+    0.373
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN              -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN              -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN         -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN                 -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_RC_1329_0_dup/ZN     -      A1->ZN  F     OR2_X4          2  0.013   0.055    0.316  
  FE_OFC74_n_5563_dup/ZN  -      A->ZN   R     INV_X4          2  0.014   0.013    0.330  
  g162959/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.341  
  g161740/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.359  
  cpuregs_reg[21][5]/D    -      D       R     DFF_X1          1  0.016   0.000    0.359  
#---------------------------------------------------------------------------------------
Path 349: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[5][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.112 (P)
            Arrival:=    0.187       -0.002

              Setup:-    0.023
      Required Time:=    0.163
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1398_n_24071/ZN  -      A->ZN   F     INV_X8         12  0.028   0.017    0.363  
  g183041/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.381  
  FE_RC_1051_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.392  
  cpuregs_reg[5][13]/D    -      D       F     DFF_X1          1  0.006   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 350: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[18][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.112 (P)
            Arrival:=    0.188       -0.002

              Setup:-    0.023
      Required Time:=    0.165
       Launch Clock:=   -0.002
          Data Path:+    0.396
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1400_n_24071/ZN  -      A->ZN   F     INV_X4          8  0.028   0.018    0.364  
  g183040/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.382  
  FE_RC_1670_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.394  
  cpuregs_reg[18][13]/D   -      D       F     DFF_X1          1  0.007   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 351: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[11][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.148 (P)    0.112 (P)
            Arrival:=    0.184       -0.002

              Setup:-    0.025
      Required Time:=    0.159
       Launch Clock:=   -0.002
          Data Path:+    0.390
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1049_n_1859/ZN   -      A->ZN   F     INV_X8         13  0.023   0.015    0.354  
  g162813/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.371  
  g162104/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.388  
  cpuregs_reg[11][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 352: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[11][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.151 (P)    0.112 (P)
            Arrival:=    0.188       -0.002

              Setup:-    0.023
      Required Time:=    0.164
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1400_n_24071/ZN  -      A->ZN   F     INV_X4          8  0.028   0.017    0.364  
  g183042/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.381  
  FE_RC_1680_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.393  
  cpuregs_reg[11][13]/D   -      D       F     DFF_X1          1  0.006   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 353: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[4][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.112 (P)
            Arrival:=    0.187       -0.002

              Setup:-    0.023
      Required Time:=    0.164
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1398_n_24071/ZN  -      A->ZN   F     INV_X8         12  0.028   0.017    0.363  
  g183050/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.381  
  FE_RC_513_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.392  
  cpuregs_reg[4][13]/D    -      D       F     DFF_X1          1  0.006   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 354: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[12][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.151 (P)    0.112 (P)
            Arrival:=    0.187       -0.002

              Setup:-    0.023
      Required Time:=    0.164
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1400_n_24071/ZN  -      A->ZN   F     INV_X4          8  0.028   0.017    0.363  
  g183031/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.381  
  FE_RC_1676_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.393  
  cpuregs_reg[12][13]/D   -      D       F     DFF_X1          1  0.006   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 355: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[11][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.099 (P)
            Arrival:=    0.159       -0.014

              Setup:-    0.030
      Required Time:=    0.129
       Launch Clock:=   -0.014
          Data Path:+    0.372
              Slack:=   -0.229

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.257  
  g186697/ZN            -      A1->ZN  F     OR2_X4          1  0.012   0.051    0.309  
  FE_DBTC11_n_27855/ZN  -      A->ZN   R     INV_X16        35  0.013   0.020    0.329  
  g162808/ZN            -      A1->ZN  F     NAND2_X4        1  0.016   0.011    0.340  
  g162100/ZN            -      A->ZN   R     OAI21_X1        1  0.006   0.018    0.358  
  cpuregs_reg[11][5]/D  -      D       R     DFF_X1          1  0.016   0.000    0.358  
#-------------------------------------------------------------------------------------
Path 356: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[6][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=    0.029
          Data Path:+    0.384
              Slack:=   -0.229

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN             -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN             -      A1->ZN  F     NAND2_X4        5  0.012   0.022    0.359  
  FE_OCPC1962_n_35604/Z  -      A->Z    F     BUF_X4          4  0.014   0.029    0.388  
  g185361/ZN             -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.401  
  FE_RC_1297_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.413  
  cpuregs_reg[6][26]/D   -      D       F     DFF_X1          1  0.006   0.000    0.413  
#--------------------------------------------------------------------------------------
Path 357: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[6][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.112 (P)
            Arrival:=    0.187       -0.002

              Setup:-    0.023
      Required Time:=    0.163
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1399_n_24071/ZN  -      A->ZN   F     INV_X8         11  0.028   0.017    0.362  
  g183055/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.380  
  FE_RC_1048_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.392  
  cpuregs_reg[6][13]/D    -      D       F     DFF_X1          1  0.006   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 358: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[13][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.112 (P)
            Arrival:=    0.188       -0.002

              Setup:-    0.023
      Required Time:=    0.165
       Launch Clock:=   -0.002
          Data Path:+    0.396
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1400_n_24071/ZN  -      A->ZN   F     INV_X4          8  0.028   0.017    0.364  
  g183028/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.382  
  FE_RC_1688_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.394  
  cpuregs_reg[13][13]/D   -      D       F     DFF_X1          1  0.006   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 359: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[4][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.145 (P)    0.112 (P)
            Arrival:=    0.182       -0.002

              Setup:-    0.028
      Required Time:=    0.153
       Launch Clock:=   -0.002
          Data Path:+    0.383
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.297  
  g183074/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.317  
  g193830/ZN              -      A1->ZN  R     NAND2_X4        7  0.011   0.032    0.349  
  g183079/ZN              -      A1->ZN  F     NAND2_X1        1  0.024   0.018    0.367  
  FE_RC_2011_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.382  
  cpuregs_reg[4][18]/D    -      D       R     DFF_X1          1  0.008   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 360: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[24][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.112 (P)
            Arrival:=    0.160       -0.002

              Setup:-    0.030
      Required Time:=    0.130
       Launch Clock:=   -0.002
          Data Path:+    0.360
              Slack:=   -0.228

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z    -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z  -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN   -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN             -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z    -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN             -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.287  
  FE_OCPC2034_n_22328/Z  -      A->Z    R     BUF_X4          9  0.036   0.038    0.324  
  g163006/ZN             -      A2->ZN  F     NAND2_X1        1  0.017   0.015    0.340  
  g182970/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.359  
  cpuregs_reg[24][0]/D   -      D       R     DFF_X1          1  0.017   0.000    0.359  
#--------------------------------------------------------------------------------------
Path 361: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[9][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.149 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.023
      Required Time:=    0.162
       Launch Clock:=   -0.002
          Data Path:+    0.392
              Slack:=   -0.228

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1398_n_24071/ZN  -      A->ZN   F     INV_X8         12  0.028   0.017    0.363  
  g191467/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.379  
  FE_RC_1253_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.391  
  cpuregs_reg[9][13]/D    -      D       F     DFF_X1          1  0.006   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 362: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[14][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.099 (P)
            Arrival:=    0.159       -0.014

              Setup:-    0.030
      Required Time:=    0.129
       Launch Clock:=   -0.014
          Data Path:+    0.371
              Slack:=   -0.228

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN        -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g186706/ZN            -      A1->ZN  F     OR2_X4          1  0.010   0.050    0.304  
  FE_DBTC5_n_27864/ZN   -      A->ZN   R     INV_X16        35  0.013   0.022    0.326  
  g162824/ZN            -      A1->ZN  F     NAND2_X2        1  0.018   0.013    0.339  
  g161591/ZN            -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.357  
  cpuregs_reg[14][5]/D  -      D       R     DFF_X1          1  0.016   0.000    0.357  
#-------------------------------------------------------------------------------------
Path 363: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[10][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.143 (P)
            Arrival:=    0.231        0.029

              Setup:-    0.027
      Required Time:=    0.204
       Launch Clock:=    0.029
          Data Path:+    0.403
              Slack:=   -0.228

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.024    0.417  
  g162094/ZN             -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.432  
  cpuregs_reg[10][30]/D  -      D       F     DFF_X1          1  0.016   0.000    0.432  
#--------------------------------------------------------------------------------------
Path 364: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[18][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.206       -0.002

              Setup:-    0.025
      Required Time:=    0.181
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.228

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g162204/ZN              -      A1->ZN  F     OAI22_X1        1  0.021   0.019    0.409  
  cpuregs_reg[18][18]/D   -      D       F     DFF_X1          1  0.012   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 365: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[9][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.143 (P)
            Arrival:=    0.230        0.029

              Setup:-    0.024
      Required Time:=    0.206
       Launch Clock:=    0.029
          Data Path:+    0.405
              Slack:=   -0.228

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.025    0.418  
  g162064/ZN             -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.434  
  cpuregs_reg[9][30]/D   -      D       F     DFF_X1          1  0.009   0.000    0.434  
#--------------------------------------------------------------------------------------
Path 366: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[19][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.112 (P)
            Arrival:=    0.188       -0.002

              Setup:-    0.023
      Required Time:=    0.165
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.228

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1400_n_24071/ZN  -      A->ZN   F     INV_X4          8  0.028   0.018    0.364  
  g183058/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.382  
  FE_RC_1668_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.393  
  cpuregs_reg[19][13]/D   -      D       F     DFF_X1          1  0.006   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 367: VIOLATED (-0.228 ns) Setup Check with Pin count_instr_reg[50]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[50]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.170 (P)
            Arrival:=    0.177        0.057

              Setup:-    0.023
      Required Time:=    0.154
       Launch Clock:=    0.057
          Data Path:+    0.325
              Slack:=   -0.228

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.030    0.280  
  FE_OCPC1116_n_17481/ZN          -      A->ZN   R     INV_X4          7  0.019   0.022    0.302  
  inc_add_1559_34_g1010/ZN        -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.317  
  inc_add_1559_34_g940/ZN         -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.354  
  g193724/ZN                      -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.370  
  g166900/ZN                      -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.382  
  count_instr_reg[50]/D           -      D       F     DFF_X1          1  0.007   0.000    0.382  
#-----------------------------------------------------------------------------------------------
Path 368: VIOLATED (-0.228 ns) Setup Check with Pin count_instr_reg[54]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[54]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.170 (P)
            Arrival:=    0.179        0.057

              Setup:-    0.024
      Required Time:=    0.155
       Launch Clock:=    0.057
          Data Path:+    0.326
              Slack:=   -0.228

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.030    0.280  
  FE_OCPC1116_n_17481/ZN          -      A->ZN   R     INV_X4          7  0.019   0.023    0.303  
  inc_add_1559_34_g994/ZN         -      A1->ZN  F     NAND2_X1        2  0.012   0.017    0.320  
  FE_RC_1429_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.334  
  FE_RC_1428_0/ZN                 -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.353  
  g193709/ZN                      -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.369  
  g166907/ZN                      -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.383  
  count_instr_reg[54]/D           -      D       F     DFF_X1          1  0.007   0.000    0.383  
#-----------------------------------------------------------------------------------------------
Path 369: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[13][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.027
      Required Time:=    0.180
       Launch Clock:=    0.029
          Data Path:+    0.379
              Slack:=   -0.228

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   R     INV_X8         21  0.014   0.033    0.392  
  g161581/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.408  
  cpuregs_reg[13][26]/D   -      D       F     DFF_X1          1  0.016   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 370: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[5][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.149 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.025
      Required Time:=    0.161
       Launch Clock:=   -0.002
          Data Path:+    0.390
              Slack:=   -0.228

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1049_n_1859/ZN   -      A->ZN   F     INV_X8         13  0.023   0.015    0.354  
  g161418/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.371  
  g160751/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.388  
  cpuregs_reg[5][10]/D    -      D       F     DFF_X1          1  0.011   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 371: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[28][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.112 (P)
            Arrival:=    0.160       -0.002

              Setup:-    0.030
      Required Time:=    0.131
       Launch Clock:=   -0.002
          Data Path:+    0.360
              Slack:=   -0.228

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z    -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z  -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN   -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN             -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z    -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN             -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.287  
  FE_OCPC2034_n_22328/Z  -      A->Z    R     BUF_X4          9  0.036   0.038    0.325  
  g163010/ZN             -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.340  
  g162321/ZN             -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.358  
  cpuregs_reg[28][0]/D   -      D       R     DFF_X1          1  0.016   0.000    0.358  
#--------------------------------------------------------------------------------------
Path 372: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[14][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.160       -0.014

              Setup:-    0.030
      Required Time:=    0.130
       Launch Clock:=   -0.014
          Data Path:+    0.372
              Slack:=   -0.228

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN        -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g186706/ZN            -      A1->ZN  F     OR2_X4          1  0.010   0.050    0.304  
  FE_DBTC5_n_27864/ZN   -      A->ZN   R     INV_X16        35  0.013   0.023    0.327  
  g163004/ZN            -      A1->ZN  F     NAND2_X2        1  0.018   0.013    0.340  
  g162305/ZN            -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.358  
  cpuregs_reg[14][0]/D  -      D       R     DFF_X1          1  0.016   0.000    0.358  
#-------------------------------------------------------------------------------------
Path 373: VIOLATED (-0.228 ns) Setup Check with Pin count_instr_reg[49]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[49]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.170 (P)
            Arrival:=    0.177        0.057

              Setup:-    0.023
      Required Time:=    0.154
       Launch Clock:=    0.057
          Data Path:+    0.324
              Slack:=   -0.228

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.031    0.281  
  FE_OCPC1117_n_17481/ZN          -      A->ZN   R     INV_X4          5  0.019   0.020    0.301  
  inc_add_1559_34_g1017/ZN        -      A1->ZN  F     NAND2_X1        1  0.011   0.015    0.317  
  inc_add_1559_34_g924/ZN         -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.354  
  g193723/ZN                      -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.369  
  g166897/ZN                      -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.381  
  count_instr_reg[49]/D           -      D       F     DFF_X1          1  0.007   0.000    0.381  
#-----------------------------------------------------------------------------------------------
Path 374: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[16][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.033
      Required Time:=    0.174
       Launch Clock:=    0.029
          Data Path:+    0.372
              Slack:=   -0.228

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN             -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361_dup/ZN         -      A1->ZN  R     NAND2_X4        2  0.012   0.024    0.355  
  g184368_dup/ZN         -      A->ZN   F     INV_X8         14  0.018   0.016    0.371  
  g162183/ZN             -      A2->ZN  R     OAI22_X1        1  0.010   0.030    0.402  
  cpuregs_reg[16][27]/D  -      D       R     DFF_X1          1  0.027   0.000    0.402  
#--------------------------------------------------------------------------------------
Path 375: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[24][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.160       -0.014

              Setup:-    0.030
      Required Time:=    0.130
       Launch Clock:=   -0.014
          Data Path:+    0.372
              Slack:=   -0.227

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g175000/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.023    0.261  
  g188940/ZN              -      A->ZN   R     INV_X2          1  0.013   0.019    0.280  
  g188939/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.299  
  FE_OCPC1737_n_30611/ZN  -      A->ZN   R     INV_X8         19  0.016   0.024    0.323  
  g162659/ZN              -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.339  
  g182977/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.358  
  cpuregs_reg[24][5]/D    -      D       R     DFF_X1          1  0.017   0.000    0.358  
#---------------------------------------------------------------------------------------
Path 376: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[14][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.112 (P)
            Arrival:=    0.188       -0.002

              Setup:-    0.023
      Required Time:=    0.165
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.227

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1399_n_24071/ZN  -      A->ZN   F     INV_X8         11  0.028   0.017    0.362  
  g183048/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.380  
  FE_RC_1261_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.392  
  cpuregs_reg[14][13]/D   -      D       F     DFF_X1          1  0.007   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 377: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[8][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.143 (P)
            Arrival:=    0.231        0.029

              Setup:-    0.025
      Required Time:=    0.206
       Launch Clock:=    0.029
          Data Path:+    0.404
              Slack:=   -0.227

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.024    0.418  
  g174755/ZN             -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.433  
  cpuregs_reg[8][30]/D   -      D       F     DFF_X1          1  0.011   0.000    0.433  
#--------------------------------------------------------------------------------------
Path 378: VIOLATED (-0.227 ns) Setup Check with Pin count_instr_reg[63]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[63]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.170 (P)
            Arrival:=    0.179        0.057

              Setup:-    0.028
      Required Time:=    0.150
       Launch Clock:=    0.057
          Data Path:+    0.320
              Slack:=   -0.227

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.030    0.280  
  FE_OCPC1116_n_17481/ZN          -      A->ZN   R     INV_X4          7  0.019   0.023    0.303  
  inc_add_1559_34_g992/ZN         -      A1->ZN  F     NAND2_X1        2  0.012   0.017    0.320  
  FE_RC_1398_0/ZN                 -      B1->ZN  R     OAI21_X1        1  0.010   0.027    0.347  
  g193702/ZN                      -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.363  
  g166837/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.377  
  count_instr_reg[63]/D           -      D       R     DFF_X1          1  0.009   0.000    0.377  
#-----------------------------------------------------------------------------------------------
Path 379: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[17][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.143 (P)
            Arrival:=    0.230        0.029

              Setup:-    0.025
      Required Time:=    0.205
       Launch Clock:=    0.029
          Data Path:+    0.403
              Slack:=   -0.227

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.021    0.414  
  g161705/ZN             -      A1->ZN  F     OAI22_X1        1  0.016   0.018    0.432  
  cpuregs_reg[17][30]/D  -      D       F     DFF_X1          1  0.011   0.000    0.432  
#--------------------------------------------------------------------------------------
Path 380: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[28][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.143 (P)
            Arrival:=    0.232        0.029

              Setup:-    0.027
      Required Time:=    0.205
       Launch Clock:=    0.029
          Data Path:+    0.402
              Slack:=   -0.227

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.023    0.417  
  g161915/ZN             -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.432  
  cpuregs_reg[28][30]/D  -      D       F     DFF_X1          1  0.017   0.000    0.432  
#--------------------------------------------------------------------------------------
Path 381: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[18][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.149 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.024
      Required Time:=    0.161
       Launch Clock:=   -0.002
          Data Path:+    0.390
              Slack:=   -0.227

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1049_n_1859/ZN   -      A->ZN   F     INV_X8         13  0.023   0.015    0.355  
  g162919/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.371  
  g162196/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.388  
  cpuregs_reg[18][10]/D   -      D       F     DFF_X1          1  0.008   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 382: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[4][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.112 (P)
            Arrival:=    0.179       -0.002

              Setup:-    0.023
      Required Time:=    0.156
       Launch Clock:=   -0.002
          Data Path:+    0.385
              Slack:=   -0.227

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.351  
  g183068/ZN              -      A2->ZN  R     NAND2_X1        1  0.014   0.020    0.371  
  FE_RC_481_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.383  
  cpuregs_reg[4][22]/D    -      D       F     DFF_X1          1  0.006   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 383: VIOLATED (-0.227 ns) Setup Check with Pin alu_out_q_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.106 (P)
            Arrival:=    0.144       -0.008

              Setup:-    0.030
      Required Time:=    0.114
       Launch Clock:=   -0.008
          Data Path:+    0.349
              Slack:=   -0.227

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK      -      CK      R     (arrival)      65  0.072       -   -0.008  
  reg_op2_reg[0]/Q       -      CK->Q   R     DFF_X1          3  0.072   0.121    0.113  
  FE_RC_2470_0/ZN        -      A1->ZN  F     NAND2_X2        4  0.026   0.023    0.136  
  g191111/ZN             -      A1->ZN  R     NAND2_X1        1  0.013   0.028    0.164  
  g191110/ZN             -      A2->ZN  F     NAND2_X4        4  0.020   0.017    0.181  
  g84521__193803/ZN      -      A1->ZN  R     NAND2_X2        2  0.007   0.013    0.194  
  FE_OCPC1968_n_35572/Z  -      A->Z    R     BUF_X1          1  0.009   0.022    0.216  
  FE_RC_1239_0/ZN        -      A2->ZN  F     NAND2_X1        3  0.007   0.019    0.235  
  g193806/ZN             -      B1->ZN  R     AOI21_X1        2  0.013   0.040    0.275  
  g177351/ZN             -      B1->ZN  F     AOI21_X1        1  0.033   0.017    0.292  
  FE_RC_603_0/ZN         -      A1->ZN  F     AND2_X1         1  0.012   0.030    0.322  
  FE_RC_602_0/ZN         -      A2->ZN  R     NAND3_X1        1  0.006   0.019    0.341  
  alu_out_q_reg[5]/D     -      D       R     DFF_X1          1  0.014   0.000    0.341  
#--------------------------------------------------------------------------------------
Path 384: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[6][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.161       -0.014

              Setup:-    0.030
      Required Time:=    0.131
       Launch Clock:=   -0.014
          Data Path:+    0.372
              Slack:=   -0.227

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182797/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g190057/ZN            -      A->ZN   R     INV_X16        64  0.014   0.034    0.321  
  g161350/ZN            -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.338  
  g160819/ZN            -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.358  
  cpuregs_reg[6][1]/D   -      D       R     DFF_X1          1  0.017   0.000    0.358  
#-------------------------------------------------------------------------------------
Path 385: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[17][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.025
      Required Time:=    0.161
       Launch Clock:=   -0.002
          Data Path:+    0.390
              Slack:=   -0.227

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1049_n_1859/ZN   -      A->ZN   F     INV_X8         13  0.023   0.014    0.354  
  g162889/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.371  
  g161685/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.388  
  cpuregs_reg[17][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 386: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[13][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.143 (P)
            Arrival:=    0.232        0.029

              Setup:-    0.027
      Required Time:=    0.205
       Launch Clock:=    0.029
          Data Path:+    0.402
              Slack:=   -0.227

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.023    0.416  
  g161586/ZN             -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.431  
  cpuregs_reg[13][30]/D  -      D       F     DFF_X1          1  0.016   0.000    0.431  
#--------------------------------------------------------------------------------------
Path 387: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[10][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.112 (P)
            Arrival:=    0.187       -0.002

              Setup:-    0.030
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.385
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g162796/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.017    0.363  
  g162073/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.383  
  cpuregs_reg[10][9]/D    -      D       R     DFF_X1          1  0.018   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 388: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[26][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.027
      Required Time:=    0.180
       Launch Clock:=    0.029
          Data Path:+    0.377
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   R     INV_X8         21  0.014   0.032    0.391  
  g161851/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.407  
  cpuregs_reg[26][26]/D   -      D       F     DFF_X1          1  0.016   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 389: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[24][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.027
      Required Time:=    0.180
       Launch Clock:=    0.029
          Data Path:+    0.377
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   R     INV_X8         21  0.014   0.032    0.391  
  g161266/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.407  
  cpuregs_reg[24][26]/D   -      D       F     DFF_X1          1  0.016   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 390: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[15][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.149 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.025
      Required Time:=    0.161
       Launch Clock:=   -0.002
          Data Path:+    0.389
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1049_n_1859/ZN   -      A->ZN   F     INV_X8         13  0.023   0.014    0.354  
  g162844/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.370  
  g182952/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.388  
  cpuregs_reg[15][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 391: VIOLATED (-0.226 ns) Setup Check with Pin count_instr_reg[61]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[61]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.170 (P)
            Arrival:=    0.177        0.057

              Setup:-    0.023
      Required Time:=    0.154
       Launch Clock:=    0.057
          Data Path:+    0.323
              Slack:=   -0.226

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.031    0.281  
  FE_OCPC1117_n_17481/ZN          -      A->ZN   R     INV_X4          5  0.019   0.020    0.301  
  inc_add_1559_34_g983/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.316  
  inc_add_1559_34_g943/ZN         -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.353  
  g193695/ZN                      -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.368  
  g166805/ZN                      -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.380  
  count_instr_reg[61]/D           -      D       F     DFF_X1          1  0.006   0.000    0.380  
#-----------------------------------------------------------------------------------------------
Path 392: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[14][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.112 (P)
            Arrival:=    0.187       -0.002

              Setup:-    0.030
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.385
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g162828/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.017    0.363  
  g161596/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.383  
  cpuregs_reg[14][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 393: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[8][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.112 (P)
            Arrival:=    0.188       -0.002

              Setup:-    0.028
      Required Time:=    0.160
       Launch Clock:=   -0.002
          Data Path:+    0.388
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3257_0/ZN         -      A->ZN   R     INV_X2          1  0.015   0.013    0.234  
  FE_RC_3255_0/ZN         -      A3->ZN  F     NAND3_X1        1  0.007   0.020    0.254  
  FE_RC_3254_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.018    0.272  
  g174796/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.292  
  g183030/ZN              -      A1->ZN  F     AND2_X4         3  0.012   0.042    0.335  
  FE_OCPC1400_n_24071/ZN  -      A->ZN   R     INV_X4          8  0.015   0.025    0.359  
  g183033/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.373  
  FE_RC_1672_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.386  
  cpuregs_reg[8][13]/D    -      D       R     DFF_X1          1  0.009   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 394: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[27][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.405
              Slack:=   -0.226

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.025    0.419  
  g161885/ZN             -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.434  
  cpuregs_reg[27][30]/D  -      D       F     DFF_X1          1  0.015   0.000    0.434  
#--------------------------------------------------------------------------------------
Path 395: VIOLATED (-0.226 ns) Setup Check with Pin count_instr_reg[51]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[51]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.170 (P)
            Arrival:=    0.179        0.057

              Setup:-    0.028
      Required Time:=    0.150
       Launch Clock:=    0.057
          Data Path:+    0.319
              Slack:=   -0.226

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.030    0.280  
  FE_OCPC1116_n_17481/ZN          -      A->ZN   R     INV_X4          7  0.019   0.023    0.303  
  inc_add_1559_34_g1016/ZN        -      A1->ZN  F     NAND2_X1        2  0.012   0.017    0.320  
  FE_RC_1432_0/ZN                 -      B1->ZN  R     OAI21_X1        1  0.010   0.027    0.347  
  g193722/ZN                      -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.363  
  g166901/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.376  
  count_instr_reg[51]/D           -      D       R     DFF_X1          1  0.009   0.000    0.376  
#-----------------------------------------------------------------------------------------------
Path 396: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[4][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.112 (P)
            Arrival:=    0.180       -0.002

              Setup:-    0.023
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.385
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.351  
  g185431/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.371  
  FE_RC_1975_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.383  
  cpuregs_reg[4][20]/D    -      D       F     DFF_X1          1  0.006   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 397: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[16][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.143 (P)
            Arrival:=    0.231        0.029

              Setup:-    0.025
      Required Time:=    0.206
       Launch Clock:=    0.029
          Data Path:+    0.403
              Slack:=   -0.226

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.021    0.414  
  g162186/ZN             -      A1->ZN  F     OAI22_X1        1  0.016   0.018    0.432  
  cpuregs_reg[16][30]/D  -      D       F     DFF_X1          1  0.010   0.000    0.432  
#--------------------------------------------------------------------------------------
Path 398: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[26][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.027
      Required Time:=    0.180
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g161843/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[26][18]/D   -      D       F     DFF_X1          1  0.016   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 399: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[11][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.143 (P)
            Arrival:=    0.231        0.029

              Setup:-    0.024
      Required Time:=    0.207
       Launch Clock:=    0.029
          Data Path:+    0.403
              Slack:=   -0.226

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.024    0.417  
  g162124/ZN             -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.432  
  cpuregs_reg[11][30]/D  -      D       F     DFF_X1          1  0.009   0.000    0.432  
#--------------------------------------------------------------------------------------
Path 400: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[20][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.206       -0.002

              Setup:-    0.025
      Required Time:=    0.182
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.033    0.388  
  g189195/ZN              -      A1->ZN  F     OAI22_X1        1  0.021   0.019    0.407  
  cpuregs_reg[20][18]/D   -      D       F     DFF_X1          1  0.010   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 401: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[14][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.143 (P)
            Arrival:=    0.231        0.029

              Setup:-    0.027
      Required Time:=    0.204
       Launch Clock:=    0.029
          Data Path:+    0.400
              Slack:=   -0.226

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.021    0.415  
  g161623/ZN             -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.429  
  cpuregs_reg[14][30]/D  -      D       F     DFF_X1          1  0.015   0.000    0.429  
#--------------------------------------------------------------------------------------
Path 402: VIOLATED (-0.225 ns) Setup Check with Pin count_instr_reg[55]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[55]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.170 (P)
            Arrival:=    0.179        0.057

              Setup:-    0.023
      Required Time:=    0.155
       Launch Clock:=    0.057
          Data Path:+    0.324
              Slack:=   -0.225

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.030    0.280  
  FE_OCPC1116_n_17481/ZN          -      A->ZN   R     INV_X4          7  0.019   0.023    0.303  
  inc_add_1559_34_g985/ZN         -      A1->ZN  F     NAND2_X1        2  0.012   0.017    0.320  
  FE_RC_1449_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.335  
  FE_RC_1448_0/ZN                 -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.353  
  g193704/ZN                      -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.369  
  g166910/ZN                      -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.381  
  count_instr_reg[55]/D           -      D       F     DFF_X1          1  0.006   0.000    0.381  
#-----------------------------------------------------------------------------------------------
Path 403: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[20][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.206       -0.002

              Setup:-    0.025
      Required Time:=    0.182
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.030    0.388  
  g162237/ZN              -      A1->ZN  F     OAI22_X1        1  0.020   0.019    0.407  
  cpuregs_reg[20][21]/D   -      D       F     DFF_X1          1  0.010   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 404: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[24][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.027
      Required Time:=    0.180
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g161783/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[24][18]/D   -      D       F     DFF_X1          1  0.016   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 405: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[11][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.112 (P)
            Arrival:=    0.188       -0.002

              Setup:-    0.030
      Required Time:=    0.158
       Launch Clock:=   -0.002
          Data Path:+    0.385
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g162812/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.018    0.364  
  g162103/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.383  
  cpuregs_reg[11][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 406: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[28][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.027
      Required Time:=    0.180
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.030    0.389  
  g161906/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.405  
  cpuregs_reg[28][21]/D   -      D       F     DFF_X1          1  0.017   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 407: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[17][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.112 (P)
            Arrival:=    0.189       -0.002

              Setup:-    0.023
      Required Time:=    0.166
       Launch Clock:=   -0.002
          Data Path:+    0.393
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1398_n_24071/ZN  -      A->ZN   F     INV_X8         12  0.028   0.018    0.363  
  g183049/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.379  
  FE_RC_532_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.391  
  cpuregs_reg[17][13]/D   -      D       F     DFF_X1          1  0.006   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 408: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[2][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.161       -0.014

              Setup:-    0.030
      Required Time:=    0.131
       Launch Clock:=   -0.014
          Data Path:+    0.370
              Slack:=   -0.225

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182798/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g190073/ZN            -      A->ZN   R     INV_X16        64  0.014   0.031    0.317  
  g161290/ZN            -      A1->ZN  F     NAND2_X1        1  0.028   0.018    0.336  
  g160879/ZN            -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.356  
  cpuregs_reg[2][1]/D   -      D       R     DFF_X1          1  0.017   0.000    0.356  
#-------------------------------------------------------------------------------------
Path 409: VIOLATED (-0.225 ns) Setup Check with Pin count_instr_reg[53]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[53]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.170 (P)
            Arrival:=    0.179        0.057

              Setup:-    0.023
      Required Time:=    0.155
       Launch Clock:=    0.057
          Data Path:+    0.324
              Slack:=   -0.225

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK          -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN        -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                 -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                 -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  inc_add_1559_34_g176851/ZN      -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.250  
  inc_add_1559_34_g176849_dup/ZN  -      A2->ZN  F     NAND2_X4        5  0.015   0.030    0.280  
  FE_OCPC1116_n_17481/ZN          -      A->ZN   R     INV_X4          7  0.019   0.023    0.303  
  inc_add_1559_34_g1015/ZN        -      A1->ZN  F     NAND2_X1        2  0.012   0.017    0.320  
  FE_RC_1452_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.335  
  FE_RC_1451_0/ZN                 -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.353  
  g193705/ZN                      -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.369  
  g166904/ZN                      -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.381  
  count_instr_reg[53]/D           -      D       F     DFF_X1          1  0.006   0.000    0.381  
#-----------------------------------------------------------------------------------------------
Path 410: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[24][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.027
      Required Time:=    0.180
       Launch Clock:=    0.029
          Data Path:+    0.376
              Slack:=   -0.225

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_960_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.295  
  FE_RC_959_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.022    0.317  
  g184362/ZN             -      A1->ZN  R     NAND2_X4        2  0.013   0.021    0.338  
  g184361/ZN             -      A1->ZN  F     NAND2_X4        6  0.012   0.021    0.359  
  g184368/ZN             -      A->ZN   R     INV_X4         11  0.013   0.031    0.390  
  g161265/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.405  
  cpuregs_reg[24][27]/D  -      D       F     DFF_X1          1  0.016   0.000    0.405  
#--------------------------------------------------------------------------------------
Path 411: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[12][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.143 (P)
            Arrival:=    0.232        0.029

              Setup:-    0.025
      Required Time:=    0.207
       Launch Clock:=    0.029
          Data Path:+    0.403
              Slack:=   -0.225

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.023    0.417  
  g174612/ZN             -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.432  
  cpuregs_reg[12][30]/D  -      D       F     DFF_X1          1  0.011   0.000    0.432  
#--------------------------------------------------------------------------------------
Path 412: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[6][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.112 (P)
            Arrival:=    0.180       -0.002

              Setup:-    0.023
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.383
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.025    0.351  
  g183070/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.018    0.369  
  FE_RC_575_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.382  
  cpuregs_reg[6][22]/D    -      D       F     DFF_X1          1  0.007   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 413: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[26][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.027
      Required Time:=    0.180
       Launch Clock:=    0.029
          Data Path:+    0.376
              Slack:=   -0.225

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_960_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.295  
  FE_RC_959_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.022    0.317  
  g184362/ZN             -      A1->ZN  R     NAND2_X4        2  0.013   0.021    0.338  
  g184361/ZN             -      A1->ZN  F     NAND2_X4        6  0.012   0.021    0.359  
  g184368/ZN             -      A->ZN   R     INV_X4         11  0.013   0.031    0.390  
  g161852/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.405  
  cpuregs_reg[26][27]/D  -      D       F     DFF_X1          1  0.016   0.000    0.405  
#--------------------------------------------------------------------------------------
Path 414: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[11][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.030
      Required Time:=    0.177
       Launch Clock:=    0.029
          Data Path:+    0.373
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.308  
  g185358/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.327  
  g193832/ZN              -      A1->ZN  R     NAND2_X4        5  0.010   0.026    0.353  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   F     INV_X8         21  0.020   0.023    0.376  
  g162120/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.402  
  cpuregs_reg[11][26]/D   -      D       R     DFF_X1          1  0.016   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 415: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[19][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.024
      Required Time:=    0.182
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g161723/ZN              -      B2->ZN  F     OAI21_X2        1  0.021   0.017    0.407  
  cpuregs_reg[19][18]/D   -      D       F     DFF_X1          1  0.009   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 416: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[17][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.025
      Required Time:=    0.181
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g161693/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[17][18]/D   -      D       F     DFF_X1          1  0.012   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 417: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[13][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.027
      Required Time:=    0.180
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.030    0.389  
  g161576/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.405  
  cpuregs_reg[13][21]/D   -      D       F     DFF_X1          1  0.016   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 418: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[15][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.099 (P)
            Arrival:=    0.151       -0.014

              Setup:-    0.033
      Required Time:=    0.119
       Launch Clock:=   -0.014
          Data Path:+    0.357
              Slack:=   -0.225

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055_dup/ZN        -      A1->ZN  F     NAND2_X4        5  0.015   0.024    0.262  
  g163305_dup/ZN        -      A1->ZN  F     OR2_X4         11  0.016   0.054    0.316  
  g162281/ZN            -      A1->ZN  R     OAI22_X1        1  0.014   0.027    0.343  
  cpuregs_reg[15][2]/D  -      D       R     DFF_X1          1  0.027   0.000    0.343  
#-------------------------------------------------------------------------------------
Path 419: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[28][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.027
      Required Time:=    0.180
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.033    0.388  
  g161903/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.404  
  cpuregs_reg[28][18]/D   -      D       F     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 420: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[16][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.027
      Required Time:=    0.180
       Launch Clock:=    0.029
          Data Path:+    0.375
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   R     INV_X8         21  0.014   0.030    0.389  
  FE_RC_1712_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.405  
  cpuregs_reg[16][26]/D   -      D       F     DFF_X1          1  0.015   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 421: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[17][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.025
      Required Time:=    0.182
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.032    0.391  
  g161696/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.407  
  cpuregs_reg[17][21]/D   -      D       F     DFF_X1          1  0.011   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 422: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[13][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.027
      Required Time:=    0.180
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.033    0.388  
  g161572/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.404  
  cpuregs_reg[13][18]/D   -      D       F     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 423: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[23][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.025
      Required Time:=    0.210
       Launch Clock:=    0.029
          Data Path:+    0.405
              Slack:=   -0.224

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.025    0.419  
  FE_RC_3400_0/ZN        -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.434  
  cpuregs_reg[23][30]/D  -      D       F     DFF_X1          1  0.012   0.000    0.434  
#--------------------------------------------------------------------------------------
Path 424: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[4][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.123 (P)    0.099 (P)
            Arrival:=    0.159       -0.014

              Setup:-    0.030
      Required Time:=    0.129
       Launch Clock:=   -0.014
          Data Path:+    0.368
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN    -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN              -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903/ZN           -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g186661/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.280  
  FE_OCPC1401_n_27819/ZN  -      A->ZN   R     INV_X8          3  0.009   0.019    0.299  
  FE_OCPC1403_n_27819/ZN  -      A->ZN   F     INV_X4          2  0.012   0.011    0.309  
  FE_OCPC1406_n_27819/ZN  -      A->ZN   R     INV_X4          6  0.006   0.014    0.323  
  g161323/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.336  
  g160846/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.354  
  cpuregs_reg[4][5]/D     -      D       R     DFF_X1          1  0.016   0.000    0.354  
#---------------------------------------------------------------------------------------
Path 425: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[17][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.025
      Required Time:=    0.181
       Launch Clock:=    0.029
          Data Path:+    0.376
              Slack:=   -0.224

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_960_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.295  
  FE_RC_959_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.022    0.317  
  g184362/ZN             -      A1->ZN  R     NAND2_X4        2  0.013   0.021    0.338  
  g184361/ZN             -      A1->ZN  F     NAND2_X4        6  0.012   0.021    0.359  
  g184368/ZN             -      A->ZN   R     INV_X4         11  0.013   0.031    0.390  
  g161702/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.406  
  cpuregs_reg[17][27]/D  -      D       F     DFF_X1          1  0.011   0.000    0.406  
#--------------------------------------------------------------------------------------
Path 426: VIOLATED (-0.224 ns) Setup Check with Pin reg_out_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.096 (P)
            Arrival:=    0.143       -0.017

              Setup:-    0.029
      Required Time:=    0.114
       Launch Clock:=   -0.017
          Data Path:+    0.355
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      63  0.071       -   -0.017  
  cpu_state_reg[5]/QN     -      CK->QN  F     DFF_X1          3  0.071   0.101    0.083  
  FE_OCPC2065_n_7914/ZN   -      A->ZN   R     INV_X4          3  0.021   0.029    0.113  
  FE_OCPC2066_n_7914/Z    -      A->Z    R     BUF_X2          6  0.016   0.046    0.159  
  g85281__182389/ZN       -      A1->ZN  F     NAND2_X1        3  0.026   0.029    0.188  
  FE_OCPC1776_n_23344/ZN  -      A->ZN   R     INV_X2          6  0.017   0.032    0.220  
  FE_OCPC1777_n_23344/ZN  -      A->ZN   F     INV_X1          1  0.021   0.009    0.229  
  g84684__2683/ZN         -      B1->ZN  R     OAI22_X1        1  0.007   0.037    0.266  
  FE_RC_3447_0/ZN         -      A->ZN   F     INV_X1          1  0.030   0.021    0.287  
  FE_RC_3446_0/ZN         -      A1->ZN  R     NAND3_X4        1  0.013   0.028    0.315  
  FE_RC_1425_0/ZN         -      A1->ZN  F     NOR2_X2         1  0.019   0.009    0.323  
  FE_RC_1544_0/ZN         -      A1->ZN  R     NAND3_X1        1  0.006   0.014    0.338  
  reg_out_reg[0]/D        -      D       R     DFF_X1          1  0.012   0.000    0.338  
#---------------------------------------------------------------------------------------
Path 427: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[21][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.025
      Required Time:=    0.182
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g192911/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[21][18]/D   -      D       F     DFF_X1          1  0.011   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 428: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[29][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.025
      Required Time:=    0.210
       Launch Clock:=    0.029
          Data Path:+    0.405
              Slack:=   -0.224

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.025    0.419  
  FE_RC_1053_0/ZN        -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.434  
  cpuregs_reg[29][30]/D  -      D       F     DFF_X1          1  0.011   0.000    0.434  
#--------------------------------------------------------------------------------------
Path 429: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[10][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.031
      Required Time:=    0.177
       Launch Clock:=    0.029
          Data Path:+    0.371
              Slack:=   -0.224

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN             -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361_dup/ZN         -      A1->ZN  R     NAND2_X4        2  0.012   0.024    0.355  
  g184368_dup/ZN         -      A->ZN   F     INV_X8         14  0.018   0.019    0.374  
  g162091/ZN             -      B1->ZN  R     OAI21_X1        1  0.010   0.027    0.401  
  cpuregs_reg[10][27]/D  -      D       R     DFF_X1          1  0.019   0.000    0.401  
#--------------------------------------------------------------------------------------
Path 430: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[3][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.144 (P)    0.112 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.029
      Required Time:=    0.152
       Launch Clock:=   -0.002
          Data Path:+    0.378
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185428/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.319  
  g185427/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.346  
  g180243/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.362  
  FE_RC_3388_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.376  
  cpuregs_reg[3][20]/D    -      D       R     DFF_X1          1  0.009   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 431: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[1][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.143 (P)
            Arrival:=    0.206        0.029

              Setup:-    0.030
      Required Time:=    0.176
       Launch Clock:=    0.029
          Data Path:+    0.370
              Slack:=   -0.224

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN  -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN  -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN        -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN            -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361/ZN            -      A1->ZN  R     NAND2_X4        6  0.012   0.024    0.355  
  g184368/ZN            -      A->ZN   F     INV_X4         11  0.018   0.018    0.373  
  g161672/ZN            -      B1->ZN  R     OAI21_X1        1  0.011   0.027    0.400  
  cpuregs_reg[1][27]/D  -      D       R     DFF_X1          1  0.018   0.000    0.400  
#-------------------------------------------------------------------------------------
Path 432: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[4][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.123 (P)    0.099 (P)
            Arrival:=    0.160       -0.014

              Setup:-    0.030
      Required Time:=    0.130
       Launch Clock:=   -0.014
          Data Path:+    0.368
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN    -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN              -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903/ZN           -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g186661/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.280  
  FE_OCPC1401_n_27819/ZN  -      A->ZN   R     INV_X8          3  0.009   0.019    0.299  
  FE_OCPC1403_n_27819/ZN  -      A->ZN   F     INV_X4          2  0.012   0.011    0.309  
  FE_OCPC1406_n_27819/ZN  -      A->ZN   R     INV_X4          6  0.006   0.014    0.323  
  g161477/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.336  
  g160694/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.354  
  cpuregs_reg[4][0]/D     -      D       R     DFF_X1          1  0.017   0.000    0.354  
#---------------------------------------------------------------------------------------
Path 433: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[15][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.026
      Required Time:=    0.181
       Launch Clock:=    0.029
          Data Path:+    0.375
              Slack:=   -0.223

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_960_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.295  
  FE_RC_959_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.022    0.317  
  g184362/ZN             -      A1->ZN  R     NAND2_X4        2  0.013   0.021    0.338  
  g184361/ZN             -      A1->ZN  F     NAND2_X4        6  0.012   0.021    0.359  
  g184368/ZN             -      A->ZN   R     INV_X4         11  0.013   0.030    0.388  
  g161659/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.404  
  cpuregs_reg[15][27]/D  -      D       F     DFF_X1          1  0.013   0.000    0.404  
#--------------------------------------------------------------------------------------
Path 434: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[4][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.161       -0.014

              Setup:-    0.030
      Required Time:=    0.131
       Launch Clock:=   -0.014
          Data Path:+    0.369
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN    -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN              -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903/ZN           -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g186661/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.280  
  FE_OCPC1401_n_27819/ZN  -      A->ZN   R     INV_X8          3  0.009   0.020    0.299  
  FE_OCPC1404_n_27819/ZN  -      A->ZN   F     INV_X8          7  0.012   0.013    0.312  
  FE_OCPC1990_n_27819/ZN  -      A->ZN   R     INV_X4          4  0.007   0.012    0.325  
  g161320/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.337  
  g160849/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.355  
  cpuregs_reg[4][1]/D     -      D       R     DFF_X1          1  0.016   0.000    0.355  
#---------------------------------------------------------------------------------------
Path 435: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[21][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.025
      Required Time:=    0.182
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.031    0.390  
  g192918/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.406  
  cpuregs_reg[21][21]/D   -      D       F     DFF_X1          1  0.010   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 436: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[21][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.025
      Required Time:=    0.182
       Launch Clock:=    0.029
          Data Path:+    0.376
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   R     INV_X8         21  0.014   0.031    0.390  
  g192895/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.405  
  cpuregs_reg[21][26]/D   -      D       F     DFF_X1          1  0.010   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 437: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[9][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.030
      Required Time:=    0.204
       Launch Clock:=    0.029
          Data Path:+    0.398
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.308  
  g185358/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.327  
  g193832/ZN              -      A1->ZN  R     NAND2_X4        5  0.010   0.026    0.353  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   F     INV_X8         21  0.020   0.023    0.376  
  FE_OCPC1964_n_35604/Z   -      A->Z    F     BUF_X4          4  0.014   0.028    0.404  
  g162058/ZN              -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.428  
  cpuregs_reg[9][26]/D    -      D       R     DFF_X1          1  0.017   0.000    0.428  
#---------------------------------------------------------------------------------------
Path 438: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[19][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.030
      Required Time:=    0.176
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.306  
  g186417/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.324  
  g190072/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.029    0.354  
  g186421/ZN              -      A->ZN   F     INV_X8         25  0.022   0.018    0.372  
  FE_RC_1848_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.013   0.028    0.399  
  cpuregs_reg[19][21]/D   -      D       R     DFF_X1          1  0.018   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 439: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[5][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.112 (P)
            Arrival:=    0.158       -0.002

              Setup:-    0.030
      Required Time:=    0.128
       Launch Clock:=   -0.002
          Data Path:+    0.353
              Slack:=   -0.223

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z    -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z  -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN   -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN             -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z    -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN             -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.286  
  FE_OCPC2032_n_22328/Z  -      A->Z    R     BUF_X4          5  0.036   0.034    0.320  
  g161473/ZN             -      A2->ZN  F     NAND2_X2        1  0.012   0.012    0.332  
  g160691/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.352  
  cpuregs_reg[5][0]/D    -      D       R     DFF_X1          1  0.016   0.000    0.352  
#--------------------------------------------------------------------------------------
Path 440: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[19][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.160       -0.014

              Setup:-    0.032
      Required Time:=    0.128
       Launch Clock:=   -0.014
          Data Path:+    0.366
              Slack:=   -0.223

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN       -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN  -      A->ZN   R     INV_X8          6  0.013   0.022    0.284  
  g163295/ZN            -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.300  
  FE_OCPC1467_n_5638/Z  -      A->Z    F     BUF_X16        29  0.010   0.028    0.328  
  FE_RC_1954_0/ZN       -      A1->ZN  R     OAI22_X2        1  0.009   0.023    0.352  
  cpuregs_reg[19][0]/D  -      D       R     DFF_X1          1  0.026   0.000    0.352  
#-------------------------------------------------------------------------------------
Path 441: VIOLATED (-0.223 ns) Setup Check with Pin reg_out_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.096 (P)
            Arrival:=    0.143       -0.017

              Setup:-    0.026
      Required Time:=    0.118
       Launch Clock:=   -0.017
          Data Path:+    0.358
              Slack:=   -0.223

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      63  0.071       -   -0.017  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.071   0.107    0.089  
  FE_OCPC2065_n_7914/ZN  -      A->ZN   F     INV_X4          3  0.031   0.019    0.109  
  FE_OCPC2066_n_7914/Z   -      A->Z    F     BUF_X2          6  0.013   0.041    0.150  
  g85284__182388/ZN      -      A2->ZN  F     AND2_X4        16  0.013   0.044    0.194  
  g84746__1840/ZN        -      A1->ZN  R     NAND2_X2        1  0.014   0.017    0.210  
  g84689__7675/ZN        -      A1->ZN  F     NAND2_X2        1  0.009   0.019    0.229  
  g84458__2683/ZN        -      A1->ZN  R     NOR2_X4         1  0.011   0.037    0.266  
  g84383__5019/ZN        -      A1->ZN  F     NAND2_X2        1  0.026   0.018    0.284  
  g84355__4547/ZN        -      A->ZN   R     AOI21_X2        1  0.011   0.035    0.319  
  g84270__5266/ZN        -      A2->ZN  F     NAND3_X1        1  0.017   0.022    0.341  
  reg_out_reg[4]/D       -      D       F     DFF_X1          1  0.012   0.000    0.341  
#--------------------------------------------------------------------------------------
Path 442: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[22][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.024
      Required Time:=    0.211
       Launch Clock:=    0.029
          Data Path:+    0.405
              Slack:=   -0.223

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186178/ZN             -      A->ZN   R     INV_X8         20  0.007   0.025    0.419  
  FE_RC_403_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.434  
  cpuregs_reg[22][30]/D  -      D       F     DFF_X1          1  0.009   0.000    0.434  
#--------------------------------------------------------------------------------------
Path 443: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[18][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.025
      Required Time:=    0.181
       Launch Clock:=    0.029
          Data Path:+    0.375
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   R     INV_X8         21  0.014   0.028    0.387  
  FE_RC_3418_0/ZN         -      A1->ZN  F     OAI22_X2        1  0.020   0.018    0.404  
  cpuregs_reg[18][26]/D   -      D       F     DFF_X1          1  0.011   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 444: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[2][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.161       -0.014

              Setup:-    0.030
      Required Time:=    0.131
       Launch Clock:=   -0.014
          Data Path:+    0.368
              Slack:=   -0.223

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182798/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g190073/ZN            -      A->ZN   R     INV_X16        64  0.014   0.031    0.317  
  g161291/ZN            -      A1->ZN  F     NAND2_X1        1  0.028   0.017    0.334  
  g160878/ZN            -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.354  
  cpuregs_reg[2][3]/D   -      D       R     DFF_X1          1  0.017   0.000    0.354  
#-------------------------------------------------------------------------------------
Path 445: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[1][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.030
      Required Time:=    0.176
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.297  
  g183074/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.317  
  g193830/ZN              -      A1->ZN  R     NAND2_X4        7  0.011   0.033    0.351  
  FE_OCPC958_n_35602/ZN   -      A->ZN   F     INV_X8         25  0.024   0.021    0.372  
  g161658/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.399  
  cpuregs_reg[1][18]/D    -      D       R     DFF_X1          1  0.018   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 446: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[15][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.026
      Required Time:=    0.181
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.033    0.388  
  g161647/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.404  
  cpuregs_reg[15][18]/D   -      D       F     DFF_X1          1  0.013   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 447: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[10][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.147 (P)    0.112 (P)
            Arrival:=    0.183       -0.002

              Setup:-    0.023
      Required Time:=    0.160
       Launch Clock:=   -0.002
          Data Path:+    0.385
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1049_n_1859/ZN   -      A->ZN   F     INV_X8         13  0.023   0.015    0.354  
  g162797/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.371  
  FE_RC_3359_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.383  
  cpuregs_reg[10][10]/D   -      D       F     DFF_X1          1  0.006   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 448: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[16][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.160       -0.014

              Setup:-    0.030
      Required Time:=    0.130
       Launch Clock:=   -0.014
          Data Path:+    0.367
              Slack:=   -0.223

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163278_dup/ZN         -      A1->ZN  F     NAND2_X4        4  0.018   0.023    0.308  
  FE_OCPC1979_n_5665/ZN  -      A->ZN   R     INV_X1          1  0.013   0.014    0.322  
  g162899/ZN             -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.334  
  g162161/ZN             -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.353  
  cpuregs_reg[16][5]/D   -      D       R     DFF_X1          1  0.017   0.000    0.353  
#--------------------------------------------------------------------------------------
Path 449: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[16][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.023
      Required Time:=    0.163
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.017    0.356  
  g162904/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.374  
  FE_RC_1991_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.385  
  cpuregs_reg[16][10]/D   -      D       F     DFF_X1          1  0.006   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 450: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[4][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.149 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.023
      Required Time:=    0.163
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.017    0.356  
  g161328/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.374  
  FE_RC_534_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.385  
  cpuregs_reg[4][10]/D    -      D       F     DFF_X1          1  0.006   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 451: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[3][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.161       -0.014

              Setup:-    0.030
      Required Time:=    0.131
       Launch Clock:=   -0.014
          Data Path:+    0.368
              Slack:=   -0.223

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN            -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903_dup/ZN     -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g182792/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g189892/ZN            -      A->ZN   R     INV_X16        64  0.014   0.031    0.317  
  g161380/ZN            -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.334  
  g160788/ZN            -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.354  
  cpuregs_reg[3][1]/D   -      D       R     DFF_X1          1  0.017   0.000    0.354  
#-------------------------------------------------------------------------------------
Path 452: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[5][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.099 (P)
            Arrival:=    0.158       -0.014

              Setup:-    0.030
      Required Time:=    0.128
       Launch Clock:=   -0.014
          Data Path:+    0.365
              Slack:=   -0.222

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182794/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.287  
  g175275/ZN            -      A->ZN   R     INV_X16        64  0.014   0.028    0.315  
  g161413/ZN            -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.332  
  g160755/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.351  
  cpuregs_reg[5][5]/D   -      D       R     DFF_X1          1  0.016   0.000    0.351  
#-------------------------------------------------------------------------------------
Path 453: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[28][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.160       -0.014

              Setup:-    0.030
      Required Time:=    0.130
       Launch Clock:=   -0.014
          Data Path:+    0.367
              Slack:=   -0.222

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK       -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN       -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN                -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN                -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN                -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN                -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN                -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN      -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g175000/ZN                -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.262  
  g175003/ZN                -      A1->ZN  R     NOR2_X4         1  0.013   0.025    0.286  
  FE_OFC285_n_15239/ZN      -      A->ZN   F     INV_X4          5  0.015   0.023    0.309  
  FE_OFC289_n_15239_dup/ZN  -      A->ZN   R     INV_X4          2  0.014   0.013    0.322  
  g162734/ZN                -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.334  
  g161890/ZN                -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.353  
  cpuregs_reg[28][5]/D      -      D       R     DFF_X1          1  0.017   0.000    0.353  
#-----------------------------------------------------------------------------------------
Path 454: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[10][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.099 (P)
            Arrival:=    0.187       -0.014

              Setup:-    0.030
      Required Time:=    0.157
       Launch Clock:=   -0.014
          Data Path:+    0.393
              Slack:=   -0.222

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN        -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g170462/ZN            -      A1->ZN  F     OR2_X4          2  0.010   0.053    0.306  
  FE_OCPC890_n_76/ZN    -      A->ZN   R     INV_X16        33  0.014   0.036    0.342  
  g162793/ZN            -      A1->ZN  F     NAND2_X1        1  0.028   0.017    0.359  
  g162070/ZN            -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.379  
  cpuregs_reg[10][6]/D  -      D       R     DFF_X1          1  0.018   0.000    0.379  
#-------------------------------------------------------------------------------------
Path 455: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[1][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.206       -0.002

              Setup:-    0.030
      Required Time:=    0.176
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.222

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.306  
  g186417/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.324  
  g190072/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.029    0.354  
  g186421/ZN              -      A->ZN   F     INV_X8         25  0.022   0.018    0.372  
  g161666/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.398  
  cpuregs_reg[1][21]/D    -      D       R     DFF_X1          1  0.017   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 456: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[3][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.161       -0.014

              Setup:-    0.030
      Required Time:=    0.131
       Launch Clock:=   -0.014
          Data Path:+    0.367
              Slack:=   -0.222

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN            -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903_dup/ZN     -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g182792/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g189892/ZN            -      A->ZN   R     INV_X16        64  0.014   0.030    0.316  
  g161381/ZN            -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.333  
  g160789/ZN            -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.353  
  cpuregs_reg[3][3]/D   -      D       R     DFF_X1          1  0.017   0.000    0.353  
#-------------------------------------------------------------------------------------
Path 457: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[19][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.030
      Required Time:=    0.176
       Launch Clock:=    0.029
          Data Path:+    0.369
              Slack:=   -0.222

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.308  
  g185358/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.327  
  g193832/ZN              -      A1->ZN  R     NAND2_X4        5  0.010   0.026    0.353  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   F     INV_X8         21  0.020   0.018    0.371  
  g161731/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.399  
  cpuregs_reg[19][26]/D   -      D       R     DFF_X1          1  0.018   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 458: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[11][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.030
      Required Time:=    0.177
       Launch Clock:=    0.029
          Data Path:+    0.370
              Slack:=   -0.222

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN             -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361/ZN             -      A1->ZN  R     NAND2_X4        6  0.012   0.024    0.355  
  g184368/ZN             -      A->ZN   F     INV_X4         11  0.018   0.019    0.374  
  g162121/ZN             -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.399  
  cpuregs_reg[11][27]/D  -      D       R     DFF_X1          1  0.017   0.000    0.399  
#--------------------------------------------------------------------------------------
Path 459: VIOLATED (-0.222 ns) Setup Check with Pin decoded_imm_j_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.148       -0.013

              Setup:-    0.030
      Required Time:=    0.119
       Launch Clock:=   -0.013
          Data Path:+    0.353
              Slack:=   -0.222

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.021    0.302  
  g189476/ZN               -      A1->ZN  F     AOI22_X1        1  0.012   0.015    0.317  
  g189475/ZN               -      A1->ZN  R     NAND2_X1        1  0.013   0.024    0.341  
  decoded_imm_j_reg[4]/D   -      D       R     DFF_X1          1  0.015   0.000    0.341  
#----------------------------------------------------------------------------------------
Path 460: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[17][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.025
      Required Time:=    0.182
       Launch Clock:=    0.029
          Data Path:+    0.374
              Slack:=   -0.222

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   R     INV_X8         21  0.014   0.029    0.388  
  g161701/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.404  
  cpuregs_reg[17][26]/D   -      D       F     DFF_X1          1  0.011   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 461: VIOLATED (-0.222 ns) Setup Check with Pin decoded_imm_j_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.148       -0.013

              Setup:-    0.026
      Required Time:=    0.122
       Launch Clock:=   -0.013
          Data Path:+    0.357
              Slack:=   -0.222

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  FE_OCPC1721_FE_RN_61/ZN  -      A->ZN   F     INV_X2          7  0.020   0.022    0.278  
  g180607/ZN               -      B1->ZN  R     AOI22_X1        1  0.012   0.043    0.321  
  g191835/ZN               -      A1->ZN  F     NAND2_X1        1  0.026   0.023    0.344  
  decoded_imm_j_reg[2]/D   -      D       F     DFF_X1          1  0.013   0.000    0.344  
#----------------------------------------------------------------------------------------
Path 462: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[13][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.030
      Required Time:=    0.177
       Launch Clock:=    0.029
          Data Path:+    0.369
              Slack:=   -0.222

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN             -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361_dup/ZN         -      A1->ZN  R     NAND2_X4        2  0.012   0.024    0.355  
  g184368_dup/ZN         -      A->ZN   F     INV_X8         14  0.018   0.019    0.374  
  g161582/ZN             -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.399  
  cpuregs_reg[13][27]/D  -      D       R     DFF_X1          1  0.018   0.000    0.399  
#--------------------------------------------------------------------------------------
Path 463: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[18][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.033
      Required Time:=    0.174
       Launch Clock:=    0.029
          Data Path:+    0.367
              Slack:=   -0.222

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN             -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361_dup/ZN         -      A1->ZN  R     NAND2_X4        2  0.012   0.024    0.355  
  g184368_dup/ZN         -      A->ZN   F     INV_X8         14  0.018   0.015    0.370  
  FE_RC_3387_0/ZN        -      A1->ZN  R     OAI22_X1        1  0.010   0.026    0.396  
  cpuregs_reg[18][27]/D  -      D       R     DFF_X1          1  0.028   0.000    0.396  
#--------------------------------------------------------------------------------------
Path 464: VIOLATED (-0.222 ns) Setup Check with Pin count_cycle_reg[55]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[55]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.140 (P)    0.142 (P)
            Arrival:=    0.177        0.029

              Setup:-    0.024
      Required Time:=    0.153
       Launch Clock:=    0.029
          Data Path:+    0.345
              Slack:=   -0.222

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.024    0.272  
  FE_OCPC1705_n_30895/ZN      -      A->ZN   R     INV_X4         10  0.013   0.023    0.295  
  inc_add_1428_40_g189246/ZN  -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.311  
  inc_add_1428_40_g949/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.348  
  g170526/ZN                  -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.374  
  count_cycle_reg[55]/D       -      D       F     DFF_X1          1  0.008   0.000    0.374  
#-------------------------------------------------------------------------------------------
Path 465: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[1][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.143 (P)
            Arrival:=    0.206        0.029

              Setup:-    0.030
      Required Time:=    0.176
       Launch Clock:=    0.029
          Data Path:+    0.369
              Slack:=   -0.222

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.308  
  g185358/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.327  
  g193832/ZN              -      A1->ZN  R     NAND2_X4        5  0.010   0.026    0.353  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   F     INV_X8         21  0.020   0.018    0.371  
  g181862/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.398  
  cpuregs_reg[1][26]/D    -      D       R     DFF_X1          1  0.017   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 466: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[12][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.148 (P)    0.112 (P)
            Arrival:=    0.185       -0.002

              Setup:-    0.023
      Required Time:=    0.162
       Launch Clock:=   -0.002
          Data Path:+    0.385
              Slack:=   -0.222

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1049_n_1859/ZN   -      A->ZN   F     INV_X8         13  0.023   0.015    0.355  
  g162618/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.372  
  FE_RC_1949_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.383  
  cpuregs_reg[12][10]/D   -      D       F     DFF_X1          1  0.006   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 467: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[13][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.099 (P)
            Arrival:=    0.188       -0.014

              Setup:-    0.030
      Required Time:=    0.159
       Launch Clock:=   -0.014
          Data Path:+    0.394
              Slack:=   -0.222

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.258  
  g170459/ZN            -      A1->ZN  F     OR2_X4          3  0.012   0.056    0.313  
  FE_RC_3250_0/ZN       -      A->ZN   R     INV_X16        33  0.015   0.032    0.345  
  g162627/ZN            -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.361  
  g161558/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.380  
  cpuregs_reg[13][4]/D  -      D       R     DFF_X2          1  0.017   0.000    0.380  
#-------------------------------------------------------------------------------------
Path 468: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[8][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.148 (P)    0.112 (P)
            Arrival:=    0.185       -0.002

              Setup:-    0.023
      Required Time:=    0.161
       Launch Clock:=   -0.002
          Data Path:+    0.385
              Slack:=   -0.222

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1049_n_1859/ZN   -      A->ZN   F     INV_X8         13  0.023   0.015    0.354  
  g162767/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.371  
  FE_RC_3390_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.383  
  cpuregs_reg[8][10]/D    -      D       F     DFF_X1          1  0.006   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 469: VIOLATED (-0.222 ns) Setup Check with Pin decoded_imm_j_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.101 (P)
            Arrival:=    0.152       -0.013

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=   -0.013
          Data Path:+    0.356
              Slack:=   -0.222

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.021    0.303  
  g183449/ZN               -      A1->ZN  F     AOI22_X1        1  0.012   0.015    0.318  
  g183448/ZN               -      A1->ZN  R     NAND2_X1        1  0.014   0.025    0.343  
  decoded_imm_j_reg[19]/D  -      D       R     DFF_X1          1  0.016   0.000    0.343  
#----------------------------------------------------------------------------------------
Path 470: VIOLATED (-0.221 ns) Setup Check with Pin cpuregs_reg[21][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.160       -0.014

              Setup:-    0.032
      Required Time:=    0.128
       Launch Clock:=   -0.014
          Data Path:+    0.363
              Slack:=   -0.221

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN       -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN  -      A->ZN   R     INV_X8          6  0.013   0.023    0.284  
  g192894/ZN            -      A1->ZN  F     NAND2_X4        5  0.012   0.021    0.306  
  FE_RC_3346_0/ZN       -      B2->ZN  R     OAI22_X1        1  0.015   0.044    0.349  
  cpuregs_reg[21][0]/D  -      D       R     DFF_X1          1  0.028   0.000    0.349  
#-------------------------------------------------------------------------------------
Path 471: VIOLATED (-0.221 ns) Setup Check with Pin cpuregs_reg[11][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.024
      Required Time:=    0.183
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.221

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.033    0.388  
  g162111/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.404  
  cpuregs_reg[11][18]/D   -      D       F     DFF_X1          1  0.009   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 472: VIOLATED (-0.221 ns) Setup Check with Pin cpuregs_reg[5][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.112 (P)
            Arrival:=    0.187       -0.002

              Setup:-    0.030
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.380
              Slack:=   -0.221

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7047/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.021    0.221  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.013   0.044    0.265  
  FE_RC_495_0/ZN          -      A1->ZN  F     AOI22_X2        1  0.029   0.030    0.295  
  g178062/ZN              -      A->ZN   R     INV_X8         31  0.020   0.045    0.340  
  g161414/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.358  
  g160756/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.378  
  cpuregs_reg[5][6]/D     -      D       R     DFF_X1          1  0.018   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 473: VIOLATED (-0.221 ns) Setup Check with Pin cpuregs_reg[20][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.143 (P)
            Arrival:=    0.206        0.029

              Setup:-    0.030
      Required Time:=    0.176
       Launch Clock:=    0.029
          Data Path:+    0.368
              Slack:=   -0.221

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.308  
  g185358/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.327  
  g193832/ZN              -      A1->ZN  R     NAND2_X4        5  0.010   0.026    0.353  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   F     INV_X8         21  0.020   0.018    0.371  
  FE_RC_1764_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.397  
  cpuregs_reg[20][26]/D   -      D       R     DFF_X1          1  0.017   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 474: VIOLATED (-0.221 ns) Setup Check with Pin count_cycle_reg[59]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[59]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.142 (P)
            Arrival:=    0.177        0.029

              Setup:-    0.024
      Required Time:=    0.153
       Launch Clock:=    0.029
          Data Path:+    0.345
              Slack:=   -0.221

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.024    0.272  
  FE_OCPC1705_n_30895/ZN      -      A->ZN   R     INV_X4         10  0.013   0.023    0.295  
  inc_add_1428_40_g189242/ZN  -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.311  
  inc_add_1428_40_g946/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.348  
  g170530/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.374  
  count_cycle_reg[59]/D       -      D       F     DFF_X1          1  0.009   0.000    0.374  
#-------------------------------------------------------------------------------------------
Path 475: VIOLATED (-0.221 ns) Setup Check with Pin cpuregs_reg[15][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.026
      Required Time:=    0.181
       Launch Clock:=   -0.002
          Data Path:+    0.404
              Slack:=   -0.221

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.028    0.387  
  g161651/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.402  
  cpuregs_reg[15][21]/D   -      D       F     DFF_X1          1  0.013   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 476: VIOLATED (-0.221 ns) Setup Check with Pin cpuregs_reg[16][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.153 (P)    0.099 (P)
            Arrival:=    0.189       -0.014

              Setup:-    0.030
      Required Time:=    0.159
       Launch Clock:=   -0.014
          Data Path:+    0.394
              Slack:=   -0.221

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163278/ZN             -      A1->ZN  F     NAND2_X4        2  0.018   0.023    0.308  
  FE_OCPC1983_n_5665/ZN  -      A->ZN   R     INV_X8         18  0.014   0.036    0.345  
  g162898/ZN             -      A1->ZN  F     NAND2_X1        1  0.023   0.016    0.361  
  g162160/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.380  
  cpuregs_reg[16][4]/D   -      D       R     DFF_X1          1  0.017   0.000    0.380  
#--------------------------------------------------------------------------------------
Path 477: VIOLATED (-0.221 ns) Setup Check with Pin cpuregs_reg[6][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.119 (P)    0.099 (P)
            Arrival:=    0.156       -0.014

              Setup:-    0.030
      Required Time:=    0.126
       Launch Clock:=   -0.014
          Data Path:+    0.361
              Slack:=   -0.221

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182797/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g190057/ZN            -      A->ZN   R     INV_X16        64  0.014   0.027    0.314  
  g161353/ZN            -      A2->ZN  F     NAND2_X2        1  0.026   0.014    0.328  
  g160816/ZN            -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.347  
  cpuregs_reg[6][5]/D   -      D       R     DFF_X1          1  0.017   0.000    0.347  
#-------------------------------------------------------------------------------------
Path 478: VIOLATED (-0.221 ns) Setup Check with Pin count_cycle_reg[51]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[51]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.140 (P)    0.142 (P)
            Arrival:=    0.177        0.029

              Setup:-    0.024
      Required Time:=    0.153
       Launch Clock:=    0.029
          Data Path:+    0.345
              Slack:=   -0.221

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.024    0.272  
  FE_OCPC1705_n_30895/ZN      -      A->ZN   R     INV_X4         10  0.013   0.023    0.295  
  inc_add_1428_40_g189248/ZN  -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.310  
  inc_add_1428_40_g930/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.348  
  g170524/ZN                  -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.374  
  count_cycle_reg[51]/D       -      D       F     DFF_X1          1  0.008   0.000    0.374  
#-------------------------------------------------------------------------------------------
Path 479: VIOLATED (-0.221 ns) Setup Check with Pin cpuregs_reg[9][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.148 (P)    0.112 (P)
            Arrival:=    0.185       -0.002

              Setup:-    0.023
      Required Time:=    0.162
       Launch Clock:=   -0.002
          Data Path:+    0.384
              Slack:=   -0.221

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1049_n_1859/ZN   -      A->ZN   F     INV_X8         13  0.023   0.015    0.354  
  g191472/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.371  
  FE_RC_3394_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.011    0.383  
  cpuregs_reg[9][10]/D    -      D       F     DFF_X1          1  0.006   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 480: VIOLATED (-0.221 ns) Setup Check with Pin is_lb_lh_lw_lbu_lhu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_lb_lh_lw_lbu_lhu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.028
      Required Time:=    0.110
       Launch Clock:=   -0.013
          Data Path:+    0.343
              Slack:=   -0.221

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK            -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q             -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                  -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN             -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN             -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_OCPC36022_FE_RN_534_0/Z  -      A->Z    R     BUF_X2          1  0.020   0.029    0.222  
  FE_RC_3383_0/ZN             -      A1->ZN  F     NAND2_X4        3  0.010   0.021    0.243  
  g180603_dup/ZN              -      A1->ZN  R     NOR2_X4         3  0.013   0.028    0.271  
  FE_RC_1543_0/ZN             -      A2->ZN  R     AND2_X2         2  0.018   0.034    0.305  
  FE_RC_1550_0/ZN             -      A2->ZN  F     NAND2_X1        1  0.009   0.014    0.318  
  FE_RC_1549_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.330  
  is_lb_lh_lw_lbu_lhu_reg/D   -      D       R     DFF_X1          1  0.008   0.000    0.330  
#-------------------------------------------------------------------------------------------
Path 481: VIOLATED (-0.221 ns) Setup Check with Pin decoded_imm_j_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.101 (P)
            Arrival:=    0.151       -0.013

              Setup:-    0.030
      Required Time:=    0.121
       Launch Clock:=   -0.013
          Data Path:+    0.355
              Slack:=   -0.221

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.021    0.303  
  g180632/ZN               -      A1->ZN  F     AOI22_X1        1  0.012   0.015    0.317  
  g182559/ZN               -      A1->ZN  R     NAND2_X1        1  0.013   0.025    0.342  
  decoded_imm_j_reg[17]/D  -      D       R     DFF_X1          1  0.016   0.000    0.342  
#----------------------------------------------------------------------------------------
Path 482: VIOLATED (-0.221 ns) Setup Check with Pin count_cycle_reg[63]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[63]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.140 (P)    0.142 (P)
            Arrival:=    0.177        0.029

              Setup:-    0.024
      Required Time:=    0.152
       Launch Clock:=    0.029
          Data Path:+    0.344
              Slack:=   -0.221

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.024    0.272  
  FE_OCPC1705_n_30895/ZN      -      A->ZN   R     INV_X4         10  0.013   0.023    0.295  
  inc_add_1428_40_g189227/ZN  -      A1->ZN  F     NAND2_X1        2  0.014   0.018    0.313  
  FE_RC_594_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.329  
  FE_RC_593_0/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.345  
  g170494/ZN                  -      A1->ZN  F     AND2_X1         1  0.009   0.028    0.373  
  count_cycle_reg[63]/D       -      D       F     DFF_X1          1  0.009   0.000    0.373  
#-------------------------------------------------------------------------------------------
Path 483: VIOLATED (-0.221 ns) Setup Check with Pin cpuregs_reg[20][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.099 (P)
            Arrival:=    0.151       -0.014

              Setup:-    0.033
      Required Time:=    0.118
       Launch Clock:=   -0.014
          Data Path:+    0.353
              Slack:=   -0.221

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN       -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN       -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  FE_RC_3330_0/ZN       -      A1->ZN  F     NAND2_X4        6  0.018   0.026    0.311  
  g192466/ZN            -      A1->ZN  R     OAI22_X1        1  0.016   0.028    0.339  
  cpuregs_reg[20][2]/D  -      D       R     DFF_X1          1  0.028   0.000    0.339  
#-------------------------------------------------------------------------------------
Path 484: VIOLATED (-0.221 ns) Setup Check with Pin cpuregs_reg[19][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.149 (P)    0.112 (P)
            Arrival:=    0.185       -0.002

              Setup:-    0.023
      Required Time:=    0.162
       Launch Clock:=   -0.002
          Data Path:+    0.384
              Slack:=   -0.221

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1049_n_1859/ZN   -      A->ZN   F     INV_X8         13  0.023   0.015    0.355  
  g162934/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.371  
  FE_RC_1983_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.383  
  cpuregs_reg[19][10]/D   -      D       F     DFF_X1          1  0.006   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 485: VIOLATED (-0.220 ns) Setup Check with Pin cpuregs_reg[8][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.151 (P)    0.112 (P)
            Arrival:=    0.187       -0.002

              Setup:-    0.030
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.379
              Slack:=   -0.220

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7047/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.021    0.221  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.013   0.044    0.265  
  FE_RC_495_0/ZN          -      A1->ZN  F     AOI22_X2        1  0.029   0.030    0.295  
  g178062/ZN              -      A->ZN   R     INV_X8         31  0.020   0.046    0.341  
  g162763/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.018    0.359  
  g161937/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.378  
  cpuregs_reg[8][6]/D     -      D       R     DFF_X1          1  0.017   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 486: VIOLATED (-0.220 ns) Setup Check with Pin is_sb_sh_sw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_sb_sh_sw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.029
      Required Time:=    0.109
       Launch Clock:=   -0.013
          Data Path:+    0.342
              Slack:=   -0.220

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK            -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q             -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                  -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN             -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN             -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_OCPC36022_FE_RN_534_0/Z  -      A->Z    R     BUF_X2          1  0.020   0.029    0.222  
  FE_RC_3383_0/ZN             -      A1->ZN  F     NAND2_X4        3  0.010   0.021    0.243  
  g180603/ZN                  -      A1->ZN  R     NOR2_X4         2  0.013   0.024    0.267  
  FE_RC_1541_0/ZN             -      A2->ZN  R     AND2_X2         3  0.014   0.035    0.302  
  g178662/ZN                  -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.316  
  g160882/ZN                  -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.329  
  is_sb_sh_sw_reg/D           -      D       R     DFF_X1          1  0.010   0.000    0.329  
#-------------------------------------------------------------------------------------------
Path 487: VIOLATED (-0.220 ns) Setup Check with Pin cpuregs_reg[11][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.151 (P)    0.112 (P)
            Arrival:=    0.188       -0.002

              Setup:-    0.030
      Required Time:=    0.158
       Launch Clock:=   -0.002
          Data Path:+    0.380
              Slack:=   -0.220

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7047/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.021    0.221  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.013   0.044    0.265  
  FE_RC_495_0/ZN          -      A1->ZN  F     AOI22_X2        1  0.029   0.030    0.295  
  g178062/ZN              -      A->ZN   R     INV_X8         31  0.020   0.046    0.341  
  g162809/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.017    0.358  
  g162099/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.378  
  cpuregs_reg[11][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 488: VIOLATED (-0.220 ns) Setup Check with Pin cpuregs_reg[21][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.030
      Required Time:=    0.177
       Launch Clock:=    0.029
          Data Path:+    0.367
              Slack:=   -0.220

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN             -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361_dup/ZN         -      A1->ZN  R     NAND2_X4        2  0.012   0.024    0.355  
  g184368_dup/ZN         -      A->ZN   F     INV_X8         14  0.018   0.017    0.372  
  g192922/ZN             -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[21][27]/D  -      D       R     DFF_X1          1  0.017   0.000    0.397  
#--------------------------------------------------------------------------------------
Path 489: VIOLATED (-0.220 ns) Setup Check with Pin cpuregs_reg[6][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.149 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.023
      Required Time:=    0.163
       Launch Clock:=   -0.002
          Data Path:+    0.384
              Slack:=   -0.220

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1049_n_1859/ZN   -      A->ZN   F     INV_X8         13  0.023   0.015    0.354  
  g161358/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.371  
  FE_RC_1941_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.383  
  cpuregs_reg[6][10]/D    -      D       F     DFF_X1          1  0.006   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 490: VIOLATED (-0.220 ns) Setup Check with Pin cpuregs_reg[6][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.112 (P)
            Arrival:=    0.156       -0.002

              Setup:-    0.028
      Required Time:=    0.128
       Launch Clock:=   -0.002
          Data Path:+    0.350
              Slack:=   -0.220

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z    -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z  -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN   -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN             -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z    -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN             -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.286  
  FE_OCPC2032_n_22328/Z  -      A->Z    R     BUF_X4          5  0.036   0.034    0.320  
  g161478/ZN             -      A2->ZN  F     NAND2_X1        1  0.012   0.014    0.334  
  FE_RC_1770_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.348  
  cpuregs_reg[6][0]/D    -      D       R     DFF_X1          1  0.008   0.000    0.348  
#--------------------------------------------------------------------------------------
Path 491: VIOLATED (-0.220 ns) Setup Check with Pin cpuregs_reg[10][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.099 (P)
            Arrival:=    0.157       -0.014

              Setup:-    0.023
      Required Time:=    0.134
       Launch Clock:=   -0.014
          Data Path:+    0.368
              Slack:=   -0.220

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN        -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g170462/ZN            -      A1->ZN  F     OR2_X4          2  0.010   0.053    0.306  
  FE_OCPC891_n_76/ZN    -      A->ZN   R     INV_X2          2  0.014   0.016    0.322  
  FE_RC_1776_0/ZN       -      A->ZN   F     INV_X1          1  0.008   0.007    0.329  
  FE_RC_1775_0/ZN       -      A1->ZN  R     NAND2_X1        1  0.004   0.012    0.341  
  FE_RC_1774_0/ZN       -      A2->ZN  F     NAND2_X1        1  0.009   0.012    0.354  
  cpuregs_reg[10][0]/D  -      D       F     DFF_X1          1  0.006   0.000    0.354  
#-------------------------------------------------------------------------------------
Path 492: VIOLATED (-0.220 ns) Setup Check with Pin cpuregs_reg[2][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.123 (P)    0.099 (P)
            Arrival:=    0.159       -0.014

              Setup:-    0.030
      Required Time:=    0.129
       Launch Clock:=   -0.014
          Data Path:+    0.363
              Slack:=   -0.220

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182798/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g190073/ZN            -      A->ZN   R     INV_X16        64  0.014   0.026    0.313  
  g161293/ZN            -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.330  
  g160876/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.349  
  cpuregs_reg[2][5]/D   -      D       R     DFF_X1          1  0.017   0.000    0.349  
#-------------------------------------------------------------------------------------
Path 493: VIOLATED (-0.220 ns) Setup Check with Pin decoded_imm_j_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.148       -0.013

              Setup:-    0.029
      Required Time:=    0.119
       Launch Clock:=   -0.013
          Data Path:+    0.351
              Slack:=   -0.220

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.021    0.303  
  g180617/ZN               -      A1->ZN  F     AOI22_X1        1  0.012   0.015    0.317  
  g178712/ZN               -      A1->ZN  R     NAND2_X1        1  0.014   0.021    0.339  
  decoded_imm_j_reg[11]/D  -      D       R     DFF_X1          1  0.013   0.000    0.339  
#----------------------------------------------------------------------------------------
Path 494: VIOLATED (-0.220 ns) Setup Check with Pin instr_jalr_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_jalr_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.028
      Required Time:=    0.110
       Launch Clock:=   -0.013
          Data Path:+    0.342
              Slack:=   -0.220

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK            -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q             -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                  -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN             -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN             -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_OCPC36022_FE_RN_534_0/Z  -      A->Z    R     BUF_X2          1  0.020   0.029    0.222  
  FE_RC_3383_0/ZN             -      A1->ZN  F     NAND2_X4        3  0.010   0.021    0.243  
  g180603/ZN                  -      A1->ZN  R     NOR2_X4         2  0.013   0.024    0.267  
  g177589/ZN                  -      A1->ZN  R     AND3_X2         1  0.014   0.037    0.304  
  g177588/ZN                  -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.317  
  g160881/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.330  
  instr_jalr_reg/D            -      D       R     DFF_X1          1  0.009   0.000    0.330  
#-------------------------------------------------------------------------------------------
Path 495: VIOLATED (-0.220 ns) Setup Check with Pin count_cycle_reg[62]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[62]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.140 (P)    0.142 (P)
            Arrival:=    0.177        0.029

              Setup:-    0.023
      Required Time:=    0.154
       Launch Clock:=    0.029
          Data Path:+    0.344
              Slack:=   -0.220

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.024    0.272  
  FE_OCPC1705_n_30895/ZN      -      A->ZN   R     INV_X4         10  0.013   0.023    0.295  
  inc_add_1428_40_g189247/ZN  -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.310  
  inc_add_1428_40_g926/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.347  
  g170493/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.373  
  count_cycle_reg[62]/D       -      D       F     DFF_X1          1  0.007   0.000    0.373  
#-------------------------------------------------------------------------------------------
Path 496: VIOLATED (-0.219 ns) Setup Check with Pin decoded_imm_j_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.101 (P)
            Arrival:=    0.151       -0.013

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=   -0.013
          Data Path:+    0.354
              Slack:=   -0.219

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.021    0.303  
  g180633/ZN               -      A1->ZN  F     AOI22_X1        1  0.012   0.015    0.318  
  g161508/ZN               -      A1->ZN  R     NAND2_X1        1  0.013   0.023    0.341  
  decoded_imm_j_reg[16]/D  -      D       R     DFF_X1          1  0.014   0.000    0.341  
#----------------------------------------------------------------------------------------
Path 497: VIOLATED (-0.219 ns) Setup Check with Pin is_alu_reg_reg_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_alu_reg_reg_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.028
      Required Time:=    0.110
       Launch Clock:=   -0.013
          Data Path:+    0.341
              Slack:=   -0.219

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK            -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q             -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                  -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN             -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN             -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_OCPC36022_FE_RN_534_0/Z  -      A->Z    R     BUF_X2          1  0.020   0.029    0.222  
  FE_RC_3383_0/ZN             -      A1->ZN  F     NAND2_X4        3  0.010   0.021    0.243  
  g180603/ZN                  -      A1->ZN  R     NOR2_X4         2  0.013   0.024    0.267  
  FE_RC_1541_0/ZN             -      A2->ZN  R     AND2_X2         3  0.014   0.035    0.302  
  g178665/ZN                  -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.316  
  g160995/ZN                  -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.329  
  is_alu_reg_reg_reg/D        -      D       R     DFF_X1          1  0.009   0.000    0.329  
#-------------------------------------------------------------------------------------------
Path 498: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[13][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.099 (P)
            Arrival:=    0.188       -0.014

              Setup:-    0.030
      Required Time:=    0.159
       Launch Clock:=   -0.014
          Data Path:+    0.392
              Slack:=   -0.219

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.258  
  g170459/ZN            -      A1->ZN  F     OR2_X4          3  0.012   0.056    0.313  
  FE_RC_3250_0/ZN       -      A->ZN   R     INV_X16        33  0.015   0.030    0.343  
  g162629/ZN            -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.359  
  g161560/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.378  
  cpuregs_reg[13][6]/D  -      D       R     DFF_X1          1  0.017   0.000    0.378  
#-------------------------------------------------------------------------------------
Path 499: VIOLATED (-0.219 ns) Setup Check with Pin is_beq_bne_blt_bge_bltu_bgeu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_beq_bne_blt_bge_bltu_bgeu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.139       -0.013

              Setup:-    0.028
      Required Time:=    0.110
       Launch Clock:=   -0.013
          Data Path:+    0.342
              Slack:=   -0.219

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                          -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN                     -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN                     -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_OCPC36022_FE_RN_534_0/Z          -      A->Z    R     BUF_X2          1  0.020   0.029    0.222  
  FE_RC_3383_0/ZN                     -      A1->ZN  F     NAND2_X4        3  0.010   0.021    0.243  
  g180603_dup/ZN                      -      A1->ZN  R     NOR2_X4         3  0.013   0.028    0.271  
  FE_RC_1543_0/ZN                     -      A2->ZN  R     AND2_X2         2  0.018   0.034    0.305  
  g177584/ZN                          -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.317  
  g161489/ZN                          -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.329  
  is_beq_bne_blt_bge_bltu_bgeu_reg/D  -      D       R     DFF_X1          1  0.009   0.000    0.329  
#---------------------------------------------------------------------------------------------------
Path 500: VIOLATED (-0.219 ns) Setup Check with Pin instr_auipc_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_auipc_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.139       -0.013

              Setup:-    0.028
      Required Time:=    0.110
       Launch Clock:=   -0.013
          Data Path:+    0.342
              Slack:=   -0.219

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK            -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q             -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                  -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN             -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN             -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_OCPC36022_FE_RN_534_0/Z  -      A->Z    R     BUF_X2          1  0.020   0.029    0.222  
  FE_RC_3383_0/ZN             -      A1->ZN  F     NAND2_X4        3  0.010   0.021    0.243  
  g180603_dup/ZN              -      A1->ZN  R     NOR2_X4         3  0.013   0.028    0.271  
  FE_RC_3372_0/ZN             -      A2->ZN  R     AND2_X4         2  0.018   0.032    0.303  
  g177590/ZN                  -      A1->ZN  F     NAND2_X1        1  0.008   0.013    0.316  
  g160993/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.329  
  instr_auipc_reg/D           -      D       R     DFF_X1          1  0.009   0.000    0.329  
#-------------------------------------------------------------------------------------------
Path 501: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[14][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.031
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.398
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.308  
  g185358/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.327  
  g193832/ZN              -      A1->ZN  R     NAND2_X4        5  0.010   0.026    0.353  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   F     INV_X8         21  0.020   0.023    0.376  
  FE_OCPC1964_n_35604/Z   -      A->Z    F     BUF_X4          4  0.014   0.028    0.404  
  g161618/ZN              -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.427  
  cpuregs_reg[14][26]/D   -      D       R     DFF_X1          1  0.017   0.000    0.427  
#---------------------------------------------------------------------------------------
Path 502: VIOLATED (-0.219 ns) Setup Check with Pin count_instr_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.170 (P)
            Arrival:=    0.177        0.057

              Setup:-    0.030
      Required Time:=    0.147
       Launch Clock:=    0.057
          Data Path:+    0.309
              Slack:=   -0.219

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK               -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q                -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN             -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                      -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                      -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  FE_OCPC1899_inc_add_1559_34_n_927/Z  -      A->Z    F     BUF_X2          7  0.013   0.036    0.262  
  inc_add_1559_34_g1092/ZN             -      A1->ZN  R     NOR2_X1         1  0.010   0.024    0.286  
  inc_add_1559_34_g1043/ZN             -      A2->ZN  F     NAND2_X1        2  0.016   0.019    0.305  
  FE_RC_1510_0/ZN                      -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.322  
  FE_RC_1509_0/ZN                      -      A->ZN   F     OAI21_X1        1  0.009   0.019    0.341  
  g166870/ZN                           -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.366  
  count_instr_reg[26]/D                -      D       R     DFF_X1          1  0.017   0.000    0.366  
#----------------------------------------------------------------------------------------------------
Path 503: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[7][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.028
      Required Time:=    0.158
       Launch Clock:=   -0.002
          Data Path:+    0.379
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g161447/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.018    0.364  
  FE_RC_1824_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.377  
  cpuregs_reg[7][9]/D     -      D       R     DFF_X1          1  0.009   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 504: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[9][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.149 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.028
      Required Time:=    0.158
       Launch Clock:=   -0.002
          Data Path:+    0.378
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g162781/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.017    0.363  
  FE_RC_3361_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.377  
  cpuregs_reg[9][9]/D     -      D       R     DFF_X1          1  0.008   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 505: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[8][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.030
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.398
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.308  
  g185358/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.327  
  g193832/ZN              -      A1->ZN  R     NAND2_X4        5  0.010   0.026    0.353  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   F     INV_X8         21  0.020   0.023    0.376  
  FE_OCPC1964_n_35604/Z   -      A->Z    F     BUF_X4          4  0.014   0.028    0.404  
  g174751/ZN              -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.427  
  cpuregs_reg[8][26]/D    -      D       R     DFF_X1          1  0.017   0.000    0.427  
#---------------------------------------------------------------------------------------
Path 506: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[12][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.030
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.397
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.308  
  g185358/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.327  
  g193832/ZN              -      A1->ZN  R     NAND2_X4        5  0.010   0.026    0.353  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   F     INV_X8         21  0.020   0.023    0.376  
  FE_OCPC1964_n_35604/Z   -      A->Z    F     BUF_X4          4  0.014   0.028    0.404  
  g174608/ZN              -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.427  
  cpuregs_reg[12][26]/D   -      D       R     DFF_X1          1  0.016   0.000    0.427  
#---------------------------------------------------------------------------------------
Path 507: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[13][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.028
      Required Time:=    0.158
       Launch Clock:=   -0.002
          Data Path:+    0.379
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g162632/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.018    0.364  
  FE_RC_3357_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.377  
  cpuregs_reg[13][9]/D    -      D       R     DFF_X1          1  0.008   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 508: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[25][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.112 (P)
            Arrival:=    0.215       -0.002

              Setup:-    0.030
      Required Time:=    0.185
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.219

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z    -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z  -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN   -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN             -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z    -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN             -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.287  
  FE_OCPC2034_n_22328/Z  -      A->Z    R     BUF_X4          9  0.036   0.038    0.325  
  FE_OCPC2035_n_22328/Z  -      A->Z    R     BUF_X2          8  0.017   0.043    0.368  
  g163007/ZN             -      A2->ZN  F     NAND2_X1        1  0.024   0.017    0.385  
  g162318/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.404  
  cpuregs_reg[25][0]/D   -      D       R     DFF_X1          1  0.017   0.000    0.404  
#--------------------------------------------------------------------------------------
Path 509: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[14][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.112 (P)
            Arrival:=    0.189       -0.002

              Setup:-    0.030
      Required Time:=    0.159
       Launch Clock:=   -0.002
          Data Path:+    0.379
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7047/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.021    0.221  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.013   0.044    0.265  
  FE_RC_495_0/ZN          -      A1->ZN  F     AOI22_X2        1  0.029   0.030    0.295  
  g178062/ZN              -      A->ZN   R     INV_X8         31  0.020   0.045    0.340  
  g181148/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.018    0.358  
  g161592/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.377  
  cpuregs_reg[14][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 510: VIOLATED (-0.219 ns) Setup Check with Pin decoded_imm_j_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.101 (P)
            Arrival:=    0.151       -0.013

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=   -0.013
          Data Path:+    0.353
              Slack:=   -0.219

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.021    0.303  
  g189566/ZN               -      A1->ZN  F     AOI22_X1        1  0.012   0.015    0.317  
  g179805/ZN               -      A1->ZN  R     NAND2_X1        1  0.013   0.023    0.340  
  decoded_imm_j_reg[15]/D  -      D       R     DFF_X1          1  0.015   0.000    0.340  
#----------------------------------------------------------------------------------------
Path 511: VIOLATED (-0.219 ns) Setup Check with Pin alu_out_q_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.143       -0.008

              Setup:-    0.030
      Required Time:=    0.113
       Launch Clock:=   -0.008
          Data Path:+    0.339
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK       -      CK      R     (arrival)      65  0.072       -   -0.008  
  reg_op2_reg[0]/Q        -      CK->Q   R     DFF_X1          3  0.072   0.121    0.113  
  FE_RC_2470_0/ZN         -      A1->ZN  F     NAND2_X2        4  0.026   0.023    0.136  
  g191111/ZN              -      A1->ZN  R     NAND2_X1        1  0.013   0.028    0.164  
  g191110/ZN              -      A2->ZN  F     NAND2_X4        4  0.020   0.017    0.181  
  g84521__193803/ZN       -      A1->ZN  R     NAND2_X2        2  0.007   0.013    0.194  
  FE_OCPC1968_n_35572/Z   -      A->Z    R     BUF_X1          1  0.009   0.022    0.216  
  FE_RC_1239_0/ZN         -      A2->ZN  F     NAND2_X1        3  0.007   0.019    0.235  
  FE_OCPC36021_n_35574/Z  -      A->Z    F     BUF_X1          2  0.013   0.032    0.267  
  g193800/ZN              -      A1->ZN  R     NOR3_X1         1  0.007   0.035    0.301  
  g166815/ZN              -      A1->ZN  F     NOR2_X1         1  0.028   0.011    0.313  
  FE_RC_3365_0/ZN         -      A1->ZN  R     NAND3_X1        1  0.010   0.019    0.332  
  alu_out_q_reg[4]/D      -      D       R     DFF_X1          1  0.014   0.000    0.332  
#---------------------------------------------------------------------------------------
Path 512: VIOLATED (-0.218 ns) Setup Check with Pin cpu_state_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_sh_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.096 (P)    0.111 (P)
            Arrival:=    0.133       -0.002

              Setup:-    0.030
      Required Time:=    0.102
       Launch Clock:=   -0.002
          Data Path:+    0.323
              Slack:=   -0.218

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_sh_reg[3]/CK       -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_sh_reg[3]/Q        -      CK->Q   F     DFF_X1          2  0.070   0.108    0.106  
  g168420/ZN             -      A2->ZN  R     NOR2_X4         2  0.013   0.031    0.138  
  g166064/ZN             -      A1->ZN  F     NAND2_X4        5  0.017   0.022    0.160  
  g164932/ZN             -      A1->ZN  R     NOR2_X4         4  0.013   0.029    0.189  
  g163860/ZN             -      A1->ZN  F     NAND3_X2        3  0.020   0.028    0.216  
  FE_OCPC2025_n_1070/ZN  -      A->ZN   R     INV_X1          1  0.017   0.022    0.238  
  FE_RC_1383_0/ZN        -      A2->ZN  F     NOR2_X2         1  0.012   0.010    0.249  
  FE_RC_1382_0/ZN        -      A2->ZN  R     NAND3_X2        2  0.006   0.021    0.270  
  g161259/ZN             -      A1->ZN  F     NAND2_X2        3  0.016   0.022    0.292  
  g159980/ZN             -      A1->ZN  R     NOR2_X1         1  0.015   0.029    0.321  
  cpu_state_reg[5]/D     -      D       R     DFF_X1          1  0.018   0.000    0.321  
#--------------------------------------------------------------------------------------
Path 513: VIOLATED (-0.218 ns) Setup Check with Pin is_alu_reg_imm_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_alu_reg_imm_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.139       -0.013

              Setup:-    0.028
      Required Time:=    0.110
       Launch Clock:=   -0.013
          Data Path:+    0.341
              Slack:=   -0.218

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK            -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q             -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                  -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN             -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN             -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_OCPC36022_FE_RN_534_0/Z  -      A->Z    R     BUF_X2          1  0.020   0.029    0.222  
  FE_RC_3383_0/ZN             -      A1->ZN  F     NAND2_X4        3  0.010   0.021    0.243  
  g180603/ZN                  -      A1->ZN  R     NOR2_X4         2  0.013   0.024    0.267  
  FE_RC_1541_0/ZN             -      A2->ZN  R     AND2_X2         3  0.014   0.035    0.302  
  g178664/ZN                  -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.316  
  g160994/ZN                  -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.329  
  is_alu_reg_imm_reg/D        -      D       R     DFF_X1          1  0.009   0.000    0.329  
#-------------------------------------------------------------------------------------------
Path 514: VIOLATED (-0.218 ns) Setup Check with Pin decoded_imm_j_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.101 (P)
            Arrival:=    0.151       -0.013

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=   -0.013
          Data Path:+    0.353
              Slack:=   -0.218

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.021    0.303  
  g180634/ZN               -      A1->ZN  F     AOI22_X1        1  0.012   0.015    0.318  
  g161510/ZN               -      A1->ZN  R     NAND2_X1        1  0.013   0.023    0.340  
  decoded_imm_j_reg[18]/D  -      D       R     DFF_X1          1  0.014   0.000    0.340  
#----------------------------------------------------------------------------------------
Path 515: VIOLATED (-0.218 ns) Setup Check with Pin cpuregs_reg[11][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.099 (P)
            Arrival:=    0.188       -0.014

              Setup:-    0.030
      Required Time:=    0.158
       Launch Clock:=   -0.014
          Data Path:+    0.391
              Slack:=   -0.218

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.257  
  g186697/ZN            -      A1->ZN  F     OR2_X4          1  0.012   0.051    0.309  
  FE_DBTC11_n_27855/ZN  -      A->ZN   R     INV_X16        35  0.013   0.034    0.343  
  g162807/ZN            -      A1->ZN  F     NAND2_X2        1  0.027   0.014    0.357  
  g162098/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.377  
  cpuregs_reg[11][4]/D  -      D       R     DFF_X1          1  0.018   0.000    0.377  
#-------------------------------------------------------------------------------------
Path 516: VIOLATED (-0.218 ns) Setup Check with Pin cpuregs_reg[21][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.160       -0.014

              Setup:-    0.025
      Required Time:=    0.135
       Launch Clock:=   -0.014
          Data Path:+    0.368
              Slack:=   -0.218

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN       -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_RC_1329_0_dup/ZN   -      A1->ZN  F     OR2_X4          2  0.013   0.055    0.316  
  FE_OFC74_n_5563/ZN    -      A->ZN   R     INV_X16        25  0.014   0.018    0.334  
  g192916/ZN            -      B1->ZN  F     OAI22_X1        1  0.012   0.019    0.354  
  cpuregs_reg[21][3]/D  -      D       F     DFF_X1          1  0.010   0.000    0.354  
#-------------------------------------------------------------------------------------
Path 517: VIOLATED (-0.218 ns) Setup Check with Pin cpuregs_reg[12][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.028
      Required Time:=    0.159
       Launch Clock:=   -0.002
          Data Path:+    0.379
              Slack:=   -0.218

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g162617/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.018    0.364  
  FE_RC_1832_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.377  
  cpuregs_reg[12][9]/D    -      D       R     DFF_X1          1  0.008   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 518: VIOLATED (-0.218 ns) Setup Check with Pin cpuregs_reg[15][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.026
      Required Time:=    0.182
       Launch Clock:=    0.029
          Data Path:+    0.370
              Slack:=   -0.218

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   R     INV_X8         21  0.014   0.025    0.384  
  g161657/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.400  
  cpuregs_reg[15][26]/D   -      D       F     DFF_X1          1  0.013   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 519: VIOLATED (-0.217 ns) Setup Check with Pin decoded_imm_j_reg[12]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[12]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.139       -0.013

              Setup:-    0.074
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.294
              Slack:=   -0.217

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK             -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q              -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                   -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN              -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN              -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN          -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN      -      A->ZN   R     INV_X4          7  0.018   0.033    0.256  
  FE_OCPC1723_FE_RN_61_dup/ZN  -      A->ZN   F     INV_X2         11  0.020   0.026    0.282  
  decoded_imm_j_reg[12]/SE     -      SE      F     SDFF_X1        11  0.015   0.000    0.282  
#--------------------------------------------------------------------------------------------
Path 520: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[20][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.160       -0.014

              Setup:-    0.030
      Required Time:=    0.130
       Launch Clock:=   -0.014
          Data Path:+    0.362
              Slack:=   -0.217

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN       -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3374_0/ZN       -      A1->ZN  F     NAND2_X4        3  0.013   0.034    0.275  
  FE_DBTC20_n_34222/ZN  -      A->ZN   R     INV_X16        47  0.022   0.040    0.315  
  g192465/ZN            -      A1->ZN  F     NAND2_X2        1  0.025   0.014    0.329  
  g162221/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.348  
  cpuregs_reg[20][5]/D  -      D       R     DFF_X1          1  0.017   0.000    0.348  
#-------------------------------------------------------------------------------------
Path 521: VIOLATED (-0.217 ns) Setup Check with Pin instr_lui_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lui_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.139       -0.013

              Setup:-    0.028
      Required Time:=    0.110
       Launch Clock:=   -0.013
          Data Path:+    0.340
              Slack:=   -0.217

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK            -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q             -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                  -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN             -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN             -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_OCPC36022_FE_RN_534_0/Z  -      A->Z    R     BUF_X2          1  0.020   0.029    0.222  
  FE_RC_3383_0/ZN             -      A1->ZN  F     NAND2_X4        3  0.010   0.021    0.243  
  g180603_dup/ZN              -      A1->ZN  R     NOR2_X4         3  0.013   0.028    0.271  
  FE_RC_3372_0/ZN             -      A2->ZN  R     AND2_X4         2  0.018   0.032    0.303  
  g177591/ZN                  -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.315  
  g160997/ZN                  -      A1->ZN  R     NAND2_X1        1  0.006   0.012    0.327  
  instr_lui_reg/D             -      D       R     DFF_X1          1  0.009   0.000    0.327  
#-------------------------------------------------------------------------------------------
Path 522: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[3][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.099 (P)
            Arrival:=    0.158       -0.014

              Setup:-    0.030
      Required Time:=    0.128
       Launch Clock:=   -0.014
          Data Path:+    0.360
              Slack:=   -0.217

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN            -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903_dup/ZN     -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g182792/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g189892/ZN            -      A->ZN   R     INV_X16        64  0.014   0.024    0.310  
  g161383/ZN            -      A2->ZN  F     NAND2_X1        1  0.024   0.016    0.327  
  g160786/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.346  
  cpuregs_reg[3][5]/D   -      D       R     DFF_X1          1  0.016   0.000    0.346  
#-------------------------------------------------------------------------------------
Path 523: VIOLATED (-0.217 ns) Setup Check with Pin decoded_imm_j_reg[13]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[13]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.139       -0.013

              Setup:-    0.074
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.294
              Slack:=   -0.217

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK             -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q              -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                   -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN              -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN              -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN          -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN      -      A->ZN   R     INV_X4          7  0.018   0.033    0.256  
  FE_OCPC1723_FE_RN_61_dup/ZN  -      A->ZN   F     INV_X2         11  0.020   0.026    0.281  
  decoded_imm_j_reg[13]/SE     -      SE      F     SDFF_X1        11  0.015   0.000    0.281  
#--------------------------------------------------------------------------------------------
Path 524: VIOLATED (-0.217 ns) Setup Check with Pin decoded_imm_j_reg[14]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[14]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.139       -0.013

              Setup:-    0.074
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.294
              Slack:=   -0.217

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK             -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q              -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                   -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN              -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN              -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN          -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN      -      A->ZN   R     INV_X4          7  0.018   0.033    0.256  
  FE_OCPC1723_FE_RN_61_dup/ZN  -      A->ZN   F     INV_X2         11  0.020   0.026    0.281  
  decoded_imm_j_reg[14]/SE     -      SE      F     SDFF_X1        11  0.015   0.000    0.281  
#--------------------------------------------------------------------------------------------
Path 525: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[19][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.099 (P)
            Arrival:=    0.188       -0.014

              Setup:-    0.024
      Required Time:=    0.165
       Launch Clock:=   -0.014
          Data Path:+    0.396
              Slack:=   -0.217

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN       -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN  -      A->ZN   R     INV_X8          6  0.013   0.022    0.284  
  g176043/ZN            -      A1->ZN  F     NAND2_X4        1  0.012   0.023    0.307  
  g163152/ZN            -      A->ZN   R     INV_X16        35  0.015   0.034    0.342  
  FE_RC_1783_0/ZN       -      A1->ZN  R     OR2_X1          1  0.023   0.028    0.369  
  FE_RC_1782_0/ZN       -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.382  
  cpuregs_reg[19][6]/D  -      D       F     DFF_X1          1  0.007   0.000    0.382  
#-------------------------------------------------------------------------------------
Path 526: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[19][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.099 (P)
            Arrival:=    0.188       -0.014

              Setup:-    0.030
      Required Time:=    0.159
       Launch Clock:=   -0.014
          Data Path:+    0.389
              Slack:=   -0.217

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN       -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN  -      A->ZN   R     INV_X8          6  0.013   0.022    0.284  
  g176043/ZN            -      A1->ZN  F     NAND2_X4        1  0.012   0.023    0.307  
  g163152/ZN            -      A->ZN   R     INV_X16        35  0.015   0.035    0.343  
  g162928/ZN            -      A1->ZN  F     NAND2_X2        1  0.023   0.014    0.356  
  g161709/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.375  
  cpuregs_reg[19][4]/D  -      D       R     DFF_X1          1  0.016   0.000    0.375  
#-------------------------------------------------------------------------------------
Path 527: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[18][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.153 (P)    0.112 (P)
            Arrival:=    0.189       -0.002

              Setup:-    0.030
      Required Time:=    0.159
       Launch Clock:=   -0.002
          Data Path:+    0.377
              Slack:=   -0.217

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7047/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.021    0.221  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.013   0.044    0.265  
  FE_RC_495_0/ZN          -      A1->ZN  F     AOI22_X2        1  0.029   0.030    0.295  
  g178062/ZN              -      A->ZN   R     INV_X8         31  0.020   0.044    0.339  
  g162915/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.017    0.357  
  g162192/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.376  
  cpuregs_reg[18][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 528: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[8][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.112 (P)
            Arrival:=    0.188       -0.002

              Setup:-    0.028
      Required Time:=    0.160
       Launch Clock:=   -0.002
          Data Path:+    0.378
              Slack:=   -0.216

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g162766/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.017    0.363  
  FE_RC_3398_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.376  
  cpuregs_reg[8][9]/D     -      D       R     DFF_X1          1  0.008   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 529: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[1][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.122 (P)    0.099 (P)
            Arrival:=    0.159       -0.014

              Setup:-    0.030
      Required Time:=    0.129
       Launch Clock:=   -0.014
          Data Path:+    0.359
              Slack:=   -0.216

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK                           -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN                           -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN                                    -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN                                    -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN                                    -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN                                    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN                                    -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN                          -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN                                    -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  g188899/ZN                                    -      A1->ZN  R     NOR2_X4         1  0.009   0.023    0.270  
  FE_OFC718_n_30495/ZN                          -      A->ZN   F     INV_X4         15  0.015   0.023    0.293  
  FE_OCPC2012_FE_OFN32610_FE_DBTN17_n_30495/ZN  -      A->ZN   R     INV_X2          3  0.015   0.019    0.312  
  g176780/ZN                                    -      A2->ZN  F     NAND2_X1        1  0.010   0.014    0.326  
  g176779/ZN                                    -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.345  
  cpuregs_reg[1][5]/D                           -      D       R     DFF_X1          1  0.017   0.000    0.345  
#-------------------------------------------------------------------------------------------------------------
Path 530: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[18][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.112 (P)
            Arrival:=    0.188       -0.002

              Setup:-    0.028
      Required Time:=    0.160
       Launch Clock:=   -0.002
          Data Path:+    0.378
              Slack:=   -0.216

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g162918/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.017    0.363  
  FE_RC_3347_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.376  
  cpuregs_reg[18][9]/D    -      D       R     DFF_X1          1  0.008   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 531: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[19][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.153 (P)    0.112 (P)
            Arrival:=    0.189       -0.002

              Setup:-    0.028
      Required Time:=    0.161
       Launch Clock:=   -0.002
          Data Path:+    0.379
              Slack:=   -0.216

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g162933/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.017    0.363  
  FE_RC_2005_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.377  
  cpuregs_reg[19][9]/D    -      D       R     DFF_X1          1  0.008   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 532: VIOLATED (-0.215 ns) Setup Check with Pin count_instr_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.170 (P)
            Arrival:=    0.177        0.057

              Setup:-    0.030
      Required Time:=    0.147
       Launch Clock:=    0.057
          Data Path:+    0.306
              Slack:=   -0.215

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK               -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q                -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN             -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                      -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                      -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  FE_OCPC1899_inc_add_1559_34_n_927/Z  -      A->Z    F     BUF_X2          7  0.013   0.036    0.262  
  inc_add_1559_34_g1107/ZN             -      A1->ZN  R     NOR2_X1         1  0.010   0.024    0.286  
  inc_add_1559_34_g1027/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.303  
  inc_add_1559_34_g967/ZN              -      A->ZN   R     XNOR2_X1        1  0.008   0.028    0.330  
  g169464/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.339  
  g166842/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.363  
  count_instr_reg[27]/D                -      D       R     DFF_X1          1  0.016   0.000    0.363  
#----------------------------------------------------------------------------------------------------
Path 533: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[17][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.153 (P)    0.112 (P)
            Arrival:=    0.189       -0.001

              Setup:-    0.028
      Required Time:=    0.161
       Launch Clock:=   -0.001
          Data Path:+    0.378
              Slack:=   -0.215

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  latched_rd_reg[3]/CK      -      CK      R     (arrival)      62  0.070       -   -0.001  
  latched_rd_reg[3]/QN      -      CK->QN  R     DFF_X1          3  0.070   0.097    0.096  
  FE_RC_3294_0/ZN           -      A2->ZN  F     NAND3_X2        1  0.023   0.024    0.120  
  FE_RC_3295_0/ZN           -      A->ZN   R     INV_X2          1  0.012   0.015    0.134  
  g178723/ZN                -      A2->ZN  F     NAND2_X2        2  0.008   0.015    0.149  
  FE_RC_1181_0/ZN           -      A1->ZN  F     AND2_X1         1  0.009   0.032    0.181  
  g178725/ZN                -      A2->ZN  R     NAND3_X2        2  0.008   0.027    0.208  
  FE_RC_1380_0/ZN           -      A->ZN   F     INV_X2          2  0.020   0.014    0.222  
  FE_OCPC1411_n_5287/Z      -      A->Z    F     BUF_X2          1  0.009   0.028    0.250  
  g176561/ZN                -      A1->ZN  R     NAND2_X4        2  0.007   0.024    0.274  
  FE_OFC290_n_17183_dup/ZN  -      A->ZN   F     INV_X8          3  0.019   0.015    0.289  
  FE_OFC292_n_17183/Z       -      A->Z    F     BUF_X16        24  0.009   0.031    0.320  
  FE_RC_592_0/ZN            -      A1->ZN  F     OR2_X2          1  0.011   0.041    0.361  
  FE_RC_591_0/ZN            -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.376  
  cpuregs_reg[17][4]/D      -      D       R     DFF_X1          1  0.009   0.000    0.376  
#-----------------------------------------------------------------------------------------
Path 534: VIOLATED (-0.215 ns) Setup Check with Pin count_instr_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.170 (P)
            Arrival:=    0.177        0.057

              Setup:-    0.030
      Required Time:=    0.147
       Launch Clock:=    0.057
          Data Path:+    0.306
              Slack:=   -0.215

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK               -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q                -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN             -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                      -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                      -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  FE_OCPC1899_inc_add_1559_34_n_927/Z  -      A->Z    F     BUF_X2          7  0.013   0.036    0.262  
  inc_add_1559_34_g1089/ZN             -      A1->ZN  R     NOR2_X1         1  0.010   0.024    0.285  
  inc_add_1559_34_g1044/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.303  
  inc_add_1559_34_g981/ZN              -      A->ZN   R     XNOR2_X1        1  0.009   0.027    0.330  
  g168456/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.339  
  g166868/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.363  
  count_instr_reg[25]/D                -      D       R     DFF_X1          1  0.017   0.000    0.363  
#----------------------------------------------------------------------------------------------------
Path 535: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[18][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.121 (P)    0.112 (P)
            Arrival:=    0.158       -0.002

              Setup:-    0.030
      Required Time:=    0.128
       Launch Clock:=   -0.002
          Data Path:+    0.345
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  FE_RC_3336_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.023   0.022    0.205  
  FE_RC_1403_0/ZN         -      A->ZN   R     OAI21_X1        1  0.012   0.023    0.228  
  g174995/ZN              -      A1->ZN  F     NAND2_X1        1  0.020   0.020    0.247  
  g186676/ZN              -      A1->ZN  F     AND2_X4         1  0.011   0.035    0.283  
  g178486/ZN              -      A->ZN   R     INV_X16        31  0.010   0.027    0.309  
  g162914/ZN              -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.324  
  g162191/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.343  
  cpuregs_reg[18][5]/D    -      D       R     DFF_X1          1  0.016   0.000    0.343  
#---------------------------------------------------------------------------------------
Path 536: VIOLATED (-0.215 ns) Setup Check with Pin count_instr_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.170 (P)
            Arrival:=    0.177        0.057

              Setup:-    0.030
      Required Time:=    0.147
       Launch Clock:=    0.057
          Data Path:+    0.306
              Slack:=   -0.215

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK               -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q                -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN             -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                      -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                      -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  FE_OCPC1899_inc_add_1559_34_n_927/Z  -      A->Z    F     BUF_X2          7  0.013   0.036    0.262  
  inc_add_1559_34_g1094/ZN             -      A1->ZN  R     NOR2_X1         1  0.010   0.025    0.286  
  inc_add_1559_34_g1042/ZN             -      A2->ZN  F     NAND2_X1        1  0.017   0.017    0.303  
  inc_add_1559_34_g975/ZN              -      A->ZN   R     XNOR2_X1        1  0.008   0.027    0.330  
  g169455/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.339  
  g166871/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.362  
  count_instr_reg[28]/D                -      D       R     DFF_X1          1  0.016   0.000    0.362  
#----------------------------------------------------------------------------------------------------
Path 537: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[7][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.149 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.028
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.374
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7047/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.021    0.221  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.013   0.044    0.265  
  FE_RC_495_0/ZN          -      A1->ZN  F     AOI22_X2        1  0.029   0.030    0.295  
  g178062/ZN              -      A->ZN   R     INV_X8         31  0.020   0.045    0.341  
  g161444/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.358  
  FE_RC_1723_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.372  
  cpuregs_reg[7][6]/D     -      D       R     DFF_X1          1  0.009   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 538: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[14][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.099 (P)
            Arrival:=    0.189       -0.014

              Setup:-    0.030
      Required Time:=    0.159
       Launch Clock:=   -0.014
          Data Path:+    0.388
              Slack:=   -0.215

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN        -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g186706/ZN            -      A1->ZN  F     OR2_X4          1  0.010   0.050    0.304  
  FE_DBTC5_n_27864/ZN   -      A->ZN   R     INV_X16        35  0.013   0.034    0.338  
  g162823/ZN            -      A1->ZN  F     NAND2_X1        1  0.024   0.016    0.354  
  g161590/ZN            -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.374  
  cpuregs_reg[14][4]/D  -      D       R     DFF_X1          1  0.017   0.000    0.374  
#-------------------------------------------------------------------------------------
Path 539: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[15][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.125 (P)    0.099 (P)
            Arrival:=    0.161       -0.014

              Setup:-    0.033
      Required Time:=    0.129
       Launch Clock:=   -0.014
          Data Path:+    0.357
              Slack:=   -0.215

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055_dup/ZN        -      A1->ZN  F     NAND2_X4        5  0.015   0.024    0.262  
  g163305_dup/ZN        -      A1->ZN  F     OR2_X4         11  0.016   0.053    0.315  
  g161628/ZN            -      A1->ZN  R     OAI22_X1        1  0.014   0.028    0.343  
  cpuregs_reg[15][3]/D  -      D       R     DFF_X1          1  0.029   0.000    0.343  
#-------------------------------------------------------------------------------------
Path 540: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[16][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.143 (P)
            Arrival:=    0.236        0.029

              Setup:-    0.027
      Required Time:=    0.209
       Launch Clock:=    0.029
          Data Path:+    0.394
              Slack:=   -0.215

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.036    0.404  
  g162187/ZN             -      A1->ZN  F     OAI22_X1        1  0.020   0.019    0.423  
  cpuregs_reg[16][31]/D  -      D       F     DFF_X1          1  0.016   0.000    0.423  
#--------------------------------------------------------------------------------------
Path 541: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[20][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.169 (P)    0.143 (P)
            Arrival:=    0.206        0.029

              Setup:-    0.029
      Required Time:=    0.177
       Launch Clock:=    0.029
          Data Path:+    0.362
              Slack:=   -0.214

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN             -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361_dup/ZN         -      A1->ZN  R     NAND2_X4        2  0.012   0.024    0.355  
  g184368_dup/ZN         -      A->ZN   F     INV_X8         14  0.018   0.015    0.370  
  FE_RC_1844_0/ZN        -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.391  
  cpuregs_reg[20][27]/D  -      D       R     DFF_X1          1  0.014   0.000    0.391  
#--------------------------------------------------------------------------------------
Path 542: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[10][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.099 (P)
            Arrival:=    0.186       -0.014

              Setup:-    0.030
      Required Time:=    0.156
       Launch Clock:=   -0.014
          Data Path:+    0.385
              Slack:=   -0.214

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN        -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g170462/ZN            -      A1->ZN  F     OR2_X4          2  0.010   0.053    0.306  
  FE_OCPC890_n_76/ZN    -      A->ZN   R     INV_X16        33  0.014   0.031    0.338  
  g162791/ZN            -      A1->ZN  F     NAND2_X2        1  0.026   0.014    0.352  
  g162068/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.371  
  cpuregs_reg[10][4]/D  -      D       R     DFF_X1          1  0.017   0.000    0.371  
#-------------------------------------------------------------------------------------
Path 543: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[3][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.025
      Required Time:=    0.182
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.214

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.358  
  g189869/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.378  
  g160771/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.396  
  cpuregs_reg[3][21]/D    -      D       F     DFF_X1          1  0.010   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 544: VIOLATED (-0.214 ns) Setup Check with Pin reg_out_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.096 (P)
            Arrival:=    0.144       -0.017

              Setup:-    0.024
      Required Time:=    0.119
       Launch Clock:=   -0.017
          Data Path:+    0.350
              Slack:=   -0.214

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      63  0.071       -   -0.017  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.071   0.107    0.089  
  FE_OCPC2065_n_7914/ZN   -      A->ZN   F     INV_X4          3  0.031   0.019    0.109  
  FE_OCPC2066_n_7914/Z    -      A->Z    F     BUF_X2          6  0.013   0.041    0.149  
  g85281__182389/ZN       -      A1->ZN  R     NAND2_X1        3  0.013   0.030    0.179  
  FE_OCPC1776_n_23344/ZN  -      A->ZN   F     INV_X2          6  0.021   0.021    0.200  
  FE_RC_3426_0/ZN         -      B1->ZN  R     AOI22_X2        1  0.012   0.041    0.241  
  FE_RC_1505_0/ZN         -      A1->ZN  R     AND2_X2         1  0.023   0.035    0.277  
  FE_RC_1540_0/ZN         -      A2->ZN  R     AND2_X4         1  0.009   0.036    0.313  
  g84292__2391/ZN         -      A3->ZN  F     NAND3_X1        1  0.013   0.020    0.333  
  reg_out_reg[1]/D        -      D       F     DFF_X1          1  0.009   0.000    0.333  
#---------------------------------------------------------------------------------------
Path 545: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[19][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.025
      Required Time:=    0.182
       Launch Clock:=    0.029
          Data Path:+    0.367
              Slack:=   -0.214

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_960_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.295  
  FE_RC_959_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.022    0.317  
  g184362/ZN             -      A1->ZN  R     NAND2_X4        2  0.013   0.021    0.338  
  g184361_dup/ZN         -      A1->ZN  F     NAND2_X4        2  0.012   0.021    0.359  
  g184368_dup/ZN         -      A->ZN   R     INV_X8         14  0.013   0.025    0.384  
  FE_RC_1369_0/ZN        -      B1->ZN  F     OAI21_X4        1  0.016   0.012    0.396  
  cpuregs_reg[19][27]/D  -      D       F     DFF_X1          1  0.009   0.000    0.396  
#--------------------------------------------------------------------------------------
Path 546: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[9][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.149 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.028
      Required Time:=    0.158
       Launch Clock:=   -0.002
          Data Path:+    0.373
              Slack:=   -0.214

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7047/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.021    0.221  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.013   0.044    0.265  
  FE_RC_495_0/ZN          -      A1->ZN  F     AOI22_X2        1  0.029   0.030    0.295  
  g178062/ZN              -      A->ZN   R     INV_X8         31  0.020   0.046    0.341  
  g162778/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.017    0.358  
  FE_RC_1735_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.371  
  cpuregs_reg[9][6]/D     -      D       R     DFF_X1          1  0.008   0.000    0.371  
#---------------------------------------------------------------------------------------
Path 547: VIOLATED (-0.214 ns) Setup Check with Pin decoded_imm_j_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.029
      Required Time:=    0.121
       Launch Clock:=   -0.013
          Data Path:+    0.347
              Slack:=   -0.214

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK            -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q             -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                  -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN             -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN             -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_OCPC36022_FE_RN_534_0/Z  -      A->Z    R     BUF_X2          1  0.020   0.029    0.222  
  FE_RC_3383_0/ZN             -      A1->ZN  F     NAND2_X4        3  0.010   0.021    0.243  
  FE_RC_1545_0/ZN             -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.268  
  FE_RC_1546_0/ZN             -      A->ZN   F     INV_X4          1  0.015   0.016    0.284  
  FE_OCPC2036_n_21441/ZN      -      A->ZN   R     INV_X16        22  0.009   0.019    0.303  
  g163267/ZN                  -      A1->ZN  F     NAND2_X1        1  0.011   0.015    0.318  
  g161512/ZN                  -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.334  
  decoded_imm_j_reg[20]/D     -      D       R     DFF_X1          1  0.009   0.000    0.334  
#-------------------------------------------------------------------------------------------
Path 548: VIOLATED (-0.214 ns) Setup Check with Pin decoded_imm_j_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.148       -0.013

              Setup:-    0.028
      Required Time:=    0.120
       Launch Clock:=   -0.013
          Data Path:+    0.346
              Slack:=   -0.214

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.021    0.302  
  g180629/ZN               -      A1->ZN  F     AOI22_X1        1  0.012   0.016    0.318  
  g161502/ZN               -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.334  
  decoded_imm_j_reg[7]/D   -      D       R     DFF_X1          1  0.009   0.000    0.334  
#----------------------------------------------------------------------------------------
Path 549: VIOLATED (-0.213 ns) Setup Check with Pin decoded_imm_j_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.028
      Required Time:=    0.121
       Launch Clock:=   -0.013
          Data Path:+    0.347
              Slack:=   -0.213

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.021    0.303  
  g180625/ZN               -      A1->ZN  F     AOI22_X1        1  0.012   0.015    0.318  
  g161501/ZN               -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.334  
  decoded_imm_j_reg[6]/D   -      D       R     DFF_X1          1  0.009   0.000    0.334  
#----------------------------------------------------------------------------------------
Path 550: VIOLATED (-0.213 ns) Setup Check with Pin decoded_rd_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_rd_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.148       -0.013

              Setup:-    0.028
      Required Time:=    0.120
       Launch Clock:=   -0.013
          Data Path:+    0.346
              Slack:=   -0.213

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK            -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q             -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                  -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN             -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN             -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_OCPC36022_FE_RN_534_0/Z  -      A->Z    R     BUF_X2          1  0.020   0.029    0.222  
  FE_RC_3383_0/ZN             -      A1->ZN  F     NAND2_X4        3  0.010   0.021    0.243  
  FE_RC_1545_0/ZN             -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.268  
  FE_RC_1546_0/ZN             -      A->ZN   F     INV_X4          1  0.015   0.016    0.284  
  FE_OCPC2036_n_21441/ZN      -      A->ZN   R     INV_X16        22  0.009   0.019    0.303  
  g163248/ZN                  -      A1->ZN  F     NAND2_X1        1  0.011   0.015    0.318  
  g161515/ZN                  -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.333  
  decoded_rd_reg[3]/D         -      D       R     DFF_X1          1  0.009   0.000    0.333  
#-------------------------------------------------------------------------------------------
Path 551: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[27][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.112 (P)
            Arrival:=    0.216       -0.002

              Setup:-    0.028
      Required Time:=    0.187
       Launch Clock:=   -0.002
          Data Path:+    0.402
              Slack:=   -0.213

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z    -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z  -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN   -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN             -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z    -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN             -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.287  
  FE_OCPC2034_n_22328/Z  -      A->Z    R     BUF_X4          9  0.036   0.038    0.325  
  FE_OCPC2035_n_22328/Z  -      A->Z    R     BUF_X2          8  0.017   0.043    0.368  
  g163009/ZN             -      A2->ZN  F     NAND2_X1        1  0.024   0.018    0.386  
  FE_RC_3427_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.400  
  cpuregs_reg[27][0]/D   -      D       R     DFF_X1          1  0.009   0.000    0.400  
#--------------------------------------------------------------------------------------
Path 552: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[12][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.028
      Required Time:=    0.158
       Launch Clock:=   -0.002
          Data Path:+    0.373
              Slack:=   -0.213

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7047/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.021    0.221  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.013   0.044    0.265  
  FE_RC_495_0/ZN          -      A1->ZN  F     AOI22_X2        1  0.029   0.030    0.295  
  g178062/ZN              -      A->ZN   R     INV_X8         31  0.020   0.046    0.341  
  g162614/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.017    0.358  
  FE_RC_1800_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.371  
  cpuregs_reg[12][6]/D    -      D       R     DFF_X1          1  0.008   0.000    0.371  
#---------------------------------------------------------------------------------------
Path 553: VIOLATED (-0.213 ns) Setup Check with Pin decoded_rd_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_rd_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.148       -0.013

              Setup:-    0.028
      Required Time:=    0.120
       Launch Clock:=   -0.013
          Data Path:+    0.345
              Slack:=   -0.213

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.020    0.302  
  g180614/ZN               -      A1->ZN  F     AOI22_X1        1  0.011   0.016    0.317  
  g161514/ZN               -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.333  
  decoded_rd_reg[1]/D      -      D       R     DFF_X1          1  0.009   0.000    0.333  
#----------------------------------------------------------------------------------------
Path 554: VIOLATED (-0.213 ns) Setup Check with Pin decoded_imm_j_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.148       -0.013

              Setup:-    0.029
      Required Time:=    0.120
       Launch Clock:=   -0.013
          Data Path:+    0.345
              Slack:=   -0.213

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.021    0.303  
  g180627/ZN               -      A1->ZN  F     AOI22_X1        1  0.012   0.015    0.317  
  g161503/ZN               -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.333  
  decoded_imm_j_reg[8]/D   -      D       R     DFF_X1          1  0.009   0.000    0.333  
#----------------------------------------------------------------------------------------
Path 555: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[12][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.099 (P)
            Arrival:=    0.186       -0.014

              Setup:-    0.030
      Required Time:=    0.157
       Launch Clock:=   -0.014
          Data Path:+    0.384
              Slack:=   -0.213

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.257  
  FE_RC_1401_0/ZN       -      A->ZN   R     INV_X1          1  0.013   0.026    0.283  
  FE_RC_1400_0/ZN       -      A1->ZN  F     NAND2_X4        3  0.016   0.032    0.315  
  FE_OFC57_n_1109/ZN    -      A->ZN   R     INV_X8          9  0.020   0.022    0.338  
  g162612/ZN            -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.351  
  g161530/ZN            -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.369  
  cpuregs_reg[12][4]/D  -      D       R     DFF_X1          1  0.017   0.000    0.369  
#-------------------------------------------------------------------------------------
Path 556: VIOLATED (-0.213 ns) Setup Check with Pin decoded_imm_j_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.148       -0.013

              Setup:-    0.028
      Required Time:=    0.120
       Launch Clock:=   -0.013
          Data Path:+    0.345
              Slack:=   -0.213

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.021    0.302  
  g180626/ZN               -      A1->ZN  F     AOI22_X1        1  0.012   0.015    0.317  
  g161505/ZN               -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.333  
  decoded_imm_j_reg[10]/D  -      D       R     DFF_X1          1  0.008   0.000    0.333  
#----------------------------------------------------------------------------------------
Path 557: VIOLATED (-0.213 ns) Setup Check with Pin decoded_imm_j_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.028
      Required Time:=    0.121
       Launch Clock:=   -0.013
          Data Path:+    0.346
              Slack:=   -0.213

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.021    0.303  
  g181271/ZN               -      A1->ZN  F     AOI22_X1        1  0.012   0.015    0.317  
  g192231/ZN               -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.333  
  decoded_imm_j_reg[3]/D   -      D       R     DFF_X1          1  0.009   0.000    0.333  
#----------------------------------------------------------------------------------------
Path 558: VIOLATED (-0.213 ns) Setup Check with Pin decoded_imm_j_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.028
      Required Time:=    0.121
       Launch Clock:=   -0.013
          Data Path:+    0.346
              Slack:=   -0.213

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.021    0.303  
  g183484/ZN               -      A1->ZN  F     AOI22_X1        1  0.012   0.015    0.317  
  g183483/ZN               -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.333  
  decoded_imm_j_reg[1]/D   -      D       R     DFF_X1          1  0.009   0.000    0.333  
#----------------------------------------------------------------------------------------
Path 559: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[7][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.143 (P)
            Arrival:=    0.231        0.029

              Setup:-    0.023
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.391
              Slack:=   -0.213

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   F     XNOR2_X2        1  0.010   0.037    0.315  
  g186174/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.336  
  g189891/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.023    0.360  
  FE_OCPC1946_n_31583/Z  -      A->Z    F     BUF_X4          2  0.019   0.034    0.393  
  g186176/ZN             -      A1->ZN  R     NAND2_X1        1  0.007   0.015    0.409  
  FE_RC_3414_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.420  
  cpuregs_reg[7][30]/D   -      D       F     DFF_X1          1  0.006   0.000    0.420  
#--------------------------------------------------------------------------------------
Path 560: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[22][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=    0.029
          Data Path:+    0.392
              Slack:=   -0.213

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.034    0.400  
  g162275/ZN             -      A2->ZN  F     OAI22_X1        1  0.019   0.021    0.421  
  cpuregs_reg[22][29]/D  -      D       F     DFF_X1          1  0.011   0.000    0.421  
#--------------------------------------------------------------------------------------
Path 561: VIOLATED (-0.213 ns) Setup Check with Pin count_instr_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.170 (P)
            Arrival:=    0.179        0.057

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.057
          Data Path:+    0.304
              Slack:=   -0.213

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK               -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q                -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN             -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                      -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                      -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  FE_OCPC1899_inc_add_1559_34_n_927/Z  -      A->Z    F     BUF_X2          7  0.013   0.035    0.261  
  inc_add_1559_34_g1105/ZN             -      A1->ZN  R     NOR2_X1         1  0.010   0.023    0.285  
  inc_add_1559_34_g1030/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.016    0.301  
  inc_add_1559_34_g976/ZN              -      A->ZN   R     XNOR2_X1        1  0.008   0.027    0.328  
  g169465/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.337  
  g166874/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.361  
  count_instr_reg[31]/D                -      D       R     DFF_X1          1  0.017   0.000    0.361  
#----------------------------------------------------------------------------------------------------
Path 562: VIOLATED (-0.213 ns) Setup Check with Pin decoded_imm_j_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.028
      Required Time:=    0.121
       Launch Clock:=   -0.013
          Data Path:+    0.346
              Slack:=   -0.213

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.021    0.303  
  g180630/ZN               -      A1->ZN  F     AOI22_X1        1  0.012   0.015    0.317  
  g161500/ZN               -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.333  
  decoded_imm_j_reg[5]/D   -      D       R     DFF_X1          1  0.009   0.000    0.333  
#----------------------------------------------------------------------------------------
Path 563: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[2][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.025
      Required Time:=    0.182
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.212

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.358  
  g190071/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.376  
  g160858/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.394  
  cpuregs_reg[2][21]/D    -      D       F     DFF_X1          1  0.011   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 564: VIOLATED (-0.212 ns) Setup Check with Pin decoded_imm_j_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.028
      Required Time:=    0.121
       Launch Clock:=   -0.013
          Data Path:+    0.345
              Slack:=   -0.212

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.021    0.303  
  g180624/ZN               -      A1->ZN  F     AOI22_X1        1  0.012   0.015    0.318  
  g161504/ZN               -      A1->ZN  R     NAND2_X1        1  0.013   0.015    0.333  
  decoded_imm_j_reg[9]/D   -      D       R     DFF_X1          1  0.008   0.000    0.333  
#----------------------------------------------------------------------------------------
Path 565: VIOLATED (-0.212 ns) Setup Check with Pin decoded_rd_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_rd_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.148       -0.013

              Setup:-    0.028
      Required Time:=    0.120
       Launch Clock:=   -0.013
          Data Path:+    0.344
              Slack:=   -0.212

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.020    0.302  
  g180612/ZN               -      A1->ZN  F     AOI22_X1        1  0.011   0.015    0.316  
  g161516/ZN               -      A1->ZN  R     NAND2_X1        1  0.013   0.015    0.332  
  decoded_rd_reg[2]/D      -      D       R     DFF_X1          1  0.009   0.000    0.332  
#----------------------------------------------------------------------------------------
Path 566: VIOLATED (-0.212 ns) Setup Check with Pin count_instr_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.170 (P)
            Arrival:=    0.179        0.057

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.057
          Data Path:+    0.304
              Slack:=   -0.212

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK               -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q                -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN             -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                      -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                      -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  FE_OCPC1899_inc_add_1559_34_n_927/Z  -      A->Z    F     BUF_X2          7  0.013   0.035    0.261  
  inc_add_1559_34_g1111/ZN             -      A1->ZN  R     NOR2_X1         1  0.010   0.023    0.285  
  inc_add_1559_34_g1033/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.302  
  inc_add_1559_34_g977/ZN              -      A->ZN   R     XNOR2_X1        1  0.008   0.027    0.328  
  g168475/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.337  
  g166873/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.360  
  count_instr_reg[30]/D                -      D       R     DFF_X1          1  0.016   0.000    0.360  
#----------------------------------------------------------------------------------------------------
Path 567: VIOLATED (-0.212 ns) Setup Check with Pin decoded_rd_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_rd_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.148       -0.013

              Setup:-    0.028
      Required Time:=    0.120
       Launch Clock:=   -0.013
          Data Path:+    0.344
              Slack:=   -0.212

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK            -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q             -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                  -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN             -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN             -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_OCPC36022_FE_RN_534_0/Z  -      A->Z    R     BUF_X2          1  0.020   0.029    0.222  
  FE_RC_3383_0/ZN             -      A1->ZN  F     NAND2_X4        3  0.010   0.021    0.243  
  FE_RC_1545_0/ZN             -      A1->ZN  R     NOR2_X4         1  0.013   0.024    0.268  
  FE_RC_1546_0/ZN             -      A->ZN   F     INV_X4          1  0.015   0.016    0.284  
  FE_OCPC2036_n_21441/ZN      -      A->ZN   R     INV_X16        22  0.009   0.019    0.303  
  g163263/ZN                  -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.317  
  g161513/ZN                  -      A2->ZN  R     NAND2_X1        1  0.008   0.015    0.332  
  decoded_rd_reg[0]/D         -      D       R     DFF_X1          1  0.008   0.000    0.332  
#-------------------------------------------------------------------------------------------
Path 568: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[24][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.143 (P)
            Arrival:=    0.236        0.029

              Setup:-    0.027
      Required Time:=    0.209
       Launch Clock:=    0.029
          Data Path:+    0.391
              Slack:=   -0.212

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.036    0.404  
  FE_RC_1092_0/ZN        -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.420  
  cpuregs_reg[24][31]/D  -      D       F     DFF_X1          1  0.016   0.000    0.420  
#--------------------------------------------------------------------------------------
Path 569: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[6][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.025
      Required Time:=    0.182
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.212

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.358  
  g190055/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.376  
  g160800/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.393  
  cpuregs_reg[6][21]/D    -      D       F     DFF_X1          1  0.011   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 570: VIOLATED (-0.211 ns) Setup Check with Pin cpuregs_reg[25][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.390
              Slack:=   -0.211

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.036    0.404  
  g161826/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.420  
  cpuregs_reg[25][31]/D  -      D       F     DFF_X1          1  0.016   0.000    0.420  
#--------------------------------------------------------------------------------------
Path 571: VIOLATED (-0.211 ns) Setup Check with Pin cpuregs_reg[29][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.112 (P)
            Arrival:=    0.215       -0.002

              Setup:-    0.028
      Required Time:=    0.187
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.211

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z    -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z  -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN   -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN             -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z    -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN             -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.287  
  FE_OCPC2034_n_22328/Z  -      A->Z    R     BUF_X4          9  0.036   0.038    0.325  
  FE_OCPC2035_n_22328/Z  -      A->Z    R     BUF_X2          8  0.017   0.043    0.368  
  g163011/ZN             -      A2->ZN  F     NAND2_X1        1  0.024   0.017    0.385  
  FE_RC_3453_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.398  
  cpuregs_reg[29][0]/D   -      D       R     DFF_X1          1  0.009   0.000    0.398  
#--------------------------------------------------------------------------------------
Path 572: VIOLATED (-0.211 ns) Setup Check with Pin cpuregs_reg[18][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.033
      Required Time:=    0.202
       Launch Clock:=    0.029
          Data Path:+    0.385
              Slack:=   -0.211

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g180280/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.326  
  g180279/ZN             -      A1->ZN  R     NAND2_X4        7  0.010   0.034    0.360  
  g180285/ZN             -      A->ZN   F     INV_X8         25  0.026   0.022    0.382  
  g162211/ZN             -      A2->ZN  R     OAI22_X1        1  0.013   0.031    0.414  
  cpuregs_reg[18][25]/D  -      D       R     DFF_X1          1  0.027   0.000    0.414  
#--------------------------------------------------------------------------------------
Path 573: VIOLATED (-0.211 ns) Setup Check with Pin decoded_rd_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_rd_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.148       -0.013

              Setup:-    0.028
      Required Time:=    0.120
       Launch Clock:=   -0.013
          Data Path:+    0.344
              Slack:=   -0.211

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN               -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN          -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN          -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_1212_0_dup/ZN      -      A1->ZN  F     NAND3_X2        2  0.020   0.029    0.223  
  FE_OCPC1719_FE_RN_61/ZN  -      A->ZN   R     INV_X4          7  0.018   0.033    0.255  
  g189568/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.026    0.281  
  FE_OCPC1734_n_31242/ZN   -      A->ZN   R     INV_X16        22  0.015   0.020    0.302  
  g180609/ZN               -      A1->ZN  F     AOI22_X1        1  0.011   0.015    0.316  
  g161517/ZN               -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.331  
  decoded_rd_reg[4]/D      -      D       R     DFF_X1          1  0.008   0.000    0.331  
#----------------------------------------------------------------------------------------
Path 574: VIOLATED (-0.211 ns) Setup Check with Pin cpuregs_reg[18][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.099 (P)
            Arrival:=    0.151       -0.014

              Setup:-    0.024
      Required Time:=    0.127
       Launch Clock:=   -0.014
          Data Path:+    0.352
              Slack:=   -0.211

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3230_0_dup/ZN    -      A1->ZN  F     NAND3_X2        1  0.013   0.024    0.265  
  FE_OCPC1966_n_5663/ZN  -      A->ZN   R     INV_X4          4  0.015   0.027    0.292  
  FE_OCPC2027_n_5663/ZN  -      A->ZN   F     INV_X4          5  0.015   0.017    0.309  
  FE_OCPC2029_n_5663/ZN  -      A->ZN   R     INV_X4          1  0.009   0.014    0.323  
  g162310/ZN             -      B1->ZN  F     OAI22_X4        1  0.007   0.015    0.338  
  cpuregs_reg[18][2]/D   -      D       F     DFF_X1          1  0.009   0.000    0.338  
#--------------------------------------------------------------------------------------
Path 575: VIOLATED (-0.211 ns) Setup Check with Pin cpuregs_reg[1][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.112 (P)
            Arrival:=    0.160       -0.001

              Setup:-    0.032
      Required Time:=    0.128
       Launch Clock:=   -0.001
          Data Path:+    0.340
              Slack:=   -0.211

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  latched_rd_reg[3]/CK                          -      CK      R     (arrival)      62  0.070       -   -0.001  
  latched_rd_reg[3]/QN                          -      CK->QN  R     DFF_X1          3  0.070   0.097    0.096  
  FE_RC_3294_0/ZN                               -      A2->ZN  F     NAND3_X2        1  0.023   0.024    0.120  
  FE_RC_3295_0/ZN                               -      A->ZN   R     INV_X2          1  0.012   0.015    0.134  
  g178723/ZN                                    -      A2->ZN  F     NAND2_X2        2  0.008   0.015    0.149  
  FE_RC_1180_0/ZN                               -      A2->ZN  R     NAND2_X2        1  0.009   0.021    0.170  
  g173053/ZN                                    -      A1->ZN  F     NOR2_X4         1  0.013   0.009    0.180  
  g173052/ZN                                    -      A1->ZN  R     NAND2_X4        2  0.006   0.021    0.200  
  FE_OFC275_n_12929/ZN                          -      A->ZN   F     INV_X4          2  0.016   0.012    0.212  
  g188900/ZN                                    -      A1->ZN  R     NAND2_X4        3  0.007   0.018    0.231  
  g188899/ZN                                    -      A1->ZN  F     NOR2_X4         1  0.013   0.009    0.240  
  FE_OFC718_n_30495/ZN                          -      A->ZN   R     INV_X4         15  0.008   0.042    0.282  
  FE_OCPC2013_FE_OFN32610_FE_DBTN17_n_30495/ZN  -      A->ZN   F     INV_X2          4  0.035   0.019    0.301  
  g176166/ZN                                    -      B1->ZN  R     OAI22_X1        1  0.013   0.038    0.339  
  cpuregs_reg[1][0]/D                           -      D       R     DFF_X1          1  0.028   0.000    0.339  
#-------------------------------------------------------------------------------------------------------------
Path 576: VIOLATED (-0.211 ns) Setup Check with Pin cpuregs_reg[23][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.026
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.390
              Slack:=   -0.211

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.034    0.400  
  g162155/ZN             -      A1->ZN  F     OAI22_X1        1  0.019   0.019    0.419  
  cpuregs_reg[23][29]/D  -      D       F     DFF_X1          1  0.013   0.000    0.419  
#--------------------------------------------------------------------------------------
Path 577: VIOLATED (-0.211 ns) Setup Check with Pin cpuregs_reg[30][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.112 (P)
            Arrival:=    0.215       -0.002

              Setup:-    0.028
      Required Time:=    0.187
       Launch Clock:=   -0.002
          Data Path:+    0.399
              Slack:=   -0.211

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z    -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z  -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN   -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN             -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z    -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN             -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.287  
  FE_OCPC2034_n_22328/Z  -      A->Z    R     BUF_X4          9  0.036   0.038    0.325  
  FE_OCPC2035_n_22328/Z  -      A->Z    R     BUF_X2          8  0.017   0.043    0.368  
  g163013/ZN             -      A2->ZN  F     NAND2_X1        1  0.024   0.016    0.385  
  FE_RC_1766_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.398  
  cpuregs_reg[30][0]/D   -      D       R     DFF_X1          1  0.009   0.000    0.398  
#--------------------------------------------------------------------------------------
Path 578: VIOLATED (-0.210 ns) Setup Check with Pin cpuregs_reg[16][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=    0.029
          Data Path:+    0.388
              Slack:=   -0.210

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.034    0.398  
  g162181/ZN             -      A1->ZN  F     OAI22_X1        1  0.020   0.019    0.417  
  cpuregs_reg[16][25]/D  -      D       F     DFF_X1          1  0.016   0.000    0.417  
#--------------------------------------------------------------------------------------
Path 579: VIOLATED (-0.210 ns) Setup Check with Pin cpuregs_reg[30][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.143 (P)
            Arrival:=    0.236        0.029

              Setup:-    0.027
      Required Time:=    0.209
       Launch Clock:=    0.029
          Data Path:+    0.390
              Slack:=   -0.210

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.036    0.404  
  g162001/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.419  
  cpuregs_reg[30][31]/D  -      D       F     DFF_X1          1  0.016   0.000    0.419  
#--------------------------------------------------------------------------------------
Path 580: VIOLATED (-0.210 ns) Setup Check with Pin cpuregs_reg[1][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.112 (P)
            Arrival:=    0.161       -0.001

              Setup:-    0.032
      Required Time:=    0.128
       Launch Clock:=   -0.001
          Data Path:+    0.340
              Slack:=   -0.210

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  latched_rd_reg[3]/CK                          -      CK      R     (arrival)      62  0.070       -   -0.001  
  latched_rd_reg[3]/QN                          -      CK->QN  R     DFF_X1          3  0.070   0.097    0.096  
  FE_RC_3294_0/ZN                               -      A2->ZN  F     NAND3_X2        1  0.023   0.024    0.120  
  FE_RC_3295_0/ZN                               -      A->ZN   R     INV_X2          1  0.012   0.015    0.134  
  g178723/ZN                                    -      A2->ZN  F     NAND2_X2        2  0.008   0.015    0.149  
  FE_RC_1180_0/ZN                               -      A2->ZN  R     NAND2_X2        1  0.009   0.021    0.170  
  g173053/ZN                                    -      A1->ZN  F     NOR2_X4         1  0.013   0.009    0.180  
  g173052/ZN                                    -      A1->ZN  R     NAND2_X4        2  0.006   0.021    0.200  
  FE_OFC275_n_12929/ZN                          -      A->ZN   F     INV_X4          2  0.016   0.012    0.212  
  g188900/ZN                                    -      A1->ZN  R     NAND2_X4        3  0.007   0.018    0.231  
  g188899/ZN                                    -      A1->ZN  F     NOR2_X4         1  0.013   0.009    0.240  
  FE_OFC718_n_30495/ZN                          -      A->ZN   R     INV_X4         15  0.008   0.042    0.282  
  FE_OCPC2013_FE_OFN32610_FE_DBTN17_n_30495/ZN  -      A->ZN   F     INV_X2          4  0.035   0.019    0.301  
  g176772/ZN                                    -      B1->ZN  R     OAI22_X1        1  0.013   0.037    0.339  
  cpuregs_reg[1][3]/D                           -      D       R     DFF_X1          1  0.028   0.000    0.339  
#-------------------------------------------------------------------------------------------------------------
Path 581: VIOLATED (-0.210 ns) Setup Check with Pin cpuregs_reg[9][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.149 (P)    0.099 (P)
            Arrival:=    0.186       -0.014

              Setup:-    0.030
      Required Time:=    0.156
       Launch Clock:=   -0.014
          Data Path:+    0.380
              Slack:=   -0.210

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.258  
  g189555/ZN              -      A->ZN   R     INV_X1          1  0.012   0.025    0.283  
  g191449/ZN              -      A1->ZN  F     NAND2_X4        3  0.016   0.026    0.308  
  FE_OCPC2054_n_33187/ZN  -      A->ZN   R     INV_X8         15  0.018   0.025    0.334  
  g191465/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.348  
  g191464/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.366  
  cpuregs_reg[9][4]/D     -      D       R     DFF_X1          1  0.016   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 582: VIOLATED (-0.210 ns) Setup Check with Pin cpuregs_reg[31][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.143 (P)
            Arrival:=    0.237        0.029

              Setup:-    0.027
      Required Time:=    0.210
       Launch Clock:=    0.029
          Data Path:+    0.391
              Slack:=   -0.210

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.036    0.404  
  g162044/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.420  
  cpuregs_reg[31][31]/D  -      D       F     DFF_X1          1  0.015   0.000    0.420  
#--------------------------------------------------------------------------------------
Path 583: VIOLATED (-0.210 ns) Setup Check with Pin reg_out_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_rdcycle_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.142        0.000

              Setup:-    0.024
      Required Time:=    0.118
       Launch Clock:=    0.000
          Data Path:+    0.328
              Slack:=   -0.210

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  instr_rdcycle_reg/CK         -      CK      R     (arrival)      61  0.070       -    0.000  
  instr_rdcycle_reg/Q          -      CK->Q   F     DFF_X1          5  0.070   0.117    0.117  
  FE_OCPC1174_instr_rdcycle/Z  -      A->Z    F     BUF_X1          4  0.019   0.042    0.159  
  g84983__4296/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.175  
  g84865__5019/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.192  
  g84541__8780/ZN              -      A1->ZN  R     AOI22_X1        1  0.009   0.042    0.233  
  g84456__9682/ZN              -      A2->ZN  R     AND2_X4         1  0.034   0.040    0.273  
  g84382__1840/ZN              -      A2->ZN  F     NAND2_X1        1  0.011   0.017    0.290  
  g84354__1474/ZN              -      A1->ZN  R     NOR2_X1         1  0.009   0.023    0.313  
  g84269__7114/ZN              -      A2->ZN  F     NAND2_X1        1  0.016   0.015    0.328  
  reg_out_reg[3]/D             -      D       F     DFF_X1          1  0.008   0.000    0.328  
#--------------------------------------------------------------------------------------------
Path 584: VIOLATED (-0.210 ns) Setup Check with Pin cpuregs_reg[26][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.143 (P)
            Arrival:=    0.237        0.029

              Setup:-    0.027
      Required Time:=    0.210
       Launch Clock:=    0.029
          Data Path:+    0.390
              Slack:=   -0.210

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.036    0.404  
  g161856/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.420  
  cpuregs_reg[26][31]/D  -      D       F     DFF_X1          1  0.016   0.000    0.420  
#--------------------------------------------------------------------------------------
Path 585: VIOLATED (-0.210 ns) Setup Check with Pin cpuregs_reg[28][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=    0.029
          Data Path:+    0.386
              Slack:=   -0.210

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.034    0.400  
  g161914/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.416  
  cpuregs_reg[28][29]/D  -      D       F     DFF_X1          1  0.017   0.000    0.416  
#--------------------------------------------------------------------------------------
Path 586: VIOLATED (-0.210 ns) Setup Check with Pin cpuregs_reg[15][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.026
      Required Time:=    0.209
       Launch Clock:=    0.029
          Data Path:+    0.389
              Slack:=   -0.210

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.035    0.402  
  g161665/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.418  
  cpuregs_reg[15][31]/D  -      D       F     DFF_X1          1  0.013   0.000    0.418  
#--------------------------------------------------------------------------------------
Path 587: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[12][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.189 (P)    0.112 (P)
            Arrival:=    0.225       -0.002

              Setup:-    0.030
      Required Time:=    0.195
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.209

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z    -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z  -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN   -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN             -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z    -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN             -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.287  
  FE_OCPC2034_n_22328/Z  -      A->Z    R     BUF_X4          9  0.036   0.038    0.325  
  FE_OCPC2035_n_22328/Z  -      A->Z    R     BUF_X2          8  0.017   0.043    0.368  
  g163018/ZN             -      A2->ZN  F     NAND2_X1        1  0.024   0.017    0.384  
  g162327/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.404  
  cpuregs_reg[12][0]/D   -      D       R     DFF_X1          1  0.018   0.000    0.404  
#--------------------------------------------------------------------------------------
Path 588: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[26][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=    0.029
          Data Path:+    0.386
              Slack:=   -0.209

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.034    0.400  
  g161854/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.416  
  cpuregs_reg[26][29]/D  -      D       F     DFF_X1          1  0.016   0.000    0.416  
#--------------------------------------------------------------------------------------
Path 589: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[3][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.030
      Required Time:=    0.176
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.209

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.297  
  g183074/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.317  
  g193830/ZN              -      A1->ZN  R     NAND2_X4        7  0.011   0.032    0.350  
  g183072/ZN              -      A1->ZN  F     NAND2_X1        1  0.024   0.016    0.366  
  g160773/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.386  
  cpuregs_reg[3][18]/D    -      D       R     DFF_X1          1  0.017   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 590: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[10][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.175 (P)    0.112 (P)
            Arrival:=    0.212       -0.002

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=   -0.002
          Data Path:+    0.393
              Slack:=   -0.209

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK         -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q          -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN   -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN     -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN     -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN     -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN     -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN   -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN               -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260_dup/ZN  -      A->ZN   R     INV_X8         15  0.016   0.030    0.356  
  g162803/ZN               -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.372  
  g162080/ZN               -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.391  
  cpuregs_reg[10][16]/D    -      D       R     DFF_X1          1  0.016   0.000    0.391  
#----------------------------------------------------------------------------------------
Path 591: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[16][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.099 (P)
            Arrival:=    0.232       -0.014

              Setup:-    0.023
      Required Time:=    0.209
       Launch Clock:=   -0.014
          Data Path:+    0.432
              Slack:=   -0.209

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163278/ZN             -      A1->ZN  F     NAND2_X4        2  0.018   0.023    0.308  
  FE_OCPC1983_n_5665/ZN  -      A->ZN   R     INV_X8         18  0.014   0.038    0.346  
  FE_OCPC1988_n_5665/Z   -      A->Z    R     BUF_X4         10  0.023   0.033    0.379  
  FE_RC_1300_0/ZN        -      A1->ZN  R     OR2_X1          1  0.014   0.026    0.405  
  FE_RC_1299_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.008   0.013    0.418  
  cpuregs_reg[16][17]/D  -      D       F     DFF_X1          1  0.007   0.000    0.418  
#--------------------------------------------------------------------------------------
Path 592: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[31][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=    0.029
          Data Path:+    0.387
              Slack:=   -0.209

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.034    0.400  
  g162042/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.416  
  cpuregs_reg[31][29]/D  -      D       F     DFF_X1          1  0.016   0.000    0.416  
#--------------------------------------------------------------------------------------
Path 593: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[24][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=    0.029
          Data Path:+    0.386
              Slack:=   -0.209

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.034    0.400  
  g161263/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.415  
  cpuregs_reg[24][29]/D  -      D       F     DFF_X1          1  0.016   0.000    0.415  
#--------------------------------------------------------------------------------------
Path 594: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[25][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=    0.029
          Data Path:+    0.386
              Slack:=   -0.209

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.034    0.400  
  g161824/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.415  
  cpuregs_reg[25][29]/D  -      D       F     DFF_X1          1  0.016   0.000    0.415  
#--------------------------------------------------------------------------------------
Path 595: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[6][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.030
      Required Time:=    0.177
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.209

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.297  
  g183074/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.317  
  g193830/ZN              -      A1->ZN  R     NAND2_X4        7  0.011   0.032    0.349  
  g183081/ZN              -      A1->ZN  F     NAND2_X1        1  0.024   0.017    0.366  
  g160803/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.385  
  cpuregs_reg[6][18]/D    -      D       R     DFF_X1          1  0.017   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 596: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[27][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=    0.029
          Data Path:+    0.387
              Slack:=   -0.209

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.034    0.400  
  g161884/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.416  
  cpuregs_reg[27][29]/D  -      D       F     DFF_X1          1  0.015   0.000    0.416  
#--------------------------------------------------------------------------------------
Path 597: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[20][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.160       -0.014

              Setup:-    0.032
      Required Time:=    0.128
       Launch Clock:=   -0.014
          Data Path:+    0.351
              Slack:=   -0.209

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN       -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN       -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  FE_RC_3330_0/ZN       -      A1->ZN  F     NAND2_X4        6  0.018   0.024    0.309  
  g192460/ZN            -      A1->ZN  R     OAI22_X1        1  0.016   0.028    0.337  
  cpuregs_reg[20][3]/D  -      D       R     DFF_X1          1  0.027   0.000    0.337  
#-------------------------------------------------------------------------------------
Path 598: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[30][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=    0.029
          Data Path:+    0.386
              Slack:=   -0.209

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.034    0.400  
  g161997/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.416  
  cpuregs_reg[30][29]/D  -      D       F     DFF_X1          1  0.016   0.000    0.416  
#--------------------------------------------------------------------------------------
Path 599: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[13][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.189 (P)    0.112 (P)
            Arrival:=    0.225       -0.002

              Setup:-    0.030
      Required Time:=    0.195
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.209

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z    -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z  -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN   -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN             -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z    -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN             -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.287  
  FE_OCPC2034_n_22328/Z  -      A->Z    R     BUF_X4          9  0.036   0.038    0.325  
  FE_OCPC2035_n_22328/Z  -      A->Z    R     BUF_X2          8  0.017   0.043    0.368  
  g163003/ZN             -      A2->ZN  F     NAND2_X1        1  0.024   0.017    0.385  
  g162313/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.404  
  cpuregs_reg[13][0]/D   -      D       R     DFF_X1          1  0.016   0.000    0.404  
#--------------------------------------------------------------------------------------
Path 600: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[10][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=    0.029
          Data Path:+    0.386
              Slack:=   -0.208

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.034    0.399  
  g162093/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.415  
  cpuregs_reg[10][29]/D  -      D       F     DFF_X1          1  0.016   0.000    0.415  
#--------------------------------------------------------------------------------------
Path 601: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[5][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.025
      Required Time:=    0.182
       Launch Clock:=   -0.002
          Data Path:+    0.392
              Slack:=   -0.208

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.027    0.353  
  g183077/ZN              -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.373  
  g160743/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.391  
  cpuregs_reg[5][18]/D    -      D       F     DFF_X1          1  0.011   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 602: VIOLATED (-0.208 ns) Setup Check with Pin reg_out_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.096 (P)
            Arrival:=    0.142       -0.017

              Setup:-    0.025
      Required Time:=    0.117
       Launch Clock:=   -0.017
          Data Path:+    0.343
              Slack:=   -0.208

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      63  0.071       -   -0.017  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.071   0.107    0.089  
  FE_OCPC2065_n_7914/ZN  -      A->ZN   F     INV_X4          3  0.031   0.019    0.109  
  FE_OCPC2066_n_7914/Z   -      A->Z    F     BUF_X2          6  0.013   0.041    0.150  
  g85284__182388/ZN      -      A2->ZN  F     AND2_X4        16  0.013   0.044    0.194  
  g84687__177644/ZN      -      A1->ZN  R     AOI22_X2        1  0.014   0.051    0.245  
  g177642/ZN             -      A2->ZN  F     NAND3_X2        1  0.041   0.038    0.283  
  FE_RC_1535_0/ZN        -      A1->ZN  R     NOR2_X2         1  0.020   0.024    0.307  
  FE_RC_1534_0/ZN        -      A1->ZN  F     NAND3_X1        1  0.013   0.019    0.325  
  reg_out_reg[2]/D       -      D       F     DFF_X1          1  0.011   0.000    0.325  
#--------------------------------------------------------------------------------------
Path 603: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[14][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=    0.029
          Data Path:+    0.385
              Slack:=   -0.208

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.033    0.399  
  g161622/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.415  
  cpuregs_reg[14][29]/D  -      D       F     DFF_X1          1  0.016   0.000    0.415  
#--------------------------------------------------------------------------------------
Path 604: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[10][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=    0.029
          Data Path:+    0.386
              Slack:=   -0.208

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.032    0.400  
  g162095/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.415  
  cpuregs_reg[10][31]/D  -      D       F     DFF_X1          1  0.016   0.000    0.415  
#--------------------------------------------------------------------------------------
Path 605: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[17][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.143 (P)
            Arrival:=    0.237        0.029

              Setup:-    0.025
      Required Time:=    0.212
       Launch Clock:=    0.029
          Data Path:+    0.391
              Slack:=   -0.208

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.036    0.404  
  g161706/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.420  
  cpuregs_reg[17][31]/D  -      D       F     DFF_X1          1  0.011   0.000    0.420  
#--------------------------------------------------------------------------------------
Path 606: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[27][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.027
      Required Time:=    0.212
       Launch Clock:=    0.029
          Data Path:+    0.391
              Slack:=   -0.208

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.036    0.404  
  g161886/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.017    0.420  
  cpuregs_reg[27][31]/D  -      D       F     DFF_X1          1  0.016   0.000    0.420  
#--------------------------------------------------------------------------------------
Path 607: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[14][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.176 (P)    0.112 (P)
            Arrival:=    0.213       -0.002

              Setup:-    0.030
      Required Time:=    0.183
       Launch Clock:=   -0.002
          Data Path:+    0.393
              Slack:=   -0.208

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK         -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q          -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN   -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN     -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN     -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN     -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN     -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN   -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN               -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260_dup/ZN  -      A->ZN   R     INV_X8         15  0.016   0.030    0.356  
  g162835/ZN               -      A2->ZN  F     NAND2_X1        1  0.017   0.015    0.372  
  g161605/ZN               -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.391  
  cpuregs_reg[14][16]/D    -      D       R     DFF_X1          1  0.017   0.000    0.391  
#----------------------------------------------------------------------------------------
Path 608: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[18][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.099 (P)
            Arrival:=    0.151       -0.014

              Setup:-    0.033
      Required Time:=    0.118
       Launch Clock:=   -0.014
          Data Path:+    0.341
              Slack:=   -0.208

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN       -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3419_0/ZN       -      A1->ZN  F     NAND2_X2        3  0.013   0.020    0.261  
  FE_OCPC2080_n_5663/Z  -      A->Z    F     BUF_X2          1  0.012   0.030    0.291  
  FE_RC_1438_0/ZN       -      B1->ZN  R     OAI22_X1        1  0.007   0.035    0.326  
  cpuregs_reg[18][3]/D  -      D       R     DFF_X1          1  0.028   0.000    0.326  
#-------------------------------------------------------------------------------------
Path 609: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[21][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.143 (P)
            Arrival:=    0.237        0.029

              Setup:-    0.025
      Required Time:=    0.212
       Launch Clock:=    0.029
          Data Path:+    0.390
              Slack:=   -0.208

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.036    0.404  
  g192901/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.420  
  cpuregs_reg[21][31]/D  -      D       F     DFF_X1          1  0.010   0.000    0.420  
#--------------------------------------------------------------------------------------
Path 610: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[24][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=    0.029
          Data Path:+    0.385
              Slack:=   -0.208

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.034    0.398  
  g161287/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.414  
  cpuregs_reg[24][25]/D  -      D       F     DFF_X1          1  0.016   0.000    0.414  
#--------------------------------------------------------------------------------------
Path 611: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[1][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.099 (P)
            Arrival:=    0.151       -0.014

              Setup:-    0.026
      Required Time:=    0.126
       Launch Clock:=   -0.014
          Data Path:+    0.347
              Slack:=   -0.207

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN            -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  g188899/ZN            -      A1->ZN  R     NOR2_X4         1  0.009   0.023    0.270  
  FE_OFC718_n_30495/ZN  -      A->ZN   F     INV_X4         15  0.015   0.027    0.297  
  FE_RC_1456_0/ZN       -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.315  
  FE_RC_1455_0/ZN       -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.333  
  cpuregs_reg[1][2]/D   -      D       F     DFF_X1          1  0.012   0.000    0.333  
#-------------------------------------------------------------------------------------
Path 612: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[28][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.027
      Required Time:=    0.212
       Launch Clock:=    0.029
          Data Path:+    0.390
              Slack:=   -0.207

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.036    0.403  
  g161916/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.419  
  cpuregs_reg[28][31]/D  -      D       F     DFF_X1          1  0.017   0.000    0.419  
#--------------------------------------------------------------------------------------
Path 613: VIOLATED (-0.207 ns) Setup Check with Pin count_cycle_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.141 (P)
            Arrival:=    0.179        0.027

              Setup:-    0.023
      Required Time:=    0.155
       Launch Clock:=    0.027
          Data Path:+    0.336
              Slack:=   -0.207

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[19]/CK               -      CK      R     (arrival)      64  0.070       -    0.027  
  count_cycle_reg[19]/Q                -      CK->Q   R     DFF_X1          3  0.070   0.112    0.139  
  inc_add_1428_40_g1194/ZN             -      A2->ZN  F     NAND2_X2        1  0.017   0.020    0.159  
  inc_add_1428_40_g1180/ZN             -      A2->ZN  R     NOR2_X4         3  0.010   0.031    0.190  
  FE_RC_3229_0/ZN                      -      A1->ZN  F     NAND4_X4        2  0.017   0.027    0.216  
  FE_OCPC1939_inc_add_1428_40_n_927/Z  -      A->Z    F     BUF_X2          8  0.017   0.040    0.256  
  inc_add_1428_40_g1106/ZN             -      A1->ZN  R     NOR2_X1         1  0.012   0.025    0.281  
  inc_add_1428_40_g1034/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.299  
  inc_add_1428_40_g966/ZN              -      A->ZN   F     XNOR2_X1        1  0.010   0.038    0.336  
  g170518/ZN                           -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.363  
  count_cycle_reg[29]/D                -      D       F     DFF_X1          1  0.007   0.000    0.363  
#----------------------------------------------------------------------------------------------------
Path 614: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[20][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.024
      Required Time:=    0.215
       Launch Clock:=    0.029
          Data Path:+    0.392
              Slack:=   -0.207

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.035    0.403  
  g185575/ZN             -      A1->ZN  F     OAI22_X1        1  0.020   0.019    0.422  
  cpuregs_reg[20][31]/D  -      D       F     DFF_X1          1  0.010   0.000    0.422  
#--------------------------------------------------------------------------------------
Path 615: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[16][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.099 (P)
            Arrival:=    0.232       -0.014

              Setup:-    0.023
      Required Time:=    0.209
       Launch Clock:=   -0.014
          Data Path:+    0.430
              Slack:=   -0.207

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163278/ZN             -      A1->ZN  F     NAND2_X4        2  0.018   0.023    0.308  
  FE_OCPC1983_n_5665/ZN  -      A->ZN   R     INV_X8         18  0.014   0.038    0.346  
  FE_OCPC1988_n_5665/Z   -      A->Z    R     BUF_X4         10  0.023   0.033    0.379  
  FE_RC_1258_0/ZN        -      A1->ZN  R     OR2_X1          1  0.014   0.025    0.404  
  FE_RC_1257_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.416  
  cpuregs_reg[16][19]/D  -      D       F     DFF_X1          1  0.006   0.000    0.416  
#--------------------------------------------------------------------------------------
Path 616: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[11][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.024
      Required Time:=    0.211
       Launch Clock:=    0.029
          Data Path:+    0.389
              Slack:=   -0.207

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.035    0.402  
  g162125/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.418  
  cpuregs_reg[11][31]/D  -      D       F     DFF_X1          1  0.009   0.000    0.418  
#--------------------------------------------------------------------------------------
Path 617: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[10][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.415
              Slack:=   -0.207

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.029    0.363  
  FE_OFC59_n_32696/ZN     -      A->ZN   R     INV_X4         13  0.019   0.034    0.397  
  g191017/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.413  
  cpuregs_reg[10][23]/D   -      D       F     DFF_X1          1  0.016   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 618: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[8][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=    0.029
          Data Path:+    0.386
              Slack:=   -0.207

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN            -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN            -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN            -      A->ZN   R     INV_X8         25  0.020   0.033    0.399  
  g174753/ZN            -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.415  
  cpuregs_reg[8][29]/D  -      D       F     DFF_X1          1  0.011   0.000    0.415  
#-------------------------------------------------------------------------------------
Path 619: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[12][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=    0.029
          Data Path:+    0.386
              Slack:=   -0.207

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.034    0.400  
  g174610/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.415  
  cpuregs_reg[12][29]/D  -      D       F     DFF_X1          1  0.011   0.000    0.415  
#--------------------------------------------------------------------------------------
Path 620: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[20][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.025
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.418
              Slack:=   -0.207

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.029    0.363  
  FE_OFC59_n_32696/ZN     -      A->ZN   R     INV_X4         13  0.019   0.034    0.397  
  g191010/ZN              -      A1->ZN  F     OAI22_X1        1  0.021   0.019    0.416  
  cpuregs_reg[20][23]/D   -      D       F     DFF_X1          1  0.010   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 621: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[29][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=    0.029
          Data Path:+    0.386
              Slack:=   -0.207

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.034    0.400  
  g174391/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.415  
  cpuregs_reg[29][29]/D  -      D       F     DFF_X1          1  0.011   0.000    0.415  
#--------------------------------------------------------------------------------------
Path 622: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[7][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.028
      Required Time:=    0.179
       Launch Clock:=    0.029
          Data Path:+    0.356
              Slack:=   -0.207

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN  -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN  -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN        -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN            -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361_dup/ZN        -      A1->ZN  R     NAND2_X4        2  0.012   0.024    0.355  
  g184369/ZN            -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.372  
  FE_RC_1864_0/ZN       -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.385  
  cpuregs_reg[7][27]/D  -      D       R     DFF_X1          1  0.008   0.000    0.385  
#-------------------------------------------------------------------------------------
Path 623: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[10][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=    0.029
          Data Path:+    0.384
              Slack:=   -0.206

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.033    0.397  
  g162089/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.413  
  cpuregs_reg[10][25]/D  -      D       F     DFF_X1          1  0.016   0.000    0.413  
#--------------------------------------------------------------------------------------
Path 624: VIOLATED (-0.206 ns) Setup Check with Pin reg_next_pc_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.111 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.029
      Required Time:=    0.119
       Launch Clock:=   -0.002
          Data Path:+    0.327
              Slack:=   -0.206

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1573_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          3  0.023   0.017    0.142  
  FE_RC_2673_0/ZN                -      A->ZN   R     INV_X2          1  0.010   0.013    0.156  
  FE_RC_2672_0/ZN                -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.170  
  FE_RC_663_0/ZN                 -      A1->ZN  R     NAND2_X4        3  0.009   0.020    0.190  
  g194024/ZN                     -      A2->ZN  F     NAND2_X4        1  0.013   0.014    0.204  
  FE_RC_933_0/ZN                 -      A1->ZN  R     NAND2_X4        2  0.009   0.015    0.220  
  FE_OCPC1334_n_35794/Z          -      A->Z    R     BUF_X2          2  0.010   0.022    0.242  
  g189327/ZN                     -      A1->ZN  F     NOR2_X1         1  0.007   0.008    0.250  
  g186951/ZN                     -      A2->ZN  R     NOR3_X1         1  0.006   0.045    0.295  
  FE_RC_1498_0/ZN                -      A->ZN   F     INV_X1          1  0.028   0.011    0.306  
  FE_RC_3335_0/ZN                -      A3->ZN  R     NAND3_X1        1  0.009   0.019    0.325  
  reg_next_pc_reg[1]/D           -      D       R     DFF_X1          1  0.011   0.000    0.325  
#----------------------------------------------------------------------------------------------
Path 625: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[14][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=    0.029
          Data Path:+    0.383
              Slack:=   -0.206

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.033    0.397  
  g161617/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.413  
  cpuregs_reg[14][25]/D  -      D       F     DFF_X1          1  0.016   0.000    0.413  
#--------------------------------------------------------------------------------------
Path 626: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[25][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=    0.029
          Data Path:+    0.384
              Slack:=   -0.206

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.034    0.398  
  g161820/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.015    0.414  
  cpuregs_reg[25][25]/D  -      D       F     DFF_X1          1  0.016   0.000    0.414  
#--------------------------------------------------------------------------------------
Path 627: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[13][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=    0.029
          Data Path:+    0.383
              Slack:=   -0.206

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.033    0.397  
  g161579/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.413  
  cpuregs_reg[13][25]/D  -      D       F     DFF_X1          1  0.016   0.000    0.413  
#--------------------------------------------------------------------------------------
Path 628: VIOLATED (-0.206 ns) Setup Check with Pin count_cycle_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.141 (P)
            Arrival:=    0.178        0.027

              Setup:-    0.023
      Required Time:=    0.155
       Launch Clock:=    0.027
          Data Path:+    0.334
              Slack:=   -0.206

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[19]/CK               -      CK      R     (arrival)      64  0.070       -    0.027  
  count_cycle_reg[19]/Q                -      CK->Q   R     DFF_X1          3  0.070   0.112    0.139  
  inc_add_1428_40_g1194/ZN             -      A2->ZN  F     NAND2_X2        1  0.017   0.020    0.159  
  inc_add_1428_40_g1180/ZN             -      A2->ZN  R     NOR2_X4         3  0.010   0.031    0.190  
  FE_RC_3229_0/ZN                      -      A1->ZN  F     NAND4_X4        2  0.017   0.027    0.216  
  FE_OCPC1939_inc_add_1428_40_n_927/Z  -      A->Z    F     BUF_X2          8  0.017   0.040    0.256  
  inc_add_1428_40_g1105/ZN             -      A1->ZN  R     NOR2_X1         1  0.012   0.024    0.281  
  inc_add_1428_40_g1030/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.016    0.297  
  inc_add_1428_40_g976/ZN              -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.335  
  g170473/ZN                           -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.361  
  count_cycle_reg[31]/D                -      D       F     DFF_X1          1  0.006   0.000    0.361  
#----------------------------------------------------------------------------------------------------
Path 629: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[9][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.024
      Required Time:=    0.209
       Launch Clock:=    0.029
          Data Path:+    0.386
              Slack:=   -0.206

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN            -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN            -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN            -      A->ZN   R     INV_X8         25  0.020   0.034    0.400  
  g162063/ZN            -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.415  
  cpuregs_reg[9][29]/D  -      D       F     DFF_X1          1  0.009   0.000    0.415  
#-------------------------------------------------------------------------------------
Path 630: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[14][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.414
              Slack:=   -0.206

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.029    0.363  
  FE_OFC59_n_32696/ZN     -      A->ZN   R     INV_X4         13  0.019   0.034    0.397  
  g191002/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.413  
  cpuregs_reg[14][23]/D   -      D       F     DFF_X1          1  0.016   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 631: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[30][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.385
              Slack:=   -0.206

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.034    0.398  
  g161992/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.414  
  cpuregs_reg[30][25]/D  -      D       F     DFF_X1          1  0.016   0.000    0.414  
#--------------------------------------------------------------------------------------
Path 632: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[29][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.025
      Required Time:=    0.214
       Launch Clock:=    0.029
          Data Path:+    0.390
              Slack:=   -0.206

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.036    0.404  
  g174387/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.420  
  cpuregs_reg[29][31]/D  -      D       F     DFF_X1          1  0.012   0.000    0.420  
#--------------------------------------------------------------------------------------
Path 633: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[26][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=    0.029
          Data Path:+    0.384
              Slack:=   -0.206

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.033    0.398  
  g161850/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.413  
  cpuregs_reg[26][25]/D  -      D       F     DFF_X1          1  0.016   0.000    0.413  
#--------------------------------------------------------------------------------------
Path 634: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[31][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.385
              Slack:=   -0.206

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.034    0.398  
  g162035/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.414  
  cpuregs_reg[31][25]/D  -      D       F     DFF_X1          1  0.015   0.000    0.414  
#--------------------------------------------------------------------------------------
Path 635: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[1][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.099 (P)
            Arrival:=    0.161       -0.014

              Setup:-    0.032
      Required Time:=    0.129
       Launch Clock:=   -0.014
          Data Path:+    0.349
              Slack:=   -0.206

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN            -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  g188899/ZN            -      A1->ZN  R     NOR2_X4         1  0.009   0.023    0.270  
  FE_OFC718_n_30495/ZN  -      A->ZN   F     INV_X4         15  0.015   0.026    0.296  
  FE_RC_1391_0/ZN       -      B1->ZN  R     OAI22_X1        1  0.016   0.039    0.335  
  cpuregs_reg[1][1]/D   -      D       R     DFF_X1          1  0.028   0.000    0.335  
#-------------------------------------------------------------------------------------
Path 636: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[20][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.178 (P)    0.112 (P)
            Arrival:=    0.215       -0.002

              Setup:-    0.030
      Required Time:=    0.185
       Launch Clock:=   -0.002
          Data Path:+    0.392
              Slack:=   -0.206

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.031    0.357  
  g162955/ZN              -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.372  
  g162232/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.390  
  cpuregs_reg[20][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 637: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[23][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.025
      Required Time:=    0.214
       Launch Clock:=    0.029
          Data Path:+    0.390
              Slack:=   -0.206

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.036    0.404  
  FE_RC_318_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.419  
  cpuregs_reg[23][31]/D  -      D       F     DFF_X1          1  0.012   0.000    0.419  
#--------------------------------------------------------------------------------------
Path 638: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[6][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.028
      Required Time:=    0.179
       Launch Clock:=    0.029
          Data Path:+    0.355
              Slack:=   -0.206

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN  -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN  -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN        -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN            -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361/ZN            -      A1->ZN  R     NAND2_X4        6  0.012   0.023    0.354  
  g184366/ZN            -      A2->ZN  F     NAND2_X1        1  0.018   0.016    0.370  
  FE_RC_507_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.384  
  cpuregs_reg[6][27]/D  -      D       R     DFF_X1          1  0.009   0.000    0.384  
#-------------------------------------------------------------------------------------
Path 639: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[14][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.027
      Required Time:=    0.212
       Launch Clock:=    0.029
          Data Path:+    0.389
              Slack:=   -0.206

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.035    0.402  
  g161624/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.418  
  cpuregs_reg[14][31]/D  -      D       F     DFF_X1          1  0.015   0.000    0.418  
#--------------------------------------------------------------------------------------
Path 640: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[28][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=    0.029
          Data Path:+    0.384
              Slack:=   -0.206

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.033    0.397  
  g161910/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.413  
  cpuregs_reg[28][25]/D  -      D       F     DFF_X1          1  0.017   0.000    0.413  
#--------------------------------------------------------------------------------------
Path 641: VIOLATED (-0.206 ns) Setup Check with Pin count_cycle_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.141 (P)
            Arrival:=    0.179        0.027

              Setup:-    0.023
      Required Time:=    0.155
       Launch Clock:=    0.027
          Data Path:+    0.334
              Slack:=   -0.206

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[19]/CK               -      CK      R     (arrival)      64  0.070       -    0.027  
  count_cycle_reg[19]/Q                -      CK->Q   R     DFF_X1          3  0.070   0.112    0.139  
  inc_add_1428_40_g1194/ZN             -      A2->ZN  F     NAND2_X2        1  0.017   0.020    0.159  
  inc_add_1428_40_g1180/ZN             -      A2->ZN  R     NOR2_X4         3  0.010   0.031    0.190  
  FE_RC_3229_0/ZN                      -      A1->ZN  F     NAND4_X4        2  0.017   0.027    0.216  
  FE_OCPC1939_inc_add_1428_40_n_927/Z  -      A->Z    F     BUF_X2          8  0.017   0.040    0.256  
  inc_add_1428_40_g1092/ZN             -      A1->ZN  R     NOR2_X1         1  0.012   0.024    0.281  
  inc_add_1428_40_g1043/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.298  
  inc_add_1428_40_g978/ZN              -      A->ZN   F     XNOR2_X1        1  0.010   0.038    0.335  
  g170501/ZN                           -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.361  
  count_cycle_reg[26]/D                -      D       F     DFF_X1          1  0.007   0.000    0.361  
#----------------------------------------------------------------------------------------------------
Path 642: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[17][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.025
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.385
              Slack:=   -0.205

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.034    0.398  
  g161700/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.414  
  cpuregs_reg[17][25]/D  -      D       F     DFF_X1          1  0.011   0.000    0.414  
#--------------------------------------------------------------------------------------
Path 643: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[4][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.231       -0.014

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=   -0.014
          Data Path:+    0.420
              Slack:=   -0.205

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN    -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN              -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903/ZN           -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g186661/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.280  
  FE_OCPC1401_n_27819/ZN  -      A->ZN   R     INV_X8          3  0.009   0.020    0.299  
  FE_OCPC1404_n_27819/ZN  -      A->ZN   F     INV_X8          7  0.012   0.014    0.314  
  FE_OCPC1991_n_27819/ZN  -      A->ZN   R     INV_X8         15  0.008   0.024    0.338  
  FE_OCPC1996_n_27819/ZN  -      A->ZN   F     INV_X2          2  0.016   0.016    0.354  
  FE_OCPC2003_n_27819/ZN  -      A->ZN   R     INV_X4          6  0.009   0.018    0.372  
  g161327/ZN              -      A2->ZN  F     NAND2_X1        1  0.011   0.014    0.386  
  g160842/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.406  
  cpuregs_reg[4][9]/D     -      D       R     DFF_X1          1  0.017   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 644: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[15][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.026
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.414
              Slack:=   -0.205

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.029    0.363  
  FE_OFC59_n_32696/ZN     -      A->ZN   R     INV_X4         13  0.019   0.034    0.396  
  g190996/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.412  
  cpuregs_reg[15][23]/D   -      D       F     DFF_X1          1  0.013   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 645: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[29][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=    0.029
          Data Path:+    0.385
              Slack:=   -0.205

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.034    0.398  
  g174379/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.414  
  cpuregs_reg[29][25]/D  -      D       F     DFF_X1          1  0.012   0.000    0.414  
#--------------------------------------------------------------------------------------
Path 646: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[18][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.099 (P)
            Arrival:=    0.236       -0.014

              Setup:-    0.030
      Required Time:=    0.206
       Launch Clock:=   -0.014
          Data Path:+    0.425
              Slack:=   -0.205

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK          -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN          -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN                   -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN                   -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN                   -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN                   -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN                   -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN              -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3230_0_dup/ZN          -      A1->ZN  F     NAND3_X2        1  0.013   0.024    0.265  
  FE_OCPC1966_n_5663/ZN        -      A->ZN   R     INV_X4          4  0.015   0.027    0.292  
  FE_OCPC2027_n_5663/ZN        -      A->ZN   F     INV_X4          5  0.015   0.017    0.309  
  FE_OCPC2030_n_5663/Z         -      A->Z    F     BUF_X2          5  0.009   0.039    0.348  
  FE_OCPC36099_FE_RN_1568_0/Z  -      A->Z    F     BUF_X4          4  0.014   0.032    0.381  
  FE_RC_382_0/ZN               -      B2->ZN  R     OAI21_X1        1  0.008   0.030    0.411  
  cpuregs_reg[18][23]/D        -      D       R     DFF_X1          1  0.017   0.000    0.411  
#--------------------------------------------------------------------------------------------
Path 647: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[11][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.024
      Required Time:=    0.210
       Launch Clock:=    0.029
          Data Path:+    0.385
              Slack:=   -0.205

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN             -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180231/ZN             -      A->ZN   R     INV_X8         25  0.020   0.033    0.399  
  g162123/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.415  
  cpuregs_reg[11][29]/D  -      D       F     DFF_X1          1  0.009   0.000    0.415  
#--------------------------------------------------------------------------------------
Path 648: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[3][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.028
      Required Time:=    0.178
       Launch Clock:=    0.029
          Data Path:+    0.354
              Slack:=   -0.205

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN  -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN  -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN        -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN            -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361/ZN            -      A1->ZN  R     NAND2_X4        6  0.012   0.024    0.355  
  g184364/ZN            -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.370  
  FE_RC_1309_0/ZN       -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.383  
  cpuregs_reg[3][27]/D  -      D       R     DFF_X1          1  0.009   0.000    0.383  
#-------------------------------------------------------------------------------------
Path 649: VIOLATED (-0.205 ns) Setup Check with Pin count_cycle_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.141 (P)
            Arrival:=    0.179        0.027

              Setup:-    0.023
      Required Time:=    0.156
       Launch Clock:=    0.027
          Data Path:+    0.333
              Slack:=   -0.205

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[19]/CK               -      CK      R     (arrival)      64  0.070       -    0.027  
  count_cycle_reg[19]/Q                -      CK->Q   R     DFF_X1          3  0.070   0.112    0.139  
  inc_add_1428_40_g1194/ZN             -      A2->ZN  F     NAND2_X2        1  0.017   0.020    0.159  
  inc_add_1428_40_g1180/ZN             -      A2->ZN  R     NOR2_X4         3  0.010   0.031    0.190  
  FE_RC_3229_0/ZN                      -      A1->ZN  F     NAND4_X4        2  0.017   0.027    0.216  
  FE_OCPC1939_inc_add_1428_40_n_927/Z  -      A->Z    F     BUF_X2          8  0.017   0.040    0.256  
  inc_add_1428_40_g1111/ZN             -      A1->ZN  R     NOR2_X1         1  0.012   0.024    0.280  
  inc_add_1428_40_g1033/ZN             -      A2->ZN  F     NAND2_X1        1  0.015   0.016    0.297  
  inc_add_1428_40_g977/ZN              -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.334  
  g170506/ZN                           -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.360  
  count_cycle_reg[30]/D                -      D       F     DFF_X1          1  0.007   0.000    0.360  
#----------------------------------------------------------------------------------------------------
Path 650: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[27][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.384
              Slack:=   -0.205

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.033    0.397  
  g161880/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.413  
  cpuregs_reg[27][25]/D  -      D       F     DFF_X1          1  0.015   0.000    0.413  
#--------------------------------------------------------------------------------------
Path 651: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[13][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.027
      Required Time:=    0.212
       Launch Clock:=    0.029
          Data Path:+    0.388
              Slack:=   -0.205

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.033    0.401  
  g161587/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.417  
  cpuregs_reg[13][31]/D  -      D       F     DFF_X1          1  0.016   0.000    0.417  
#--------------------------------------------------------------------------------------
Path 652: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[22][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.034
      Required Time:=    0.199
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.205

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185428/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.319  
  g185427/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.346  
  g185432/ZN              -      A->ZN   F     INV_X8         25  0.021   0.021    0.368  
  g162266/ZN              -      A2->ZN  R     OAI22_X1        1  0.012   0.036    0.404  
  cpuregs_reg[22][20]/D   -      D       R     DFF_X1          1  0.032   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 653: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[4][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=   -0.002
          Data Path:+    0.391
              Slack:=   -0.205

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.357  
  g186422/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.377  
  FE_RC_2053_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.389  
  cpuregs_reg[4][21]/D    -      D       F     DFF_X1          1  0.006   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 654: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[23][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=    0.029
          Data Path:+    0.385
              Slack:=   -0.205

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.034    0.398  
  FE_RC_308_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.414  
  cpuregs_reg[23][25]/D  -      D       F     DFF_X1          1  0.012   0.000    0.414  
#--------------------------------------------------------------------------------------
Path 655: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[28][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.178 (P)    0.112 (P)
            Arrival:=    0.215       -0.002

              Setup:-    0.030
      Required Time:=    0.185
       Launch Clock:=   -0.002
          Data Path:+    0.391
              Slack:=   -0.205

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK         -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q          -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN   -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN     -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN     -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN     -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN     -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN   -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN               -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260_dup/ZN  -      A->ZN   R     INV_X8         15  0.016   0.029    0.355  
  g162745/ZN               -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.371  
  g161901/ZN               -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.389  
  cpuregs_reg[28][16]/D    -      D       R     DFF_X1          1  0.017   0.000    0.389  
#----------------------------------------------------------------------------------------
Path 656: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[31][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.112 (P)
            Arrival:=    0.230       -0.002

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.205

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z    -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z  -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN   -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN             -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z    -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN             -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.287  
  FE_OCPC2034_n_22328/Z  -      A->Z    R     BUF_X4          9  0.036   0.038    0.325  
  FE_OCPC2035_n_22328/Z  -      A->Z    R     BUF_X2          8  0.017   0.043    0.368  
  g163014/ZN             -      A2->ZN  F     NAND2_X1        1  0.024   0.017    0.385  
  g162308/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.404  
  cpuregs_reg[31][0]/D   -      D       R     DFF_X1          1  0.017   0.000    0.404  
#--------------------------------------------------------------------------------------
Path 657: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[22][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.033
      Required Time:=    0.203
       Launch Clock:=    0.029
          Data Path:+    0.378
              Slack:=   -0.205

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g180280/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.326  
  g180279/ZN             -      A1->ZN  R     NAND2_X4        7  0.010   0.034    0.360  
  g180285/ZN             -      A->ZN   F     INV_X8         25  0.026   0.021    0.381  
  g186357/ZN             -      A1->ZN  R     OAI22_X1        1  0.012   0.026    0.407  
  cpuregs_reg[22][25]/D  -      D       R     DFF_X1          1  0.028   0.000    0.407  
#--------------------------------------------------------------------------------------
Path 658: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[18][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.024
      Required Time:=    0.215
       Launch Clock:=    0.029
          Data Path:+    0.390
              Slack:=   -0.204

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.036    0.404  
  FE_RC_999_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.419  
  cpuregs_reg[18][31]/D  -      D       F     DFF_X1          1  0.009   0.000    0.419  
#--------------------------------------------------------------------------------------
Path 659: VIOLATED (-0.204 ns) Setup Check with Pin count_cycle_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.141 (P)
            Arrival:=    0.179        0.027

              Setup:-    0.023
      Required Time:=    0.156
       Launch Clock:=    0.027
          Data Path:+    0.333
              Slack:=   -0.204

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[19]/CK               -      CK      R     (arrival)      64  0.070       -    0.027  
  count_cycle_reg[19]/Q                -      CK->Q   R     DFF_X1          3  0.070   0.112    0.139  
  inc_add_1428_40_g1194/ZN             -      A2->ZN  F     NAND2_X2        1  0.017   0.020    0.159  
  inc_add_1428_40_g1180/ZN             -      A2->ZN  R     NOR2_X4         3  0.010   0.031    0.190  
  FE_RC_3229_0/ZN                      -      A1->ZN  F     NAND4_X4        2  0.017   0.027    0.216  
  FE_OCPC1939_inc_add_1428_40_n_927/Z  -      A->Z    F     BUF_X2          8  0.017   0.040    0.256  
  inc_add_1428_40_g1094/ZN             -      A1->ZN  R     NOR2_X1         1  0.012   0.024    0.281  
  inc_add_1428_40_g1042/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.297  
  inc_add_1428_40_g975/ZN              -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.335  
  g170499/ZN                           -      A1->ZN  F     AND2_X2         1  0.009   0.025    0.360  
  count_cycle_reg[28]/D                -      D       F     DFF_X1          1  0.007   0.000    0.360  
#----------------------------------------------------------------------------------------------------
Path 660: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[9][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.024
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.415
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.029    0.363  
  FE_OFC59_n_32696/ZN     -      A->ZN   R     INV_X4         13  0.019   0.034    0.397  
  g190998/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.413  
  cpuregs_reg[9][23]/D    -      D       F     DFF_X1          1  0.009   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 661: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[13][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.027
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.415
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.029    0.363  
  FE_OFC59_n_32696/ZN     -      A->ZN   R     INV_X4         13  0.019   0.034    0.397  
  g191018/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.413  
  cpuregs_reg[13][23]/D   -      D       F     DFF_X1          1  0.016   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 662: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[18][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.112 (P)
            Arrival:=    0.160       -0.002

              Setup:-    0.032
      Required Time:=    0.128
       Launch Clock:=   -0.002
          Data Path:+    0.334
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_stalu_reg/CK    -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q     -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z     -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z   -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN    -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN              -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z     -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN              -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.287  
  FE_OCPC2033_n_22328/ZN  -      A->ZN   F     INV_X4          8  0.036   0.019    0.305  
  g162309/ZN              -      A1->ZN  R     OAI22_X1        1  0.013   0.027    0.332  
  cpuregs_reg[18][0]/D    -      D       R     DFF_X1          1  0.028   0.000    0.332  
#---------------------------------------------------------------------------------------
Path 663: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[22][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.024
      Required Time:=    0.215
       Launch Clock:=    0.029
          Data Path:+    0.390
              Slack:=   -0.204

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.035    0.403  
  FE_RC_354_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.419  
  cpuregs_reg[22][31]/D  -      D       F     DFF_X1          1  0.009   0.000    0.419  
#--------------------------------------------------------------------------------------
Path 664: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[9][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.030
      Required Time:=    0.203
       Launch Clock:=    0.029
          Data Path:+    0.378
              Slack:=   -0.204

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN  -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g180280/ZN            -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.326  
  g180279/ZN            -      A1->ZN  R     NAND2_X4        7  0.010   0.034    0.360  
  g180285/ZN            -      A->ZN   F     INV_X8         25  0.026   0.021    0.382  
  g162060/ZN            -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.407  
  cpuregs_reg[9][25]/D  -      D       R     DFF_X1          1  0.016   0.000    0.407  
#-------------------------------------------------------------------------------------
Path 665: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[20][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.124 (P)    0.112 (P)
            Arrival:=    0.160       -0.002

              Setup:-    0.032
      Required Time:=    0.128
       Launch Clock:=   -0.002
          Data Path:+    0.334
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_stalu_reg/CK    -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q     -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z     -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z   -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN    -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN              -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z     -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN              -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.287  
  FE_OCPC2033_n_22328/ZN  -      A->ZN   F     INV_X4          8  0.036   0.019    0.305  
  g189209/ZN              -      A1->ZN  R     OAI22_X1        1  0.013   0.027    0.332  
  cpuregs_reg[20][0]/D    -      D       R     DFF_X1          1  0.028   0.000    0.332  
#---------------------------------------------------------------------------------------
Path 666: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[22][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.033
      Required Time:=    0.201
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g185368/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.325  
  g193833/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.353  
  g185370/ZN              -      A->ZN   F     INV_X8         25  0.020   0.020    0.374  
  g186360/ZN              -      A2->ZN  R     OAI22_X1        1  0.012   0.032    0.405  
  cpuregs_reg[22][28]/D   -      D       R     DFF_X1          1  0.028   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 667: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[5][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=   -0.002
          Data Path:+    0.390
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.358  
  g185375/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.375  
  FE_RC_477_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.388  
  cpuregs_reg[5][28]/D    -      D       F     DFF_X1          1  0.007   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 668: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[5][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.143 (P)
            Arrival:=    0.207        0.029

              Setup:-    0.028
      Required Time:=    0.179
       Launch Clock:=    0.029
          Data Path:+    0.354
              Slack:=   -0.204

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN  -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN  -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN        -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN            -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361/ZN            -      A1->ZN  R     NAND2_X4        6  0.012   0.023    0.354  
  g184360/ZN            -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.369  
  FE_RC_567_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.383  
  cpuregs_reg[5][27]/D  -      D       R     DFF_X1          1  0.009   0.000    0.383  
#-------------------------------------------------------------------------------------
Path 669: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[21][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=    0.029
          Data Path:+    0.384
              Slack:=   -0.204

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.033    0.398  
  g192897/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.015    0.413  
  cpuregs_reg[21][25]/D  -      D       F     DFF_X1          1  0.010   0.000    0.413  
#--------------------------------------------------------------------------------------
Path 670: VIOLATED (-0.204 ns) Setup Check with Pin count_instr_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.170 (P)
            Arrival:=    0.177        0.057

              Setup:-    0.030
      Required Time:=    0.147
       Launch Clock:=    0.057
          Data Path:+    0.294
              Slack:=   -0.204

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_instr_reg[20]/CK                -      CK      R     (arrival)      68  0.070       -    0.057  
  count_instr_reg[20]/Q                 -      CK->Q   R     DFF_X1          3  0.070   0.111    0.168  
  inc_add_1559_34_g1223/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.019    0.187  
  FE_RC_3168_0/ZN                       -      A->ZN   R     INV_X2          1  0.011   0.018    0.205  
  FE_RC_3167_0/ZN                       -      A1->ZN  F     NAND3_X4        3  0.010   0.021    0.226  
  FE_OCPC1899_inc_add_1559_34_n_927/Z   -      A->Z    F     BUF_X2          7  0.013   0.036    0.262  
  FE_OCPC1958_inc_add_1559_34_n_927/ZN  -      A->ZN   R     INV_X1          1  0.010   0.014    0.275  
  inc_add_1559_34_g1029/ZN              -      A2->ZN  F     NAND2_X1        1  0.007   0.015    0.290  
  g186628/ZN                            -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.327  
  g166867/ZN                            -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.351  
  count_instr_reg[24]/D                 -      D       R     DFF_X1          1  0.016   0.000    0.351  
#-----------------------------------------------------------------------------------------------------
Path 671: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[24][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.030    0.363  
  FE_OFC60_n_32696/ZN     -      A->ZN   R     INV_X4         12  0.019   0.031    0.394  
  g191003/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.410  
  cpuregs_reg[24][23]/D   -      D       F     DFF_X1          1  0.016   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 672: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[17][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.031
      Required Time:=    0.203
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.305  
  g186349/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.324  
  g190992/ZN              -      A1->ZN  R     NAND2_X4        8  0.010   0.035    0.359  
  FE_OFC60_n_32696/ZN     -      A->ZN   F     INV_X4         12  0.026   0.020    0.379  
  g191019/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.027    0.406  
  cpuregs_reg[17][23]/D   -      D       R     DFF_X1          1  0.018   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 673: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[22][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.143 (P)
            Arrival:=    0.238        0.029

              Setup:-    0.033
      Required Time:=    0.205
       Launch Clock:=    0.029
          Data Path:+    0.379
              Slack:=   -0.203

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.308  
  g185358/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.327  
  g193832/ZN              -      A1->ZN  R     NAND2_X4        5  0.010   0.026    0.353  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   F     INV_X8         21  0.020   0.023    0.376  
  g186359/ZN              -      A2->ZN  R     OAI22_X1        1  0.014   0.033    0.409  
  cpuregs_reg[22][26]/D   -      D       R     DFF_X1          1  0.029   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 674: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[5][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=   -0.002
          Data Path:+    0.389
              Slack:=   -0.203

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.358  
  g186415/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.375  
  FE_RC_1367_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.387  
  cpuregs_reg[5][21]/D    -      D       F     DFF_X1          1  0.006   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 675: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[1][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.024
      Required Time:=    0.215
       Launch Clock:=    0.029
          Data Path:+    0.389
              Slack:=   -0.203

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN            -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN  -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN            -      A->ZN   R     INV_X8         25  0.024   0.035    0.402  
  g161675/ZN            -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.418  
  cpuregs_reg[1][31]/D  -      D       F     DFF_X1          1  0.009   0.000    0.418  
#-------------------------------------------------------------------------------------
Path 676: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[11][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.024
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.414
              Slack:=   -0.203

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.029    0.363  
  FE_OFC59_n_32696/ZN     -      A->ZN   R     INV_X4         13  0.019   0.034    0.396  
  g191015/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.412  
  cpuregs_reg[11][23]/D   -      D       F     DFF_X1          1  0.009   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 677: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[12][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.025
      Required Time:=    0.214
       Launch Clock:=    0.029
          Data Path:+    0.388
              Slack:=   -0.203

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.034    0.401  
  g174600/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.417  
  cpuregs_reg[12][31]/D  -      D       F     DFF_X1          1  0.011   0.000    0.417  
#--------------------------------------------------------------------------------------
Path 678: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[19][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.025
      Required Time:=    0.214
       Launch Clock:=    0.029
          Data Path:+    0.388
              Slack:=   -0.203

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN   -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN             -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN   -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN             -      A->ZN   R     INV_X8         25  0.024   0.034    0.401  
  g161736/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.417  
  cpuregs_reg[19][31]/D  -      D       F     DFF_X1          1  0.011   0.000    0.417  
#--------------------------------------------------------------------------------------
Path 679: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[10][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.025
      Required Time:=    0.211
       Launch Clock:=   -0.002
          Data Path:+    0.416
              Slack:=   -0.203

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.027    0.374  
  g162801/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.022    0.396  
  g162078/ZN              -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.414  
  cpuregs_reg[10][14]/D   -      D       F     DFF_X1          1  0.011   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 680: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[6][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.112 (P)
            Arrival:=    0.207       -0.002

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=   -0.002
          Data Path:+    0.389
              Slack:=   -0.203

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.358  
  g185366/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.375  
  FE_RC_1319_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.387  
  cpuregs_reg[6][28]/D    -      D       F     DFF_X1          1  0.006   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 681: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[12][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.030
      Required Time:=    0.205
       Launch Clock:=    0.029
          Data Path:+    0.378
              Slack:=   -0.203

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g180280/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.326  
  g180279/ZN             -      A1->ZN  R     NAND2_X4        7  0.010   0.034    0.360  
  g180285/ZN             -      A->ZN   F     INV_X8         25  0.026   0.020    0.381  
  g174591/ZN             -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.407  
  cpuregs_reg[12][25]/D  -      D       R     DFF_X1          1  0.018   0.000    0.407  
#--------------------------------------------------------------------------------------
Path 682: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[19][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.025
      Required Time:=    0.211
       Launch Clock:=   -0.002
          Data Path:+    0.416
              Slack:=   -0.203

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.029    0.363  
  FE_OFC59_n_32696/ZN     -      A->ZN   R     INV_X4         13  0.019   0.034    0.397  
  FE_RC_373_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.021   0.017    0.414  
  cpuregs_reg[19][23]/D   -      D       F     DFF_X1          1  0.011   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 683: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[19][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.143 (P)
            Arrival:=    0.236        0.029

              Setup:-    0.025
      Required Time:=    0.211
       Launch Clock:=    0.029
          Data Path:+    0.385
              Slack:=   -0.203

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.034    0.398  
  g161730/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.414  
  cpuregs_reg[19][25]/D  -      D       F     DFF_X1          1  0.011   0.000    0.414  
#--------------------------------------------------------------------------------------
Path 684: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[12][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.025
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.415
              Slack:=   -0.203

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.029    0.363  
  FE_OFC59_n_32696/ZN     -      A->ZN   R     INV_X4         13  0.019   0.034    0.397  
  g191004/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.413  
  cpuregs_reg[12][23]/D   -      D       F     DFF_X1          1  0.012   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 685: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[8][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.152 (P)    0.099 (P)
            Arrival:=    0.188       -0.014

              Setup:-    0.030
      Required Time:=    0.159
       Launch Clock:=   -0.014
          Data Path:+    0.375
              Slack:=   -0.203

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g189523/ZN              -      A->ZN   R     INV_X1          1  0.010   0.027    0.280  
  g189522/ZN              -      A1->ZN  F     NAND2_X4        3  0.019   0.025    0.306  
  FE_OCPC2069_n_31200/ZN  -      A->ZN   R     INV_X8         12  0.018   0.024    0.330  
  g162760/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.343  
  g161933/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.361  
  cpuregs_reg[8][4]/D     -      D       R     DFF_X1          1  0.016   0.000    0.361  
#---------------------------------------------------------------------------------------
Path 686: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[1][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.024
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.414
              Slack:=   -0.203

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.029    0.363  
  FE_OFC59_n_32696/ZN     -      A->ZN   R     INV_X4         13  0.019   0.034    0.397  
  g191011/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.413  
  cpuregs_reg[1][23]/D    -      D       F     DFF_X1          1  0.009   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 687: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[15][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.143 (P)
            Arrival:=    0.236        0.029

              Setup:-    0.026
      Required Time:=    0.210
       Launch Clock:=    0.029
          Data Path:+    0.383
              Slack:=   -0.202

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN             -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN             -      A->ZN   R     INV_X8         25  0.019   0.032    0.397  
  g161656/ZN             -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.412  
  cpuregs_reg[15][25]/D  -      D       F     DFF_X1          1  0.013   0.000    0.412  
#--------------------------------------------------------------------------------------
Path 688: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[8][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.025
      Required Time:=    0.211
       Launch Clock:=   -0.002
          Data Path:+    0.415
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.029    0.363  
  FE_OFC59_n_32696/ZN     -      A->ZN   R     INV_X4         13  0.019   0.034    0.397  
  g191013/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.413  
  cpuregs_reg[8][23]/D    -      D       F     DFF_X1          1  0.012   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 689: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[18][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.099 (P)
            Arrival:=    0.236       -0.014

              Setup:-    0.033
      Required Time:=    0.203
       Launch Clock:=   -0.014
          Data Path:+    0.420
              Slack:=   -0.202

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK          -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN          -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN                   -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN                   -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN                   -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN                   -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN                   -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN              -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3230_0_dup/ZN          -      A1->ZN  F     NAND3_X2        1  0.013   0.024    0.265  
  FE_OCPC1966_n_5663/ZN        -      A->ZN   R     INV_X4          4  0.015   0.027    0.292  
  FE_OCPC2027_n_5663/ZN        -      A->ZN   F     INV_X4          5  0.015   0.017    0.309  
  FE_OCPC2030_n_5663/Z         -      A->Z    F     BUF_X2          5  0.009   0.039    0.348  
  FE_OCPC36099_FE_RN_1568_0/Z  -      A->Z    F     BUF_X4          4  0.014   0.032    0.381  
  g162210/ZN                   -      A1->ZN  R     OAI22_X1        1  0.008   0.025    0.406  
  cpuregs_reg[18][24]/D        -      D       R     DFF_X1          1  0.028   0.000    0.406  
#--------------------------------------------------------------------------------------------
Path 690: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[20][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.030
      Required Time:=    0.205
       Launch Clock:=    0.029
          Data Path:+    0.378
              Slack:=   -0.202

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g180280/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.326  
  g180279/ZN             -      A1->ZN  R     NAND2_X4        7  0.010   0.034    0.360  
  g180285/ZN             -      A->ZN   F     INV_X8         25  0.026   0.020    0.381  
  FE_RC_1031_0/ZN        -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.407  
  cpuregs_reg[20][25]/D  -      D       R     DFF_X1          1  0.017   0.000    0.407  
#--------------------------------------------------------------------------------------
Path 691: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[26][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.030    0.363  
  FE_OFC60_n_32696/ZN     -      A->ZN   R     INV_X4         12  0.019   0.031    0.394  
  g191014/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.409  
  cpuregs_reg[26][23]/D   -      D       F     DFF_X1          1  0.016   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 692: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[5][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.176 (P)    0.112 (P)
            Arrival:=    0.213       -0.002

              Setup:-    0.028
      Required Time:=    0.184
       Launch Clock:=   -0.002
          Data Path:+    0.388
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.031    0.357  
  g161424/ZN              -      A1->ZN  F     NAND2_X1        1  0.017   0.016    0.373  
  FE_RC_524_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.387  
  cpuregs_reg[5][16]/D    -      D       R     DFF_X1          1  0.009   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 693: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[16][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.099 (P)
            Arrival:=    0.237       -0.014

              Setup:-    0.023
      Required Time:=    0.213
       Launch Clock:=   -0.014
          Data Path:+    0.430
              Slack:=   -0.202

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163278/ZN             -      A1->ZN  F     NAND2_X4        2  0.018   0.023    0.308  
  FE_OCPC1983_n_5665/ZN  -      A->ZN   R     INV_X8         18  0.014   0.038    0.346  
  FE_OCPC1988_n_5665/Z   -      A->Z    R     BUF_X4         10  0.023   0.033    0.379  
  FE_RC_1958_0/ZN        -      A1->ZN  R     OR2_X1          1  0.014   0.025    0.404  
  FE_RC_1957_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.416  
  cpuregs_reg[16][14]/D  -      D       F     DFF_X1          1  0.006   0.000    0.416  
#--------------------------------------------------------------------------------------
Path 694: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[27][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.024
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.414
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.026    0.373  
  g162728/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.394  
  g179953/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.412  
  cpuregs_reg[27][14]/D   -      D       F     DFF_X1          1  0.008   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 695: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[14][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.025
      Required Time:=    0.212
       Launch Clock:=   -0.002
          Data Path:+    0.416
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.028    0.375  
  g162833/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.396  
  g161602/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.414  
  cpuregs_reg[14][14]/D   -      D       F     DFF_X1          1  0.010   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 696: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[8][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.143 (P)
            Arrival:=    0.236        0.029

              Setup:-    0.025
      Required Time:=    0.211
       Launch Clock:=    0.029
          Data Path:+    0.384
              Slack:=   -0.202

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN            -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN            -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180285/ZN            -      A->ZN   R     INV_X8         25  0.019   0.033    0.397  
  g174727/ZN            -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.413  
  cpuregs_reg[8][25]/D  -      D       F     DFF_X1          1  0.012   0.000    0.413  
#-------------------------------------------------------------------------------------
Path 697: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[16][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.030    0.363  
  FE_OFC60_n_32696/ZN     -      A->ZN   R     INV_X4         12  0.019   0.031    0.394  
  FE_RC_1704_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.410  
  cpuregs_reg[16][23]/D   -      D       F     DFF_X1          1  0.015   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 698: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[19][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.024
      Required Time:=    0.212
       Launch Clock:=   -0.002
          Data Path:+    0.416
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.028    0.375  
  g162938/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.022    0.396  
  g161719/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.414  
  cpuregs_reg[19][14]/D   -      D       F     DFF_X1          1  0.010   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 699: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[10][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.035    0.394  
  g162085/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.409  
  cpuregs_reg[10][21]/D   -      D       F     DFF_X1          1  0.016   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 700: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[8][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.025
      Required Time:=    0.214
       Launch Clock:=    0.029
          Data Path:+    0.387
              Slack:=   -0.202

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN            -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN  -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN            -      A->ZN   R     INV_X8         25  0.024   0.033    0.401  
  g174743/ZN            -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.416  
  cpuregs_reg[8][31]/D  -      D       F     DFF_X1          1  0.011   0.000    0.416  
#-------------------------------------------------------------------------------------
Path 701: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[13][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.024
      Required Time:=    0.212
       Launch Clock:=   -0.002
          Data Path:+    0.416
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.028    0.375  
  g162637/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.396  
  g161568/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.414  
  cpuregs_reg[13][14]/D   -      D       F     DFF_X1          1  0.009   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 702: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[14][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.035    0.394  
  g161612/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.409  
  cpuregs_reg[14][21]/D   -      D       F     DFF_X1          1  0.015   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 703: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[25][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.177 (P)    0.112 (P)
            Arrival:=    0.214       -0.002

              Setup:-    0.024
      Required Time:=    0.190
       Launch Clock:=   -0.002
          Data Path:+    0.393
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.017    0.357  
  g162679/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.374  
  g161805/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.391  
  cpuregs_reg[25][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 704: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[25][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.030    0.363  
  FE_OFC60_n_32696/ZN     -      A->ZN   R     INV_X4         12  0.019   0.031    0.394  
  g191001/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.410  
  cpuregs_reg[25][23]/D   -      D       F     DFF_X1          1  0.016   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 705: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[30][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.030    0.363  
  FE_OFC60_n_32696/ZN     -      A->ZN   R     INV_X4         12  0.019   0.031    0.394  
  g190997/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.410  
  cpuregs_reg[30][23]/D   -      D       F     DFF_X1          1  0.016   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 706: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[22][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.413
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.025    0.372  
  g162983/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.394  
  g162260/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.411  
  cpuregs_reg[22][14]/D   -      D       F     DFF_X1          1  0.011   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 707: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[31][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.030    0.363  
  FE_OFC60_n_32696/ZN     -      A->ZN   R     INV_X4         12  0.019   0.031    0.395  
  g191016/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.410  
  cpuregs_reg[31][23]/D   -      D       F     DFF_X1          1  0.015   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 708: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[11][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.025
      Required Time:=    0.211
       Launch Clock:=   -0.002
          Data Path:+    0.415
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.027    0.374  
  g162817/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.395  
  g162109/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.413  
  cpuregs_reg[11][14]/D   -      D       F     DFF_X1          1  0.011   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 709: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[22][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.030
      Required Time:=    0.205
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.305  
  g186349/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.324  
  g190992/ZN              -      A1->ZN  R     NAND2_X4        8  0.010   0.034    0.359  
  FE_OFC59_n_32696/ZN     -      A->ZN   F     INV_X4         13  0.026   0.021    0.379  
  FE_RC_1747_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.406  
  cpuregs_reg[22][23]/D   -      D       R     DFF_X1          1  0.018   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 710: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[20][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.025
      Required Time:=    0.212
       Launch Clock:=   -0.002
          Data Path:+    0.415
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.028    0.375  
  g162953/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.396  
  g162230/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.414  
  cpuregs_reg[20][14]/D   -      D       F     DFF_X1          1  0.010   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 711: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[11][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.030
      Required Time:=    0.205
       Launch Clock:=    0.029
          Data Path:+    0.377
              Slack:=   -0.202

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN   -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN   -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN   -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g180280/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.326  
  g180279/ZN             -      A1->ZN  R     NAND2_X4        7  0.010   0.034    0.360  
  g180285/ZN             -      A->ZN   F     INV_X8         25  0.026   0.021    0.381  
  g162119/ZN             -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.407  
  cpuregs_reg[11][25]/D  -      D       R     DFF_X1          1  0.016   0.000    0.407  
#--------------------------------------------------------------------------------------
Path 712: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[5][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=   -0.002
          Data Path:+    0.404
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.040    0.365  
  g161416/ZN              -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.382  
  g160753/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.402  
  cpuregs_reg[5][8]/D     -      D       R     DFF_X1          1  0.018   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 713: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[1][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.030
      Required Time:=    0.205
       Launch Clock:=    0.029
          Data Path:+    0.377
              Slack:=   -0.202

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN  -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g180280/ZN            -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.326  
  g180279/ZN            -      A1->ZN  R     NAND2_X4        7  0.010   0.034    0.360  
  g180285/ZN            -      A->ZN   F     INV_X8         25  0.026   0.021    0.381  
  g181859/ZN            -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.407  
  cpuregs_reg[1][25]/D  -      D       R     DFF_X1          1  0.017   0.000    0.407  
#-------------------------------------------------------------------------------------
Path 714: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[28][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.030    0.363  
  FE_OFC60_n_32696/ZN     -      A->ZN   R     INV_X4         12  0.019   0.031    0.394  
  g190999/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.409  
  cpuregs_reg[28][23]/D   -      D       F     DFF_X1          1  0.017   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 715: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[18][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.175 (P)    0.112 (P)
            Arrival:=    0.212       -0.002

              Setup:-    0.028
      Required Time:=    0.184
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.202

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK         -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q          -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN   -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN     -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN     -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN     -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN     -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN   -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN               -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260_dup/ZN  -      A->ZN   R     INV_X8         15  0.016   0.030    0.356  
  g162925/ZN               -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.372  
  FE_RC_3459_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.385  
  cpuregs_reg[18][16]/D    -      D       R     DFF_X1          1  0.008   0.000    0.385  
#----------------------------------------------------------------------------------------
Path 716: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[16][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.099 (P)
            Arrival:=    0.237       -0.014

              Setup:-    0.023
      Required Time:=    0.214
       Launch Clock:=   -0.014
          Data Path:+    0.429
              Slack:=   -0.201

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163278/ZN             -      A1->ZN  F     NAND2_X4        2  0.018   0.023    0.308  
  FE_OCPC1983_n_5665/ZN  -      A->ZN   R     INV_X8         18  0.014   0.038    0.346  
  FE_OCPC1988_n_5665/Z   -      A->Z    R     BUF_X4         10  0.023   0.033    0.378  
  FE_RC_347_0/ZN         -      A1->ZN  R     OR2_X1          1  0.014   0.025    0.403  
  FE_RC_346_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.415  
  cpuregs_reg[16][11]/D  -      D       F     DFF_X1          1  0.006   0.000    0.415  
#--------------------------------------------------------------------------------------
Path 717: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[19][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.175 (P)    0.112 (P)
            Arrival:=    0.212       -0.002

              Setup:-    0.028
      Required Time:=    0.184
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.201

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK         -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q          -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN   -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN     -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN     -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN     -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN     -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN   -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN               -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260_dup/ZN  -      A->ZN   R     INV_X8         15  0.016   0.030    0.356  
  g162940/ZN               -      A2->ZN  F     NAND2_X1        1  0.017   0.015    0.372  
  FE_RC_1751_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.385  
  cpuregs_reg[19][16]/D    -      D       R     DFF_X1          1  0.008   0.000    0.385  
#----------------------------------------------------------------------------------------
Path 718: VIOLATED (-0.201 ns) Setup Check with Pin count_cycle_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.141 (P)
            Arrival:=    0.178        0.027

              Setup:-    0.023
      Required Time:=    0.154
       Launch Clock:=    0.027
          Data Path:+    0.329
              Slack:=   -0.201

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[19]/CK               -      CK      R     (arrival)      64  0.070       -    0.027  
  count_cycle_reg[19]/Q                -      CK->Q   R     DFF_X1          3  0.070   0.112    0.139  
  inc_add_1428_40_g1194/ZN             -      A2->ZN  F     NAND2_X2        1  0.017   0.020    0.159  
  inc_add_1428_40_g1180/ZN             -      A2->ZN  R     NOR2_X4         3  0.010   0.031    0.190  
  FE_RC_3229_0/ZN                      -      A1->ZN  F     NAND4_X4        2  0.017   0.027    0.216  
  FE_OCPC1939_inc_add_1428_40_n_927/Z  -      A->Z    F     BUF_X2          8  0.017   0.040    0.256  
  inc_add_1428_40_g1089/ZN             -      A1->ZN  R     NOR2_X2         1  0.012   0.020    0.277  
  inc_add_1428_40_g1044/ZN             -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.293  
  inc_add_1428_40_g981/ZN              -      A->ZN   F     XNOR2_X1        1  0.010   0.038    0.330  
  g170500/ZN                           -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.356  
  count_cycle_reg[25]/D                -      D       F     DFF_X1          1  0.006   0.000    0.356  
#----------------------------------------------------------------------------------------------------
Path 719: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[15][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.024
      Required Time:=    0.212
       Launch Clock:=   -0.002
          Data Path:+    0.415
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.027    0.374  
  g162848/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.022    0.396  
  g182957/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.413  
  cpuregs_reg[15][14]/D   -      D       F     DFF_X1          1  0.009   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 720: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[21][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.030
      Required Time:=    0.204
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.305  
  g186349/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.324  
  g190992/ZN              -      A1->ZN  R     NAND2_X4        8  0.010   0.035    0.359  
  FE_OFC60_n_32696/ZN     -      A->ZN   F     INV_X4         12  0.026   0.020    0.379  
  FE_RC_360_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.405  
  cpuregs_reg[21][23]/D   -      D       R     DFF_X1          1  0.017   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 721: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[7][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.028
      Required Time:=    0.205
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185437/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g189877/ZN              -      A1->ZN  R     NAND2_X4        2  0.010   0.027    0.345  
  FE_OCPC2077_n_31569/Z   -      A->Z    R     BUF_X4          6  0.019   0.029    0.374  
  g185435/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.016    0.390  
  FE_RC_542_0/ZN          -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.406  
  cpuregs_reg[7][24]/D    -      D       R     DFF_X1          1  0.009   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 722: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[18][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.125 (P)    0.112 (P)
            Arrival:=    0.161       -0.001

              Setup:-    0.033
      Required Time:=    0.129
       Launch Clock:=   -0.001
          Data Path:+    0.331
              Slack:=   -0.201

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_rd_reg[3]/CK   -      CK      R     (arrival)      62  0.070       -   -0.001  
  latched_rd_reg[3]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.097    0.096  
  FE_RC_3294_0/ZN        -      A2->ZN  F     NAND3_X2        1  0.023   0.024    0.120  
  FE_RC_3295_0/ZN        -      A->ZN   R     INV_X2          1  0.012   0.015    0.134  
  g178723/ZN             -      A2->ZN  F     NAND2_X2        2  0.008   0.015    0.149  
  FE_RC_1181_0/ZN        -      A1->ZN  F     AND2_X1         1  0.009   0.032    0.181  
  g178725/ZN             -      A2->ZN  R     NAND3_X2        2  0.008   0.027    0.208  
  FE_RC_3233_0/ZN        -      A->ZN   F     INV_X4          4  0.020   0.015    0.223  
  FE_RC_3419_0/ZN        -      A1->ZN  R     NAND2_X2        3  0.009   0.022    0.245  
  FE_OCPC2081_n_5663/Z   -      A->Z    R     BUF_X4          3  0.016   0.036    0.281  
  FE_OCPC2083_n_5663/ZN  -      A->ZN   F     INV_X8          5  0.017   0.013    0.293  
  g162188/ZN             -      B1->ZN  R     OAI22_X1        1  0.008   0.036    0.330  
  cpuregs_reg[18][1]/D   -      D       R     DFF_X1          1  0.029   0.000    0.330  
#--------------------------------------------------------------------------------------
Path 723: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[22][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.033
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185437/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g189877/ZN              -      A1->ZN  R     NAND2_X4        2  0.010   0.027    0.345  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   F     INV_X8         25  0.019   0.025    0.370  
  g186362/ZN              -      A2->ZN  R     OAI22_X1        1  0.016   0.033    0.403  
  cpuregs_reg[22][24]/D   -      D       R     DFF_X1          1  0.028   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 724: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[9][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.024
      Required Time:=    0.215
       Launch Clock:=    0.029
          Data Path:+    0.387
              Slack:=   -0.201

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN            -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN  -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183168/ZN            -      A->ZN   R     INV_X8         25  0.024   0.033    0.400  
  g162065/ZN            -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.416  
  cpuregs_reg[9][31]/D  -      D       F     DFF_X1          1  0.009   0.000    0.416  
#-------------------------------------------------------------------------------------
Path 725: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[27][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.112 (P)
            Arrival:=    0.216       -0.002

              Setup:-    0.024
      Required Time:=    0.191
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.018    0.357  
  g162657/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.375  
  g179956/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.392  
  cpuregs_reg[27][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 726: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[27][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.030    0.363  
  FE_OFC60_n_32696/ZN     -      A->ZN   R     INV_X4         12  0.019   0.031    0.394  
  g191000/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.409  
  cpuregs_reg[27][23]/D   -      D       F     DFF_X1          1  0.015   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 727: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[4][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.177 (P)    0.112 (P)
            Arrival:=    0.214       -0.002

              Setup:-    0.028
      Required Time:=    0.185
       Launch Clock:=   -0.002
          Data Path:+    0.388
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.031    0.357  
  g177897/ZN              -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.372  
  FE_RC_1374_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.386  
  cpuregs_reg[4][16]/D    -      D       R     DFF_X1          1  0.009   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 728: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[16][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.036    0.387  
  g162180/ZN              -      A1->ZN  F     OAI22_X1        1  0.024   0.021    0.407  
  cpuregs_reg[16][24]/D   -      D       F     DFF_X1          1  0.016   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 729: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[6][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.176 (P)    0.112 (P)
            Arrival:=    0.213       -0.002

              Setup:-    0.028
      Required Time:=    0.185
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.031    0.357  
  g161364/ZN              -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.372  
  FE_RC_561_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.385  
  cpuregs_reg[6][16]/D    -      D       R     DFF_X1          1  0.009   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 730: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[31][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.024
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.413
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.025    0.372  
  g162878/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.394  
  g162019/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.411  
  cpuregs_reg[31][14]/D   -      D       F     DFF_X1          1  0.009   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 731: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[25][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.024
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.412
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.026    0.373  
  g162589/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.392  
  g161809/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.410  
  cpuregs_reg[25][14]/D   -      D       F     DFF_X1          1  0.009   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 732: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[22][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.112 (P)
            Arrival:=    0.216       -0.002

              Setup:-    0.024
      Required Time:=    0.191
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.017    0.357  
  g162979/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.374  
  g162256/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.392  
  cpuregs_reg[22][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 733: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[6][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=   -0.002
          Data Path:+    0.403
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.039    0.365  
  g161356/ZN              -      A1->ZN  F     NAND2_X1        1  0.026   0.016    0.381  
  g160813/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.401  
  cpuregs_reg[6][8]/D     -      D       R     DFF_X1          1  0.018   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 734: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[9][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.102 (P)
            Arrival:=    0.232       -0.011

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=   -0.011
          Data Path:+    0.413
              Slack:=   -0.201

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.040    0.364  
  g191457/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.381  
  g191456/ZN                      -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.402  
  cpuregs_reg[9][17]/D            -      D       R     DFF_X1          1  0.018   0.000    0.402  
#-----------------------------------------------------------------------------------------------
Path 735: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[18][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.153 (P)    0.112 (P)
            Arrival:=    0.189       -0.002

              Setup:-    0.024
      Required Time:=    0.165
       Launch Clock:=   -0.002
          Data Path:+    0.367
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7031/ZN    -      A->ZN   F     XNOR2_X1        1  0.010   0.037    0.238  
  FE_RC_1478_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.029    0.266  
  FE_RC_1477_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.020   0.025    0.291  
  FE_OCPC1476_n_2056/Z    -      A->Z    F     BUF_X16        30  0.014   0.039    0.330  
  g162913/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.018    0.348  
  g162190/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.365  
  cpuregs_reg[18][4]/D    -      D       F     DFF_X1          1  0.008   0.000    0.365  
#---------------------------------------------------------------------------------------
Path 736: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[3][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.177 (P)    0.112 (P)
            Arrival:=    0.214       -0.002

              Setup:-    0.028
      Required Time:=    0.185
       Launch Clock:=   -0.002
          Data Path:+    0.388
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.031    0.357  
  g161394/ZN              -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.372  
  FE_RC_528_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.386  
  cpuregs_reg[3][16]/D    -      D       R     DFF_X1          1  0.009   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 737: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[17][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.176 (P)    0.112 (P)
            Arrival:=    0.213       -0.002

              Setup:-    0.028
      Required Time:=    0.185
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.031    0.357  
  g162895/ZN              -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.372  
  FE_RC_545_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.385  
  cpuregs_reg[17][16]/D   -      D       R     DFF_X1          1  0.008   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 738: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[17][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.112 (P)
            Arrival:=    0.215       -0.002

              Setup:-    0.028
      Required Time:=    0.187
       Launch Clock:=   -0.002
          Data Path:+    0.389
              Slack:=   -0.200

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z    -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z  -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN   -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN             -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z    -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN             -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.287  
  FE_OCPC2034_n_22328/Z  -      A->Z    R     BUF_X4          9  0.036   0.038    0.325  
  g181354/ZN             -      A1->ZN  R     AND2_X1         1  0.017   0.033    0.358  
  g181353/ZN             -      A2->ZN  F     NAND2_X1        1  0.009   0.014    0.372  
  FE_RC_1915_0/ZN        -      A2->ZN  R     NAND2_X1        1  0.008   0.015    0.388  
  cpuregs_reg[17][0]/D   -      D       R     DFF_X1          1  0.009   0.000    0.388  
#--------------------------------------------------------------------------------------
Path 739: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[23][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.025
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.412
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.030    0.363  
  FE_OFC60_n_32696/ZN     -      A->ZN   R     INV_X4         12  0.019   0.031    0.395  
  FE_RC_380_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.410  
  cpuregs_reg[23][23]/D   -      D       F     DFF_X1          1  0.012   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 740: VIOLATED (-0.200 ns) Setup Check with Pin count_cycle_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.141 (P)
            Arrival:=    0.179        0.027

              Setup:-    0.023
      Required Time:=    0.155
       Launch Clock:=    0.027
          Data Path:+    0.329
              Slack:=   -0.200

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[19]/CK               -      CK      R     (arrival)      64  0.070       -    0.027  
  count_cycle_reg[19]/Q                -      CK->Q   R     DFF_X1          3  0.070   0.112    0.139  
  inc_add_1428_40_g1194/ZN             -      A2->ZN  F     NAND2_X2        1  0.017   0.020    0.159  
  inc_add_1428_40_g1180/ZN             -      A2->ZN  R     NOR2_X4         3  0.010   0.031    0.190  
  FE_RC_3229_0/ZN                      -      A1->ZN  F     NAND4_X4        2  0.017   0.027    0.216  
  FE_OCPC1939_inc_add_1428_40_n_927/Z  -      A->Z    F     BUF_X2          8  0.017   0.040    0.256  
  inc_add_1428_40_g1107/ZN             -      A1->ZN  R     NOR2_X2         1  0.012   0.020    0.276  
  inc_add_1428_40_g1027/ZN             -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.293  
  inc_add_1428_40_g967/ZN              -      A->ZN   F     XNOR2_X1        1  0.010   0.037    0.330  
  g170475/ZN                           -      A1->ZN  F     AND2_X2         1  0.009   0.025    0.356  
  count_cycle_reg[27]/D                -      D       F     DFF_X1          1  0.007   0.000    0.356  
#----------------------------------------------------------------------------------------------------
Path 741: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[13][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.176 (P)    0.112 (P)
            Arrival:=    0.213       -0.002

              Setup:-    0.028
      Required Time:=    0.185
       Launch Clock:=   -0.002
          Data Path:+    0.386
              Slack:=   -0.200

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK         -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q          -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN   -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN     -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN     -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN     -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN     -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN   -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN               -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260_dup/ZN  -      A->ZN   R     INV_X8         15  0.016   0.030    0.356  
  g162639/ZN               -      A2->ZN  F     NAND2_X1        1  0.017   0.015    0.372  
  FE_RC_1759_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.385  
  cpuregs_reg[13][16]/D    -      D       R     DFF_X1          1  0.008   0.000    0.385  
#----------------------------------------------------------------------------------------
Path 742: VIOLATED (-0.200 ns) Setup Check with Pin instr_jal_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_jal_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.139       -0.013

              Setup:-    0.028
      Required Time:=    0.110
       Launch Clock:=   -0.013
          Data Path:+    0.323
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g179140_dup/ZN          -      A1->ZN  R     AND2_X2         2  0.017   0.045    0.145  
  FE_OCPC1564_n_21138/ZN  -      A->ZN   F     INV_X4          6  0.019   0.021    0.166  
  FE_OCPC1566_n_21138/ZN  -      A->ZN   R     INV_X2          1  0.012   0.015    0.180  
  g167727/ZN              -      A1->ZN  F     NAND2_X2        1  0.008   0.016    0.197  
  g177583/ZN              -      A->ZN   R     OAI21_X4        3  0.010   0.023    0.220  
  FE_OCPC1571_n_18325/Z   -      A->Z    R     BUF_X4          4  0.023   0.028    0.247  
  g166198/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.259  
  g175916/ZN              -      A1->ZN  R     NOR2_X1         1  0.006   0.022    0.281  
  g163231/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.297  
  g190986/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.310  
  instr_jal_reg/D         -      D       R     DFF_X1          1  0.009   0.000    0.310  
#---------------------------------------------------------------------------------------
Path 743: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[9][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=   -0.002
          Data Path:+    0.403
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.289  
  FE_RC_1151_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.308  
  FE_RC_1149_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.013   0.021    0.329  
  FE_RC_1150_0/ZN         -      A->ZN   F     INV_X8          2  0.013   0.016    0.344  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   R     INV_X16        30  0.009   0.022    0.366  
  g162783/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.381  
  g191474/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.020    0.401  
  cpuregs_reg[9][11]/D    -      D       R     DFF_X1          1  0.017   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 744: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[8][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.191 (P)    0.112 (P)
            Arrival:=    0.227       -0.002

              Setup:-    0.028
      Required Time:=    0.199
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.200

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z    -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z  -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN   -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN             -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z    -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN             -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.287  
  FE_OCPC2034_n_22328/Z  -      A->Z    R     BUF_X4          9  0.036   0.038    0.325  
  FE_OCPC2035_n_22328/Z  -      A->Z    R     BUF_X2          8  0.017   0.043    0.368  
  g163012/ZN             -      A2->ZN  F     NAND2_X1        1  0.024   0.017    0.385  
  FE_RC_3461_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.399  
  cpuregs_reg[8][0]/D    -      D       R     DFF_X1          1  0.009   0.000    0.399  
#--------------------------------------------------------------------------------------
Path 745: VIOLATED (-0.200 ns) Setup Check with Pin count_cycle_reg[60]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[60]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.142 (P)
            Arrival:=    0.177        0.029

              Setup:-    0.031
      Required Time:=    0.146
       Launch Clock:=    0.029
          Data Path:+    0.317
              Slack:=   -0.200

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.024    0.272  
  FE_OCPC1705_n_30895/ZN      -      A->ZN   R     INV_X4         10  0.013   0.023    0.295  
  inc_add_1428_40_g189225/ZN  -      A1->ZN  F     NAND2_X1        2  0.014   0.019    0.314  
  FE_RC_1480_0/ZN             -      B2->ZN  R     OAI21_X1        1  0.010   0.032    0.346  
  count_cycle_reg[60]/D       -      D       R     DFF_X1          1  0.020   0.000    0.346  
#-------------------------------------------------------------------------------------------
Path 746: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[23][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.112 (P)
            Arrival:=    0.239       -0.002

              Setup:-    0.026
      Required Time:=    0.213
       Launch Clock:=   -0.002
          Data Path:+    0.415
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.035    0.393  
  FE_RC_1050_0/ZN         -      A1->ZN  F     OAI22_X1        1  0.021   0.020    0.413  
  cpuregs_reg[23][21]/D   -      D       F     DFF_X1          1  0.013   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 747: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[2][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.177 (P)    0.112 (P)
            Arrival:=    0.214       -0.002

              Setup:-    0.028
      Required Time:=    0.186
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.200

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK         -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q          -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN   -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN     -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN     -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN     -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN     -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN   -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN               -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260_dup/ZN  -      A->ZN   R     INV_X8         15  0.016   0.030    0.356  
  g161304/ZN               -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.371  
  FE_RC_1784_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.385  
  cpuregs_reg[2][16]/D     -      D       R     DFF_X1          1  0.009   0.000    0.385  
#----------------------------------------------------------------------------------------
Path 748: VIOLATED (-0.200 ns) Setup Check with Pin reg_pc_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.112 (P)
            Arrival:=    0.149       -0.002

              Setup:-    0.031
      Required Time:=    0.119
       Launch Clock:=   -0.002
          Data Path:+    0.320
              Slack:=   -0.200

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8         22  0.023   0.027    0.153  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8          5  0.016   0.023    0.176  
  g173342/ZN                     -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.194  
  g173341/ZN                     -      A1->ZN  R     NAND2_X4        4  0.010   0.027    0.221  
  g194034/ZN                     -      A1->ZN  F     NAND2_X2        1  0.019   0.015    0.236  
  g172986/ZN                     -      A1->ZN  R     NAND2_X2        2  0.009   0.019    0.256  
  FE_OCPC1858_n_12851/Z          -      A->Z    R     BUF_X1          1  0.014   0.024    0.280  
  g172985/ZN                     -      A->ZN   F     INV_X1          1  0.007   0.014    0.294  
  g190646/ZN                     -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.318  
  reg_pc_reg[11]/D               -      D       R     DFF_X1          1  0.018   0.000    0.318  
#----------------------------------------------------------------------------------------------
Path 749: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[15][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.177 (P)    0.112 (P)
            Arrival:=    0.214       -0.002

              Setup:-    0.028
      Required Time:=    0.185
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.200

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK         -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q          -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN   -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN     -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN     -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN     -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN     -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN   -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN               -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260_dup/ZN  -      A->ZN   R     INV_X8         15  0.016   0.030    0.356  
  g162850/ZN               -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.371  
  FE_RC_1755_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.385  
  cpuregs_reg[15][16]/D    -      D       R     DFF_X1          1  0.009   0.000    0.385  
#----------------------------------------------------------------------------------------
Path 750: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[12][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.177 (P)    0.112 (P)
            Arrival:=    0.213       -0.002

              Setup:-    0.028
      Required Time:=    0.185
       Launch Clock:=   -0.002
          Data Path:+    0.386
              Slack:=   -0.200

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK         -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q          -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN   -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN     -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN     -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN     -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN     -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN   -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN               -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260_dup/ZN  -      A->ZN   R     INV_X8         15  0.016   0.030    0.356  
  g162624/ZN               -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.371  
  FE_RC_1731_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.385  
  cpuregs_reg[12][16]/D    -      D       R     DFF_X1          1  0.009   0.000    0.385  
#----------------------------------------------------------------------------------------
Path 751: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[22][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.112 (P)
            Arrival:=    0.238       -0.002

              Setup:-    0.033
      Required Time:=    0.205
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.297  
  g183074/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.317  
  g193830/ZN              -      A1->ZN  R     NAND2_X4        7  0.011   0.033    0.351  
  FE_OCPC958_n_35602/ZN   -      A->ZN   F     INV_X8         25  0.024   0.023    0.373  
  g186365/ZN              -      A2->ZN  R     OAI22_X1        1  0.013   0.032    0.405  
  cpuregs_reg[22][18]/D   -      D       R     DFF_X1          1  0.028   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 752: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[14][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.177 (P)    0.112 (P)
            Arrival:=    0.213       -0.002

              Setup:-    0.024
      Required Time:=    0.189
       Launch Clock:=   -0.002
          Data Path:+    0.390
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1049_n_1859/ZN   -      A->ZN   F     INV_X8         13  0.023   0.015    0.354  
  g181147/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.371  
  g161598/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.388  
  cpuregs_reg[14][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 753: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[10][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.232       -0.011

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.011
          Data Path:+    0.413
              Slack:=   -0.199

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.040    0.364  
  g162804/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.018    0.381  
  g162081/ZN                      -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.401  
  cpuregs_reg[10][17]/D           -      D       R     DFF_X1          1  0.017   0.000    0.401  
#-----------------------------------------------------------------------------------------------
Path 754: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[24][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.027
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.034    0.392  
  g161786/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.409  
  cpuregs_reg[24][21]/D   -      D       F     DFF_X1          1  0.016   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 755: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[16][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.178 (P)    0.112 (P)
            Arrival:=    0.214       -0.002

              Setup:-    0.028
      Required Time:=    0.186
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.031    0.357  
  g162910/ZN              -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.372  
  FE_RC_1792_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.385  
  cpuregs_reg[16][16]/D   -      D       R     DFF_X1          1  0.009   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 756: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[13][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.177 (P)    0.112 (P)
            Arrival:=    0.213       -0.002

              Setup:-    0.024
      Required Time:=    0.189
       Launch Clock:=   -0.002
          Data Path:+    0.390
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.017    0.356  
  g162633/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.371  
  g161564/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.389  
  cpuregs_reg[13][10]/D   -      D       F     DFF_X1          1  0.008   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 757: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[25][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.031    0.390  
  g161823/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.406  
  cpuregs_reg[25][28]/D   -      D       F     DFF_X1          1  0.016   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 758: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[30][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.032
      Required Time:=    0.202
       Launch Clock:=   -0.011
          Data Path:+    0.413
              Slack:=   -0.199

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.039    0.362  
  g162866/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  g161980/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.022    0.402  
  cpuregs_reg[30][17]/D           -      D       R     DFF_X1          1  0.022   0.000    0.402  
#-----------------------------------------------------------------------------------------------
Path 759: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[9][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.024
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.035    0.394  
  g162055/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.409  
  cpuregs_reg[9][21]/D    -      D       F     DFF_X1          1  0.009   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 760: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[29][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.034    0.393  
  g174370/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.409  
  cpuregs_reg[29][21]/D   -      D       F     DFF_X1          1  0.012   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 761: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[31][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.032    0.391  
  g162041/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.406  
  cpuregs_reg[31][28]/D   -      D       F     DFF_X1          1  0.015   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 762: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[28][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.031    0.390  
  g161913/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.405  
  cpuregs_reg[28][28]/D   -      D       F     DFF_X1          1  0.017   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 763: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[29][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.025
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.032    0.390  
  g174389/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.017    0.407  
  cpuregs_reg[29][28]/D   -      D       F     DFF_X1          1  0.012   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 764: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[17][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.024
      Required Time:=    0.212
       Launch Clock:=   -0.002
          Data Path:+    0.413
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.028    0.375  
  g162893/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.394  
  g161689/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.411  
  cpuregs_reg[17][14]/D   -      D       F     DFF_X1          1  0.009   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 765: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[1][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.177 (P)    0.112 (P)
            Arrival:=    0.214       -0.002

              Setup:-    0.028
      Required Time:=    0.186
       Launch Clock:=   -0.002
          Data Path:+    0.386
              Slack:=   -0.199

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK         -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q          -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN   -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN     -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN     -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN     -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN     -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN   -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN               -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260_dup/ZN  -      A->ZN   R     INV_X8         15  0.016   0.029    0.355  
  g176170/ZN               -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.371  
  FE_RC_1739_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.384  
  cpuregs_reg[1][16]/D     -      D       R     DFF_X1          1  0.009   0.000    0.384  
#----------------------------------------------------------------------------------------
Path 766: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[6][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.023
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2077_n_31569/Z   -      A->Z    F     BUF_X4          6  0.014   0.031    0.382  
  g183089/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.396  
  FE_RC_475_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.408  
  cpuregs_reg[6][24]/D    -      D       F     DFF_X1          1  0.007   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 767: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[2][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.023
      Required Time:=    0.212
       Launch Clock:=   -0.002
          Data Path:+    0.412
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2077_n_31569/Z   -      A->Z    F     BUF_X4          6  0.014   0.031    0.382  
  g183092/ZN              -      A2->ZN  R     NAND2_X1        1  0.007   0.016    0.397  
  FE_RC_517_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.014   0.013    0.410  
  cpuregs_reg[2][24]/D    -      D       F     DFF_X1          1  0.007   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 768: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[27][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.032    0.390  
  g161883/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.406  
  cpuregs_reg[27][28]/D   -      D       F     DFF_X1          1  0.015   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 769: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[14][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g161607/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[14][18]/D   -      D       F     DFF_X1          1  0.016   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 770: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[23][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.201 (P)    0.143 (P)
            Arrival:=    0.237        0.029

              Setup:-    0.026
      Required Time:=    0.212
       Launch Clock:=    0.029
          Data Path:+    0.381
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   R     INV_X8         21  0.014   0.032    0.391  
  g185067/ZN              -      A1->ZN  F     OAI22_X1        1  0.020   0.019    0.410  
  cpuregs_reg[23][26]/D   -      D       F     DFF_X1          1  0.013   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 771: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[26][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.031    0.390  
  g161853/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.406  
  cpuregs_reg[26][28]/D   -      D       F     DFF_X1          1  0.016   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 772: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[20][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.232       -0.011

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.011
          Data Path:+    0.412
              Slack:=   -0.199

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g192467/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.381  
  g162235/ZN                      -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.400  
  cpuregs_reg[20][19]/D           -      D       R     DFF_X1          1  0.017   0.000    0.400  
#-----------------------------------------------------------------------------------------------
Path 773: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[14][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.232       -0.011

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.011
          Data Path:+    0.412
              Slack:=   -0.198

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.040    0.364  
  g162836/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.381  
  g161606/ZN                      -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.400  
  cpuregs_reg[14][17]/D           -      D       R     DFF_X1          1  0.017   0.000    0.400  
#-----------------------------------------------------------------------------------------------
Path 774: VIOLATED (-0.198 ns) Setup Check with Pin count_instr_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.141 (P)
            Arrival:=    0.179        0.027

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.027
          Data Path:+    0.320
              Slack:=   -0.198

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK               -      CK      R     (arrival)      64  0.070       -    0.027  
  count_instr_reg[27]/Q                -      CK->Q   R     DFF_X1          4  0.070   0.115    0.142  
  inc_add_1559_34_g1214/ZN             -      A2->ZN  F     NAND2_X2        1  0.020   0.021    0.163  
  inc_add_1559_34_g1178/ZN             -      A2->ZN  R     NOR2_X4         3  0.011   0.029    0.192  
  FE_OCPC1497_inc_add_1559_34_n_981/Z  -      A->Z    R     BUF_X1          3  0.015   0.034    0.226  
  inc_add_1559_34_g1119/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.242  
  inc_add_1559_34_g1106/ZN             -      A2->ZN  R     NOR2_X1         1  0.009   0.028    0.270  
  inc_add_1559_34_g1034/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.287  
  inc_add_1559_34_g966/ZN              -      A->ZN   R     XNOR2_X1        1  0.008   0.027    0.314  
  g169436/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.323  
  g166872/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.347  
  count_instr_reg[29]/D                -      D       R     DFF_X1          1  0.017   0.000    0.347  
#----------------------------------------------------------------------------------------------------
Path 775: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[13][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.232       -0.011

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.011
          Data Path:+    0.412
              Slack:=   -0.198

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g162641/ZN                      -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  g161573/ZN                      -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.400  
  cpuregs_reg[13][19]/D           -      D       R     DFF_X1          1  0.017   0.000    0.400  
#-----------------------------------------------------------------------------------------------
Path 776: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[14][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.232       -0.011

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.011
          Data Path:+    0.411
              Slack:=   -0.198

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g181146/ZN                      -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  g161609/ZN                      -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.400  
  cpuregs_reg[14][19]/D           -      D       R     DFF_X1          1  0.017   0.000    0.400  
#-----------------------------------------------------------------------------------------------
Path 777: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[26][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.201 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.027
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.033    0.392  
  g161846/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.408  
  cpuregs_reg[26][21]/D   -      D       F     DFF_X1          1  0.016   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 778: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[30][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.031    0.390  
  g161996/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.406  
  cpuregs_reg[30][28]/D   -      D       F     DFF_X1          1  0.016   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 779: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[8][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.232       -0.011

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.011
          Data Path:+    0.411
              Slack:=   -0.198

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.040    0.364  
  g162774/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.381  
  g161968/ZN                      -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.400  
  cpuregs_reg[8][17]/D            -      D       R     DFF_X1          1  0.018   0.000    0.400  
#-----------------------------------------------------------------------------------------------
Path 780: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[31][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.027
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.034    0.392  
  g162030/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.408  
  cpuregs_reg[31][21]/D   -      D       F     DFF_X1          1  0.015   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 781: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[25][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.027
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.033    0.392  
  g161816/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.407  
  cpuregs_reg[25][21]/D   -      D       F     DFF_X1          1  0.016   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 782: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[10][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g162082/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[10][18]/D   -      D       F     DFF_X1          1  0.016   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 783: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[25][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.402
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.289  
  FE_RC_1151_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.308  
  FE_RC_1149_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.013   0.021    0.329  
  FE_RC_1150_0/ZN         -      A->ZN   F     INV_X8          2  0.013   0.016    0.344  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   R     INV_X16        30  0.009   0.022    0.366  
  g162611/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.381  
  g161806/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.400  
  cpuregs_reg[25][11]/D   -      D       R     DFF_X1          1  0.018   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 784: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[7][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.024
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.298  
  FE_RC_1151_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.019    0.317  
  FE_RC_1149_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.334  
  FE_RC_1150_0/ZN         -      A->ZN   R     INV_X8          2  0.009   0.023    0.357  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   F     INV_X16        30  0.014   0.015    0.372  
  g161449/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.389  
  g160720/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.406  
  cpuregs_reg[7][11]/D    -      D       F     DFF_X1          1  0.009   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 785: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[11][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.011
          Data Path:+    0.411
              Slack:=   -0.198

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g162821/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  g162112/ZN                      -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.400  
  cpuregs_reg[11][19]/D           -      D       R     DFF_X1          1  0.017   0.000    0.400  
#-----------------------------------------------------------------------------------------------
Path 786: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[10][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.030    0.389  
  g162092/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.405  
  cpuregs_reg[10][28]/D   -      D       F     DFF_X1          1  0.016   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 787: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[18][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.030
      Required Time:=    0.203
       Launch Clock:=   -0.011
          Data Path:+    0.412
              Slack:=   -0.198

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.040    0.364  
  g162926/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.018    0.381  
  g162203/ZN                      -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.401  
  cpuregs_reg[18][17]/D           -      D       R     DFF_X1          1  0.016   0.000    0.401  
#-----------------------------------------------------------------------------------------------
Path 788: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[13][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.031    0.390  
  g161583/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.405  
  cpuregs_reg[13][28]/D   -      D       F     DFF_X1          1  0.016   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 789: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[24][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.178 (P)    0.112 (P)
            Arrival:=    0.215       -0.002

              Setup:-    0.028
      Required Time:=    0.186
       Launch Clock:=   -0.002
          Data Path:+    0.386
              Slack:=   -0.198

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK         -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q          -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN   -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN     -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN     -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN     -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN     -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN   -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN               -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260_dup/ZN  -      A->ZN   R     INV_X8         15  0.016   0.029    0.355  
  g162670/ZN               -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.371  
  FE_RC_1727_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.384  
  cpuregs_reg[24][16]/D    -      D       R     DFF_X1          1  0.009   0.000    0.384  
#----------------------------------------------------------------------------------------
Path 790: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[19][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.232       -0.011

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.011
          Data Path:+    0.411
              Slack:=   -0.198

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.040    0.364  
  g162941/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.381  
  g161722/ZN                      -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.400  
  cpuregs_reg[19][17]/D           -      D       R     DFF_X1          1  0.017   0.000    0.400  
#-----------------------------------------------------------------------------------------------
Path 791: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[23][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.229       -0.014

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=   -0.014
          Data Path:+    0.411
              Slack:=   -0.198

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN        -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN                -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN   -      A->ZN   R     INV_X8          6  0.013   0.023    0.285  
  g185061/ZN             -      A1->ZN  F     NAND2_X4        1  0.012   0.018    0.303  
  FE_OCPC981_n_26134/ZN  -      A->ZN   R     INV_X8          6  0.009   0.025    0.328  
  FE_OCPC983_n_26134/ZN  -      A->ZN   F     INV_X2          1  0.016   0.012    0.340  
  FE_OCPC914_n_26134/ZN  -      A->ZN   R     INV_X4          6  0.007   0.024    0.363  
  g162990/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.378  
  g162132/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.397  
  cpuregs_reg[23][6]/D   -      D       R     DFF_X1          1  0.017   0.000    0.397  
#--------------------------------------------------------------------------------------
Path 792: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[4][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.231       -0.014

              Setup:-    0.028
      Required Time:=    0.203
       Launch Clock:=   -0.014
          Data Path:+    0.414
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN    -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN              -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903/ZN           -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g186661/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.280  
  FE_OCPC1401_n_27819/ZN  -      A->ZN   R     INV_X8          3  0.009   0.020    0.299  
  FE_OCPC1404_n_27819/ZN  -      A->ZN   F     INV_X8          7  0.012   0.014    0.314  
  FE_OCPC1991_n_27819/ZN  -      A->ZN   R     INV_X8         15  0.008   0.024    0.338  
  FE_OCPC1996_n_27819/ZN  -      A->ZN   F     INV_X2          2  0.016   0.016    0.354  
  FE_OCPC2003_n_27819/ZN  -      A->ZN   R     INV_X4          6  0.009   0.018    0.372  
  g161326/ZN              -      A2->ZN  F     NAND2_X1        1  0.011   0.015    0.386  
  FE_RC_1852_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.400  
  cpuregs_reg[4][8]/D     -      D       R     DFF_X1          1  0.008   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 793: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[23][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.201 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.025
      Required Time:=    0.211
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g162144/ZN              -      A1->ZN  F     OAI22_X1        1  0.021   0.019    0.409  
  cpuregs_reg[23][18]/D   -      D       F     DFF_X1          1  0.012   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 794: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[28][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.028
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.036    0.387  
  g161909/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.017    0.404  
  cpuregs_reg[28][24]/D   -      D       F     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 795: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[11][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.011
          Data Path:+    0.411
              Slack:=   -0.198

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.039    0.362  
  g162820/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  g162113/ZN                      -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.400  
  cpuregs_reg[11][17]/D           -      D       R     DFF_X1          1  0.017   0.000    0.400  
#-----------------------------------------------------------------------------------------------
Path 796: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[5][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.023
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2077_n_31569/Z   -      A->Z    F     BUF_X4          6  0.014   0.031    0.382  
  g183086/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.395  
  FE_RC_511_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.012   0.012    0.408  
  cpuregs_reg[5][24]/D    -      D       F     DFF_X1          1  0.007   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 797: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[2][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.099 (P)
            Arrival:=    0.235       -0.014

              Setup:-    0.023
      Required Time:=    0.212
       Launch Clock:=   -0.014
          Data Path:+    0.423
              Slack:=   -0.198

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182798/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g190073/ZN            -      A->ZN   R     INV_X16        64  0.014   0.062    0.348  
  FE_RC_1386_0/ZN       -      A1->ZN  R     OR2_X1          1  0.044   0.046    0.394  
  FE_RC_491_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.020   0.015    0.409  
  cpuregs_reg[2][23]/D  -      D       F     DFF_X1          1  0.007   0.000    0.409  
#-------------------------------------------------------------------------------------
Path 798: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[20][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.030
      Required Time:=    0.203
       Launch Clock:=   -0.011
          Data Path:+    0.412
              Slack:=   -0.197

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.040    0.364  
  g162956/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.381  
  g162233/ZN                      -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.400  
  cpuregs_reg[20][17]/D           -      D       R     DFF_X1          1  0.017   0.000    0.400  
#-----------------------------------------------------------------------------------------------
Path 799: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[14][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.376
              Slack:=   -0.197

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_960_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.295  
  FE_RC_959_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.022    0.317  
  g184362/ZN             -      A1->ZN  R     NAND2_X4        2  0.013   0.021    0.338  
  g184361/ZN             -      A1->ZN  F     NAND2_X4        6  0.012   0.021    0.359  
  g184368/ZN             -      A->ZN   R     INV_X4         11  0.013   0.030    0.389  
  g161619/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.405  
  cpuregs_reg[14][27]/D  -      D       F     DFF_X1          1  0.016   0.000    0.405  
#--------------------------------------------------------------------------------------
Path 800: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[30][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.201 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.027
      Required Time:=    0.211
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.034    0.392  
  g161986/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.408  
  cpuregs_reg[30][21]/D   -      D       F     DFF_X1          1  0.015   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 801: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[23][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.032    0.390  
  FE_RC_428_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.406  
  cpuregs_reg[23][28]/D   -      D       F     DFF_X1          1  0.012   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 802: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[27][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.143 (P)
            Arrival:=    0.238        0.029

              Setup:-    0.027
      Required Time:=    0.211
       Launch Clock:=    0.029
          Data Path:+    0.379
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   R     INV_X8         21  0.014   0.033    0.392  
  g161881/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.017    0.409  
  cpuregs_reg[27][26]/D   -      D       F     DFF_X1          1  0.016   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 803: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[22][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.033
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.409
              Slack:=   -0.197

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163304/ZN             -      A1->ZN  F     NAND2_X4        1  0.018   0.019    0.304  
  FE_OCPC2041_n_5627/ZN  -      A->ZN   R     INV_X8          6  0.010   0.022    0.326  
  FE_OCPC2042_n_5627/ZN  -      A->ZN   F     INV_X4          3  0.013   0.014    0.340  
  FE_OCPC2048_n_5627/Z   -      A->Z    F     BUF_X4          6  0.007   0.028    0.368  
  g186363/ZN             -      A1->ZN  R     OAI22_X1        1  0.007   0.027    0.394  
  cpuregs_reg[22][2]/D   -      D       R     DFF_X1          1  0.030   0.000    0.394  
#--------------------------------------------------------------------------------------
Path 804: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[27][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.112 (P)
            Arrival:=    0.239       -0.002

              Setup:-    0.027
      Required Time:=    0.212
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.035    0.393  
  g161876/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.409  
  cpuregs_reg[27][21]/D   -      D       F     DFF_X1          1  0.015   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 805: VIOLATED (-0.197 ns) Setup Check with Pin count_cycle_reg[61]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[61]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.142 (P)
            Arrival:=    0.177        0.029

              Setup:-    0.025
      Required Time:=    0.152
       Launch Clock:=    0.029
          Data Path:+    0.320
              Slack:=   -0.197

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[30]/CK      -      CK      R     (arrival)      64  0.070       -    0.029  
  count_cycle_reg[30]/Q       -      CK->Q   R     DFF_X1          4  0.070   0.118    0.147  
  inc_add_1428_40_g1192/ZN    -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.169  
  inc_add_1428_40_g1170/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.199  
  inc_add_1428_40_g1134/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.219  
  inc_add_1428_40_g179615/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.029    0.248  
  inc_add_1428_40_g189218/ZN  -      A2->ZN  F     NAND2_X4        4  0.016   0.024    0.272  
  FE_OCPC1705_n_30895/ZN      -      A->ZN   R     INV_X4         10  0.013   0.023    0.295  
  inc_add_1428_40_g189249/ZN  -      A1->ZN  F     NAND2_X1        2  0.014   0.018    0.313  
  FE_RC_3339_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.330  
  FE_RC_3338_0/ZN             -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.349  
  count_cycle_reg[61]/D       -      D       F     DFF_X1          1  0.010   0.000    0.349  
#-------------------------------------------------------------------------------------------
Path 806: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[11][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.031
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.289  
  FE_RC_1151_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.308  
  FE_RC_1149_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.013   0.021    0.329  
  FE_RC_1150_0/ZN         -      A->ZN   F     INV_X8          2  0.013   0.016    0.344  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   R     INV_X16        30  0.009   0.024    0.368  
  g162814/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.383  
  g162106/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.403  
  cpuregs_reg[11][11]/D   -      D       R     DFF_X1          1  0.018   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 807: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[15][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.232       -0.011

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.011
          Data Path:+    0.411
              Slack:=   -0.197

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.039    0.362  
  g162851/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  g182955/ZN                      -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.399  
  cpuregs_reg[15][17]/D           -      D       R     DFF_X1          1  0.017   0.000    0.399  
#-----------------------------------------------------------------------------------------------
Path 808: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[4][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.023
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2077_n_31569/Z   -      A->Z    F     BUF_X4          6  0.014   0.031    0.382  
  g185439/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.395  
  FE_RC_1820_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.407  
  cpuregs_reg[4][24]/D    -      D       F     DFF_X1          1  0.006   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 809: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[13][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.030
      Required Time:=    0.203
       Launch Clock:=   -0.011
          Data Path:+    0.411
              Slack:=   -0.197

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.040    0.364  
  g162640/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.381  
  g161571/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.400  
  cpuregs_reg[13][17]/D           -      D       R     DFF_X1          1  0.016   0.000    0.400  
#-----------------------------------------------------------------------------------------------
Path 810: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[31][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.201 (P)    0.143 (P)
            Arrival:=    0.237        0.029

              Setup:-    0.027
      Required Time:=    0.210
       Launch Clock:=    0.029
          Data Path:+    0.378
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   R     INV_X8         21  0.014   0.032    0.391  
  g162036/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.407  
  cpuregs_reg[31][26]/D   -      D       F     DFF_X1          1  0.016   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 811: VIOLATED (-0.197 ns) Setup Check with Pin count_instr_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.120 (P)
            Arrival:=    0.179        0.007

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.007
          Data Path:+    0.338
              Slack:=   -0.197

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                           -      CK      R     (arrival)      65  0.073       -    0.007  
  count_instr_reg[7]/Q                            -      CK->Q   R     DFF_X1          4  0.073   0.112    0.119  
  inc_add_1559_34_g192315/ZN                      -      A1->ZN  R     AND2_X2         1  0.017   0.033    0.151  
  inc_add_1559_34_g192313/ZN                      -      A2->ZN  F     NAND2_X2        2  0.009   0.020    0.171  
  inc_add_1559_34_g192312/ZN                      -      A2->ZN  R     NOR2_X4         1  0.011   0.029    0.200  
  inc_add_1559_34_g1055/ZN                        -      A2->ZN  F     NAND2_X4        2  0.015   0.022    0.221  
  FE_DBTC37_inc_add_1559_34_n_821/ZN              -      A->ZN   R     INV_X8          2  0.011   0.014    0.236  
  FE_OCPC1711_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   F     INV_X2          1  0.007   0.013    0.248  
  FE_OCPC1712_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   R     INV_X8         17  0.007   0.022    0.270  
  inc_add_1559_34_g1045/ZN                        -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.285  
  inc_add_1559_34_g969/ZN                         -      A->ZN   R     XNOR2_X1        1  0.008   0.027    0.312  
  g169471/ZN                                      -      A->ZN   F     INV_X1          1  0.019   0.009    0.321  
  g166869/ZN                                      -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.345  
  count_instr_reg[23]/D                           -      D       R     DFF_X1          1  0.017   0.000    0.345  
#---------------------------------------------------------------------------------------------------------------
Path 812: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[30][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.099 (P)
            Arrival:=    0.215       -0.014

              Setup:-    0.030
      Required Time:=    0.185
       Launch Clock:=   -0.014
          Data Path:+    0.396
              Slack:=   -0.197

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g81_dup/ZN            -      A1->ZN  F     NAND2_X2        4  0.015   0.032    0.270  
  g175005/ZN            -      A1->ZN  F     OR2_X4          1  0.020   0.055    0.324  
  g163218/ZN            -      A->ZN   R     INV_X16        35  0.013   0.023    0.347  
  g162854/ZN            -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.362  
  g161962/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.382  
  cpuregs_reg[30][5]/D  -      D       R     DFF_X1          1  0.018   0.000    0.382  
#-------------------------------------------------------------------------------------
Path 813: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[30][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.201 (P)    0.143 (P)
            Arrival:=    0.237        0.029

              Setup:-    0.027
      Required Time:=    0.210
       Launch Clock:=    0.029
          Data Path:+    0.378
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   R     INV_X8         21  0.014   0.032    0.391  
  g161994/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.407  
  cpuregs_reg[30][26]/D   -      D       F     DFF_X1          1  0.016   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 814: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[25][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.201 (P)    0.143 (P)
            Arrival:=    0.237        0.029

              Setup:-    0.027
      Required Time:=    0.210
       Launch Clock:=    0.029
          Data Path:+    0.378
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   R     INV_X8         21  0.014   0.032    0.391  
  g161821/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.407  
  cpuregs_reg[25][26]/D   -      D       F     DFF_X1          1  0.016   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 815: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[23][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.231       -0.014

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=   -0.014
          Data Path:+    0.412
              Slack:=   -0.197

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN        -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN                -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN   -      A->ZN   R     INV_X8          6  0.013   0.023    0.285  
  g185061/ZN             -      A1->ZN  F     NAND2_X4        1  0.012   0.018    0.303  
  FE_OCPC981_n_26134/ZN  -      A->ZN   R     INV_X8          6  0.009   0.026    0.329  
  FE_OCPC989_n_26134/ZN  -      A->ZN   F     INV_X4         15  0.016   0.022    0.351  
  FE_OCPC915_n_26134/ZN  -      A->ZN   R     INV_X2          1  0.014   0.016    0.367  
  g162993/ZN             -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.379  
  g162135/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.398  
  cpuregs_reg[23][9]/D   -      D       R     DFF_X1          1  0.016   0.000    0.398  
#--------------------------------------------------------------------------------------
Path 816: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[20][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.030
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.289  
  FE_RC_1151_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.308  
  FE_RC_1149_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.013   0.021    0.329  
  FE_RC_1150_0/ZN         -      A->ZN   F     INV_X8          2  0.013   0.016    0.344  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   R     INV_X16        30  0.009   0.024    0.368  
  g162950/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.383  
  g162227/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.403  
  cpuregs_reg[20][11]/D   -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 817: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[24][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.036    0.387  
  g161289/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.403  
  cpuregs_reg[24][24]/D   -      D       F     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 818: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[1][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.023
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.026    0.373  
  g176162/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.395  
  FE_RC_1880_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.407  
  cpuregs_reg[1][14]/D    -      D       F     DFF_X1          1  0.006   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 819: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[21][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.031    0.390  
  FE_RC_1054_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.406  
  cpuregs_reg[21][28]/D   -      D       F     DFF_X1          1  0.011   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 820: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[9][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.023
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.026    0.373  
  g162786/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.395  
  FE_RC_1913_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.406  
  cpuregs_reg[9][14]/D    -      D       F     DFF_X1          1  0.006   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 821: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[23][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=   -0.014
          Data Path:+    0.411
              Slack:=   -0.197

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN        -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN                -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN   -      A->ZN   R     INV_X8          6  0.013   0.023    0.285  
  g185061/ZN             -      A1->ZN  F     NAND2_X4        1  0.012   0.018    0.303  
  FE_OCPC981_n_26134/ZN  -      A->ZN   R     INV_X8          6  0.009   0.025    0.328  
  FE_OCPC983_n_26134/ZN  -      A->ZN   F     INV_X2          1  0.016   0.012    0.340  
  FE_OCPC914_n_26134/ZN  -      A->ZN   R     INV_X4          6  0.007   0.023    0.363  
  g162988/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.378  
  g162130/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.397  
  cpuregs_reg[23][4]/D   -      D       R     DFF_X1          1  0.016   0.000    0.397  
#--------------------------------------------------------------------------------------
Path 822: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[30][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.037    0.387  
  g161991/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.017    0.404  
  cpuregs_reg[30][24]/D   -      D       F     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 823: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[3][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.024
      Required Time:=    0.212
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.027    0.374  
  g161392/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.395  
  FE_RC_1235_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.409  
  cpuregs_reg[3][14]/D    -      D       F     DFF_X1          1  0.007   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 824: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[22][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.099 (P)
            Arrival:=    0.234       -0.014

              Setup:-    0.030
      Required Time:=    0.203
       Launch Clock:=   -0.014
          Data Path:+    0.414
              Slack:=   -0.197

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163304/ZN             -      A1->ZN  F     NAND2_X4        1  0.018   0.019    0.304  
  FE_OCPC2041_n_5627/ZN  -      A->ZN   R     INV_X8          6  0.010   0.022    0.326  
  FE_OCPC2042_n_5627/ZN  -      A->ZN   F     INV_X4          3  0.013   0.014    0.340  
  FE_OCPC2047_n_5627/Z   -      A->Z    F     BUF_X8         14  0.007   0.030    0.371  
  FE_RC_367_0/ZN         -      B2->ZN  R     OAI21_X1        1  0.009   0.029    0.400  
  cpuregs_reg[22][22]/D  -      D       R     DFF_X1          1  0.016   0.000    0.400  
#--------------------------------------------------------------------------------------
Path 825: VIOLATED (-0.197 ns) Setup Check with Pin count_instr_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.120 (P)
            Arrival:=    0.179        0.007

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.007
          Data Path:+    0.338
              Slack:=   -0.197

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                           -      CK      R     (arrival)      65  0.073       -    0.007  
  count_instr_reg[7]/Q                            -      CK->Q   R     DFF_X1          4  0.073   0.112    0.119  
  inc_add_1559_34_g192315/ZN                      -      A1->ZN  R     AND2_X2         1  0.017   0.033    0.151  
  inc_add_1559_34_g192313/ZN                      -      A2->ZN  F     NAND2_X2        2  0.009   0.020    0.171  
  inc_add_1559_34_g192312/ZN                      -      A2->ZN  R     NOR2_X4         1  0.011   0.029    0.200  
  inc_add_1559_34_g1055/ZN                        -      A2->ZN  F     NAND2_X4        2  0.015   0.022    0.221  
  FE_DBTC37_inc_add_1559_34_n_821/ZN              -      A->ZN   R     INV_X8          2  0.011   0.014    0.236  
  FE_OCPC1711_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   F     INV_X2          1  0.007   0.013    0.248  
  FE_OCPC1712_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   R     INV_X8         17  0.007   0.022    0.270  
  inc_add_1559_34_g1041/ZN                        -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.285  
  inc_add_1559_34_g970/ZN                         -      A->ZN   R     XNOR2_X1        1  0.009   0.027    0.312  
  g168487/ZN                                      -      A->ZN   F     INV_X1          1  0.019   0.009    0.322  
  g166865/ZN                                      -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.345  
  count_instr_reg[21]/D                           -      D       R     DFF_X1          1  0.017   0.000    0.345  
#---------------------------------------------------------------------------------------------------------------
Path 826: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[14][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.030    0.389  
  g161621/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.404  
  cpuregs_reg[14][28]/D   -      D       F     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 827: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[30][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.037    0.363  
  g162857/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.380  
  g161967/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.399  
  cpuregs_reg[30][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 828: VIOLATED (-0.196 ns) Setup Check with Pin count_instr_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.120 (P)
            Arrival:=    0.179        0.007

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.007
          Data Path:+    0.338
              Slack:=   -0.196

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                           -      CK      R     (arrival)      65  0.073       -    0.007  
  count_instr_reg[7]/Q                            -      CK->Q   R     DFF_X1          4  0.073   0.112    0.119  
  inc_add_1559_34_g192315/ZN                      -      A1->ZN  R     AND2_X2         1  0.017   0.033    0.151  
  inc_add_1559_34_g192313/ZN                      -      A2->ZN  F     NAND2_X2        2  0.009   0.020    0.171  
  inc_add_1559_34_g192312/ZN                      -      A2->ZN  R     NOR2_X4         1  0.011   0.029    0.200  
  inc_add_1559_34_g1055/ZN                        -      A2->ZN  F     NAND2_X4        2  0.015   0.022    0.221  
  FE_DBTC37_inc_add_1559_34_n_821/ZN              -      A->ZN   R     INV_X8          2  0.011   0.014    0.236  
  FE_OCPC1711_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   F     INV_X2          1  0.007   0.013    0.248  
  FE_OCPC1712_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   R     INV_X8         17  0.007   0.021    0.270  
  inc_add_1559_34_g1040/ZN                        -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.285  
  inc_add_1559_34_g971/ZN                         -      A->ZN   R     XNOR2_X1        1  0.008   0.027    0.312  
  g168488/ZN                                      -      A->ZN   F     INV_X1          1  0.019   0.009    0.321  
  g166863/ZN                                      -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.345  
  count_instr_reg[19]/D                           -      D       R     DFF_X1          1  0.017   0.000    0.345  
#---------------------------------------------------------------------------------------------------------------
Path 829: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[23][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.023
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.025    0.372  
  g162998/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.393  
  FE_RC_3449_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.010   0.013    0.406  
  cpuregs_reg[23][14]/D   -      D       F     DFF_X1          1  0.006   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 830: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[22][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.037    0.363  
  g162977/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.380  
  g162254/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.399  
  cpuregs_reg[22][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 831: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[29][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.112 (P)
            Arrival:=    0.239       -0.002

              Setup:-    0.031
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.305  
  g186349/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.324  
  g190992/ZN              -      A1->ZN  R     NAND2_X4        8  0.010   0.035    0.359  
  FE_OFC60_n_32696/ZN     -      A->ZN   F     INV_X4         12  0.026   0.021    0.379  
  g191012/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.405  
  cpuregs_reg[29][23]/D   -      D       R     DFF_X1          1  0.017   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 832: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[22][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.143 (P)
            Arrival:=    0.238        0.029

              Setup:-    0.032
      Required Time:=    0.206
       Launch Clock:=    0.029
          Data Path:+    0.373
              Slack:=   -0.196

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN             -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361_dup/ZN         -      A1->ZN  R     NAND2_X4        2  0.012   0.024    0.355  
  g184368_dup/ZN         -      A->ZN   F     INV_X8         14  0.018   0.019    0.374  
  FE_RC_983_0/ZN         -      A2->ZN  R     OAI22_X2        1  0.010   0.028    0.402  
  cpuregs_reg[22][27]/D  -      D       R     DFF_X1          1  0.025   0.000    0.402  
#--------------------------------------------------------------------------------------
Path 833: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[9][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.024
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g162052/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[9][18]/D    -      D       F     DFF_X1          1  0.009   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 834: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[4][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.030
      Required Time:=    0.203
       Launch Clock:=   -0.011
          Data Path:+    0.410
              Slack:=   -0.196

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g161335/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  g160834/ZN                      -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.399  
  cpuregs_reg[4][17]/D            -      D       R     DFF_X1          1  0.016   0.000    0.399  
#-----------------------------------------------------------------------------------------------
Path 835: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[26][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.036    0.387  
  g161849/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.403  
  cpuregs_reg[26][24]/D   -      D       F     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 836: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[1][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.030
      Required Time:=    0.203
       Launch Clock:=   -0.011
          Data Path:+    0.411
              Slack:=   -0.196

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.038    0.362  
  g176158/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.018    0.380  
  g176783/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.399  
  cpuregs_reg[1][17]/D            -      D       R     DFF_X1          1  0.017   0.000    0.399  
#-----------------------------------------------------------------------------------------------
Path 837: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[2][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.177 (P)    0.112 (P)
            Arrival:=    0.214       -0.002

              Setup:-    0.023
      Required Time:=    0.190
       Launch Clock:=   -0.002
          Data Path:+    0.388
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.017    0.356  
  g161298/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.374  
  FE_RC_2003_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.386  
  cpuregs_reg[2][10]/D    -      D       F     DFF_X1          1  0.007   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 838: VIOLATED (-0.196 ns) Setup Check with Pin count_instr_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.120 (P)
            Arrival:=    0.179        0.007

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.007
          Data Path:+    0.338
              Slack:=   -0.196

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                           -      CK      R     (arrival)      65  0.073       -    0.007  
  count_instr_reg[7]/Q                            -      CK->Q   R     DFF_X1          4  0.073   0.112    0.119  
  inc_add_1559_34_g192315/ZN                      -      A1->ZN  R     AND2_X2         1  0.017   0.033    0.151  
  inc_add_1559_34_g192313/ZN                      -      A2->ZN  F     NAND2_X2        2  0.009   0.020    0.171  
  inc_add_1559_34_g192312/ZN                      -      A2->ZN  R     NOR2_X4         1  0.011   0.029    0.200  
  inc_add_1559_34_g1055/ZN                        -      A2->ZN  F     NAND2_X4        2  0.015   0.022    0.221  
  FE_DBTC37_inc_add_1559_34_n_821/ZN              -      A->ZN   R     INV_X8          2  0.011   0.014    0.236  
  FE_OCPC1711_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   F     INV_X2          1  0.007   0.013    0.248  
  FE_OCPC1712_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   R     INV_X8         17  0.007   0.021    0.270  
  inc_add_1559_34_g1039/ZN                        -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.285  
  inc_add_1559_34_g979/ZN                         -      A->ZN   R     XNOR2_X1        1  0.008   0.027    0.312  
  g168445/ZN                                      -      A->ZN   F     INV_X1          1  0.019   0.009    0.321  
  g166866/ZN                                      -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.345  
  count_instr_reg[22]/D                           -      D       R     DFF_X1          1  0.017   0.000    0.345  
#---------------------------------------------------------------------------------------------------------------
Path 839: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[4][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.023
      Required Time:=    0.212
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.027    0.374  
  g161332/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.395  
  FE_RC_1301_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.010   0.013    0.408  
  cpuregs_reg[4][14]/D    -      D       F     DFF_X1          1  0.006   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 840: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[29][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.037    0.363  
  g162752/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.379  
  g161923/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.398  
  cpuregs_reg[29][8]/D    -      D       R     DFF_X1          1  0.016   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 841: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[28][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.143 (P)
            Arrival:=    0.238        0.029

              Setup:-    0.027
      Required Time:=    0.211
       Launch Clock:=    0.029
          Data Path:+    0.378
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   R     INV_X8         21  0.014   0.032    0.391  
  g161911/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.407  
  cpuregs_reg[28][26]/D   -      D       F     DFF_X1          1  0.017   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 842: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[3][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.023
      Required Time:=    0.212
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2077_n_31569/Z   -      A->Z    F     BUF_X4          6  0.014   0.031    0.382  
  g189876/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.395  
  FE_RC_1347_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.014   0.013    0.408  
  cpuregs_reg[3][24]/D    -      D       F     DFF_X1          1  0.007   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 843: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[12][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.112 (P)
            Arrival:=    0.239       -0.002

              Setup:-    0.025
      Required Time:=    0.214
       Launch Clock:=   -0.002
          Data Path:+    0.412
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.035    0.393  
  g174589/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.410  
  cpuregs_reg[12][21]/D   -      D       F     DFF_X1          1  0.012   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 844: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[29][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.023
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.025    0.372  
  g162758/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.394  
  FE_RC_3480_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.406  
  cpuregs_reg[29][14]/D   -      D       F     DFF_X1          1  0.006   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 845: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[12][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.031    0.390  
  g174602/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.405  
  cpuregs_reg[12][28]/D   -      D       F     DFF_X1          1  0.011   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 846: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[25][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.030
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.411
              Slack:=   -0.196

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.039    0.362  
  g162425/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.018    0.380  
  g161812/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.400  
  cpuregs_reg[25][17]/D           -      D       R     DFF_X1          1  0.016   0.000    0.400  
#-----------------------------------------------------------------------------------------------
Path 847: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[22][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.033
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.407
              Slack:=   -0.196

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163304/ZN             -      A1->ZN  F     NAND2_X4        1  0.018   0.019    0.304  
  FE_OCPC2041_n_5627/ZN  -      A->ZN   R     INV_X8          6  0.010   0.022    0.326  
  FE_OCPC2042_n_5627/ZN  -      A->ZN   F     INV_X4          3  0.013   0.014    0.340  
  FE_OCPC2048_n_5627/Z   -      A->Z    F     BUF_X4          6  0.007   0.027    0.367  
  g186364/ZN             -      A1->ZN  R     OAI22_X1        1  0.007   0.025    0.393  
  cpuregs_reg[22][1]/D   -      D       R     DFF_X1          1  0.029   0.000    0.393  
#--------------------------------------------------------------------------------------
Path 848: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[6][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.023
      Required Time:=    0.211
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.027    0.374  
  g161362/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.395  
  FE_RC_1207_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.407  
  cpuregs_reg[6][14]/D    -      D       F     DFF_X1          1  0.007   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 849: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[31][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.027
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g162025/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[31][18]/D   -      D       F     DFF_X1          1  0.015   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 850: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[2][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.023
      Required Time:=    0.213
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.027    0.374  
  g161302/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.395  
  FE_RC_1209_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.014   0.013    0.409  
  cpuregs_reg[2][14]/D    -      D       F     DFF_X1          1  0.007   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 851: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[25][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.037    0.387  
  g161819/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.403  
  cpuregs_reg[25][24]/D   -      D       F     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 852: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[22][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.112 (P)
            Arrival:=    0.239       -0.002

              Setup:-    0.031
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.306  
  g186417/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.324  
  g190072/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.029    0.354  
  g186421/ZN              -      A->ZN   F     INV_X8         25  0.022   0.023    0.377  
  FE_RC_1995_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.404  
  cpuregs_reg[22][21]/D   -      D       R     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 853: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[11][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.112 (P)
            Arrival:=    0.239       -0.002

              Setup:-    0.031
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.306  
  g186417/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.324  
  g190072/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.029    0.354  
  g186421/ZN              -      A->ZN   F     INV_X8         25  0.022   0.024    0.377  
  g162115/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.404  
  cpuregs_reg[11][21]/D   -      D       R     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 854: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[22][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.030
      Required Time:=    0.203
       Launch Clock:=   -0.011
          Data Path:+    0.410
              Slack:=   -0.196

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g162986/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  g162263/ZN                      -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.399  
  cpuregs_reg[22][17]/D           -      D       R     DFF_X1          1  0.017   0.000    0.399  
#-----------------------------------------------------------------------------------------------
Path 855: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[27][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.037    0.363  
  g162723/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.379  
  g179952/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.398  
  cpuregs_reg[27][8]/D    -      D       R     DFF_X1          1  0.016   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 856: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[8][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.023
      Required Time:=    0.213
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.028    0.375  
  g162771/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.022    0.397  
  FE_RC_1959_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.409  
  cpuregs_reg[8][14]/D    -      D       F     DFF_X1          1  0.006   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 857: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[18][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.023
      Required Time:=    0.213
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.028    0.375  
  g162923/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.022    0.397  
  FE_RC_3451_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.409  
  cpuregs_reg[18][14]/D   -      D       F     DFF_X1          1  0.006   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 858: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[8][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.030    0.389  
  g174745/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.405  
  cpuregs_reg[8][28]/D    -      D       F     DFF_X1          1  0.011   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 859: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[7][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.030
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.411
              Slack:=   -0.195

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g161455/ZN                      -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  g160714/ZN                      -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.399  
  cpuregs_reg[7][17]/D            -      D       R     DFF_X1          1  0.017   0.000    0.399  
#-----------------------------------------------------------------------------------------------
Path 860: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[23][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.037    0.363  
  g162992/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.379  
  g162134/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.398  
  cpuregs_reg[23][8]/D    -      D       R     DFF_X1          1  0.016   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 861: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[23][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.201 (P)    0.143 (P)
            Arrival:=    0.237        0.029

              Setup:-    0.033
      Required Time:=    0.204
       Launch Clock:=    0.029
          Data Path:+    0.370
              Slack:=   -0.195

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN             -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361_dup/ZN         -      A1->ZN  R     NAND2_X4        2  0.012   0.024    0.355  
  g184368_dup/ZN         -      A->ZN   F     INV_X8         14  0.018   0.018    0.373  
  g162153/ZN             -      A1->ZN  R     OAI22_X1        1  0.010   0.026    0.399  
  cpuregs_reg[23][27]/D  -      D       R     DFF_X1          1  0.028   0.000    0.399  
#--------------------------------------------------------------------------------------
Path 862: VIOLATED (-0.195 ns) Setup Check with Pin alu_out_q_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.105 (P)
            Arrival:=    0.142       -0.009

              Setup:-    0.029
      Required Time:=    0.113
       Launch Clock:=   -0.009
          Data Path:+    0.317
              Slack:=   -0.195

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK      -      CK      R     (arrival)      65  0.072       -   -0.009  
  reg_op1_reg[0]/QN      -      CK->QN  F     DFF_X1          3  0.072   0.105    0.096  
  FE_OCPC969_n_8154/ZN   -      A->ZN   R     INV_X4         10  0.024   0.031    0.127  
  g85272__184395/ZN      -      A1->ZN  F     NAND2_X2        2  0.017   0.021    0.148  
  FE_OCPC1885_n_25474/Z  -      A->Z    F     BUF_X2          3  0.012   0.030    0.178  
  FE_RC_184_0/ZN         -      B1->ZN  R     OAI21_X2        3  0.007   0.036    0.214  
  g167948/ZN             -      B1->ZN  F     AOI21_X2        2  0.027   0.019    0.233  
  FE_RC_2074_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.249  
  FE_RC_2073_0/ZN        -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.267  
  FE_RC_630_0/ZN         -      A->ZN   R     INV_X1          1  0.010   0.013    0.280  
  FE_RC_629_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.292  
  FE_RC_1558_0/ZN        -      A2->ZN  R     NAND3_X1        1  0.007   0.017    0.308  
  alu_out_q_reg[3]/D     -      D       R     DFF_X1          1  0.012   0.000    0.308  
#--------------------------------------------------------------------------------------
Path 863: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[17][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.025
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.036    0.387  
  g161699/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.017    0.403  
  cpuregs_reg[17][24]/D   -      D       F     DFF_X1          1  0.012   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 864: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[9][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.024
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.316  
  g185368/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g193833/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.024    0.359  
  g185370/ZN              -      A->ZN   R     INV_X8         25  0.014   0.031    0.390  
  g162062/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.405  
  cpuregs_reg[9][28]/D    -      D       F     DFF_X1          1  0.009   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 865: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[30][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.201 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.027
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g161982/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[30][18]/D   -      D       F     DFF_X1          1  0.016   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 866: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[22][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.033
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.407
              Slack:=   -0.195

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163304/ZN             -      A1->ZN  F     NAND2_X4        1  0.018   0.019    0.304  
  FE_OCPC2041_n_5627/ZN  -      A->ZN   R     INV_X8          6  0.010   0.022    0.326  
  FE_OCPC2042_n_5627/ZN  -      A->ZN   F     INV_X4          3  0.013   0.014    0.340  
  FE_OCPC2048_n_5627/Z   -      A->Z    F     BUF_X4          6  0.007   0.028    0.367  
  g162249/ZN             -      A1->ZN  R     OAI22_X1        1  0.007   0.025    0.392  
  cpuregs_reg[22][3]/D   -      D       R     DFF_X1          1  0.028   0.000    0.392  
#--------------------------------------------------------------------------------------
Path 867: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[29][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.030
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.410
              Slack:=   -0.195

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.039    0.362  
  g162759/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  g161934/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.399  
  cpuregs_reg[29][17]/D           -      D       R     DFF_X1          1  0.017   0.000    0.399  
#-----------------------------------------------------------------------------------------------
Path 868: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[8][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.112 (P)
            Arrival:=    0.239       -0.002

              Setup:-    0.025
      Required Time:=    0.214
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186417/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.334  
  g190072/ZN              -      A1->ZN  F     NAND2_X4        7  0.012   0.025    0.359  
  g186421/ZN              -      A->ZN   R     INV_X8         25  0.015   0.035    0.393  
  g174739/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.409  
  cpuregs_reg[8][21]/D    -      D       F     DFF_X1          1  0.012   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 869: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[12][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.174 (P)    0.112 (P)
            Arrival:=    0.211       -0.002

              Setup:-    0.024
      Required Time:=    0.187
       Launch Clock:=   -0.002
          Data Path:+    0.384
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.021    0.345  
  g162615/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.364  
  g161531/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.382  
  cpuregs_reg[12][7]/D    -      D       F     DFF_X1          1  0.009   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 870: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[8][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.024
      Required Time:=    0.213
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.298  
  FE_RC_1151_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.019    0.317  
  FE_RC_1149_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.334  
  FE_RC_1150_0/ZN         -      A->ZN   R     INV_X8          2  0.009   0.023    0.357  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   F     INV_X16        30  0.014   0.016    0.373  
  g162768/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.390  
  g161953/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.408  
  cpuregs_reg[8][11]/D    -      D       F     DFF_X1          1  0.009   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 871: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[23][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.099 (P)
            Arrival:=    0.231       -0.014

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=   -0.014
          Data Path:+    0.410
              Slack:=   -0.195

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN        -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN                -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN   -      A->ZN   R     INV_X8          6  0.013   0.023    0.285  
  g185061/ZN             -      A1->ZN  F     NAND2_X4        1  0.012   0.018    0.303  
  FE_OCPC981_n_26134/ZN  -      A->ZN   R     INV_X8          6  0.009   0.025    0.328  
  FE_OCPC983_n_26134/ZN  -      A->ZN   F     INV_X2          1  0.016   0.012    0.340  
  FE_OCPC914_n_26134/ZN  -      A->ZN   R     INV_X4          6  0.007   0.023    0.363  
  g162994/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.378  
  g162136/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.396  
  cpuregs_reg[23][10]/D  -      D       R     DFF_X1          1  0.016   0.000    0.396  
#--------------------------------------------------------------------------------------
Path 872: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[23][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.112 (P)
            Arrival:=    0.230       -0.002

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=   -0.002
          Data Path:+    0.397
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.289  
  FE_RC_1151_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.308  
  FE_RC_1149_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.013   0.021    0.329  
  FE_RC_1150_0/ZN         -      A->ZN   F     INV_X8          2  0.013   0.016    0.344  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   R     INV_X16        30  0.009   0.021    0.365  
  g162995/ZN              -      A2->ZN  F     NAND2_X4        1  0.014   0.012    0.377  
  g162137/ZN              -      A->ZN   R     OAI21_X1        1  0.006   0.018    0.395  
  cpuregs_reg[23][11]/D   -      D       R     DFF_X1          1  0.017   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 873: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[12][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.030
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.410
              Slack:=   -0.195

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.039    0.362  
  g162625/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  g161543/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.399  
  cpuregs_reg[12][17]/D           -      D       R     DFF_X1          1  0.017   0.000    0.399  
#-----------------------------------------------------------------------------------------------
Path 874: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[25][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.201 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.027
      Required Time:=    0.211
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g161813/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.405  
  cpuregs_reg[25][18]/D   -      D       F     DFF_X1          1  0.016   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 875: VIOLATED (-0.195 ns) Setup Check with Pin count_cycle_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.141 (P)
            Arrival:=    0.177        0.027

              Setup:-    0.028
      Required Time:=    0.149
       Launch Clock:=    0.027
          Data Path:+    0.317
              Slack:=   -0.195

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[19]/CK                -      CK      R     (arrival)      64  0.070       -    0.027  
  count_cycle_reg[19]/Q                 -      CK->Q   R     DFF_X1          3  0.070   0.112    0.139  
  inc_add_1428_40_g1194/ZN              -      A2->ZN  F     NAND2_X2        1  0.017   0.020    0.159  
  inc_add_1428_40_g1180/ZN              -      A2->ZN  R     NOR2_X4         3  0.010   0.031    0.190  
  FE_RC_3229_0/ZN                       -      A1->ZN  F     NAND4_X4        2  0.017   0.027    0.216  
  FE_OCPC1939_inc_add_1428_40_n_927/Z   -      A->Z    F     BUF_X2          8  0.017   0.040    0.256  
  FE_OCPC1733_inc_add_1428_40_n_927/ZN  -      A->ZN   R     INV_X1          2  0.012   0.017    0.273  
  g177358/ZN                            -      A2->ZN  F     NAND3_X1        1  0.010   0.020    0.293  
  g177357/ZN                            -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.314  
  g170487/ZN                            -      A1->ZN  R     AND2_X2         1  0.018   0.030    0.344  
  count_cycle_reg[24]/D                 -      D       R     DFF_X1          1  0.009   0.000    0.344  
#-----------------------------------------------------------------------------------------------------
Path 876: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[12][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.024
      Required Time:=    0.213
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.298  
  FE_RC_1151_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.019    0.317  
  FE_RC_1149_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.334  
  FE_RC_1150_0/ZN         -      A->ZN   R     INV_X8          2  0.009   0.023    0.357  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   F     INV_X16        30  0.014   0.016    0.373  
  g162619/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.390  
  g161535/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.407  
  cpuregs_reg[12][11]/D   -      D       F     DFF_X1          1  0.009   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 877: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[23][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.026
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.352  
  g185432/ZN              -      A->ZN   R     INV_X8         25  0.015   0.032    0.384  
  g182442/ZN              -      A1->ZN  F     OAI22_X1        1  0.019   0.019    0.403  
  cpuregs_reg[23][20]/D   -      D       F     DFF_X1          1  0.013   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 878: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[27][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.030
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.410
              Slack:=   -0.195

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.038    0.362  
  g162731/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.379  
  g179958/ZN                      -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.398  
  cpuregs_reg[27][17]/D           -      D       R     DFF_X1          1  0.017   0.000    0.398  
#-----------------------------------------------------------------------------------------------
Path 879: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[27][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.036    0.386  
  g161879/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.403  
  cpuregs_reg[27][24]/D   -      D       F     DFF_X1          1  0.015   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 880: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[28][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.030
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.410
              Slack:=   -0.195

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.039    0.362  
  g162746/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  g161902/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.398  
  cpuregs_reg[28][17]/D           -      D       R     DFF_X1          1  0.016   0.000    0.398  
#-----------------------------------------------------------------------------------------------
Path 881: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[12][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.023
      Required Time:=    0.213
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.027    0.374  
  g162622/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.022    0.396  
  FE_RC_1878_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.408  
  cpuregs_reg[12][14]/D   -      D       F     DFF_X1          1  0.006   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 882: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[29][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.031
      Required Time:=    0.204
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.289  
  FE_RC_1151_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.308  
  FE_RC_1149_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.013   0.021    0.329  
  FE_RC_1150_0/ZN         -      A->ZN   F     INV_X8          2  0.013   0.016    0.344  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   R     INV_X16        30  0.009   0.020    0.364  
  g162755/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.379  
  g161927/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.399  
  cpuregs_reg[29][11]/D   -      D       R     DFF_X1          1  0.017   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 883: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[27][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.031
      Required Time:=    0.204
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.289  
  FE_RC_1151_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.308  
  FE_RC_1149_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.013   0.021    0.329  
  FE_RC_1150_0/ZN         -      A->ZN   F     INV_X8          2  0.013   0.016    0.344  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   R     INV_X16        30  0.009   0.020    0.364  
  g162725/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.379  
  g179955/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.398  
  cpuregs_reg[27][11]/D   -      D       R     DFF_X1          1  0.018   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 884: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[21][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.023
      Required Time:=    0.213
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.028    0.375  
  g162968/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.396  
  FE_RC_1923_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.408  
  cpuregs_reg[21][14]/D   -      D       F     DFF_X1          1  0.007   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 885: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[27][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.201 (P)    0.112 (P)
            Arrival:=    0.238       -0.002

              Setup:-    0.027
      Required Time:=    0.211
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g161873/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[27][18]/D   -      D       F     DFF_X1          1  0.015   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 886: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[10][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.031
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.402
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.289  
  FE_RC_1151_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.308  
  FE_RC_1149_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.013   0.021    0.329  
  FE_RC_1150_0/ZN         -      A->ZN   F     INV_X8          2  0.013   0.016    0.344  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   R     INV_X16        30  0.009   0.023    0.367  
  g162798/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.381  
  g162075/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.400  
  cpuregs_reg[10][11]/D   -      D       R     DFF_X1          1  0.018   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 887: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[31][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.030
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.409
              Slack:=   -0.194

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.038    0.362  
  g162881/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.379  
  g162024/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.398  
  cpuregs_reg[31][17]/D           -      D       R     DFF_X1          1  0.016   0.000    0.398  
#-----------------------------------------------------------------------------------------------
Path 888: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[21][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.030
      Required Time:=    0.204
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185437/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g189877/ZN              -      A1->ZN  R     NAND2_X4        2  0.010   0.027    0.345  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   F     INV_X8         25  0.019   0.025    0.370  
  g192909/ZN              -      B1->ZN  R     OAI21_X1        1  0.016   0.028    0.398  
  cpuregs_reg[21][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 889: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[9][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.175 (P)    0.112 (P)
            Arrival:=    0.212       -0.002

              Setup:-    0.024
      Required Time:=    0.188
       Launch Clock:=   -0.002
          Data Path:+    0.384
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.021    0.345  
  g162779/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.365  
  g191459/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.382  
  cpuregs_reg[9][7]/D     -      D       F     DFF_X1          1  0.008   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 890: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[7][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.150 (P)    0.112 (P)
            Arrival:=    0.186       -0.002

              Setup:-    0.024
      Required Time:=    0.162
       Launch Clock:=   -0.002
          Data Path:+    0.358
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7031/ZN    -      A->ZN   F     XNOR2_X1        1  0.010   0.037    0.238  
  FE_RC_1478_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.029    0.266  
  FE_RC_1477_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.020   0.025    0.291  
  FE_OCPC1476_n_2056/Z    -      A->Z    F     BUF_X16        30  0.014   0.031    0.322  
  g161442/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.339  
  g160727/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.356  
  cpuregs_reg[7][4]/D     -      D       F     DFF_X1          1  0.008   0.000    0.356  
#---------------------------------------------------------------------------------------
Path 891: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[23][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.025
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.037    0.387  
  FE_RC_442_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.404  
  cpuregs_reg[23][24]/D   -      D       F     DFF_X1          1  0.012   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 892: VIOLATED (-0.194 ns) Setup Check with Pin mem_instr_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_prefetch_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_instr_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.096 (P)
            Arrival:=    0.138       -0.017

              Setup:-    0.029
      Required Time:=    0.110
       Launch Clock:=   -0.017
          Data Path:+    0.321
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.017  
  mem_do_prefetch_reg/Q   -      CK->Q   F     DFF_X1          4  0.071   0.114    0.097  
  g85066__192734/ZN       -      A2->ZN  R     NOR2_X1         1  0.017   0.041    0.137  
  FE_OCPC1442_n_34495/Z   -      A->Z    R     BUF_X4          2  0.024   0.034    0.171  
  g84790__2391/ZN         -      A1->ZN  F     NAND2_X4        3  0.014   0.014    0.185  
  g167910/ZN              -      A1->ZN  R     NAND3_X2        1  0.008   0.019    0.205  
  g180687/ZN              -      A2->ZN  F     NAND2_X4        5  0.015   0.030    0.234  
  g167358/ZN              -      A->ZN   R     INV_X16        65  0.018   0.042    0.276  
  g165751/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.014    0.290  
  g164697/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.304  
  mem_instr_reg/D         -      D       R     DFF_X1          1  0.010   0.000    0.304  
#---------------------------------------------------------------------------------------
Path 893: VIOLATED (-0.194 ns) Setup Check with Pin count_instr_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.120 (P)
            Arrival:=    0.177        0.007

              Setup:-    0.030
      Required Time:=    0.147
       Launch Clock:=    0.007
          Data Path:+    0.334
              Slack:=   -0.194

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                           -      CK      R     (arrival)      65  0.073       -    0.007  
  count_instr_reg[7]/Q                            -      CK->Q   R     DFF_X1          4  0.073   0.112    0.119  
  inc_add_1559_34_g192315/ZN                      -      A1->ZN  R     AND2_X2         1  0.017   0.033    0.151  
  inc_add_1559_34_g192313/ZN                      -      A2->ZN  F     NAND2_X2        2  0.009   0.020    0.171  
  inc_add_1559_34_g192312/ZN                      -      A2->ZN  R     NOR2_X4         1  0.011   0.029    0.200  
  inc_add_1559_34_g1055/ZN                        -      A2->ZN  F     NAND2_X4        2  0.015   0.022    0.221  
  FE_DBTC37_inc_add_1559_34_n_821/ZN              -      A->ZN   R     INV_X8          2  0.011   0.014    0.236  
  FE_OCPC1711_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   F     INV_X2          1  0.007   0.013    0.248  
  FE_OCPC1712_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   R     INV_X8         17  0.007   0.018    0.266  
  inc_add_1559_34_g1031/ZN                        -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.281  
  inc_add_1559_34_g923/ZN                         -      A->ZN   R     XNOR2_X1        1  0.008   0.027    0.309  
  g169419/ZN                                      -      A->ZN   F     INV_X1          1  0.019   0.009    0.318  
  g166861/ZN                                      -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.341  
  count_instr_reg[17]/D                           -      D       R     DFF_X1          1  0.017   0.000    0.341  
#---------------------------------------------------------------------------------------------------------------
Path 894: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[29][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.143 (P)
            Arrival:=    0.238        0.029

              Setup:-    0.025
      Required Time:=    0.213
       Launch Clock:=    0.029
          Data Path:+    0.378
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK       -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q        -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN    -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN    -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN    -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7046/ZN    -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7037/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.281  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g185358/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.336  
  g193832/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.023    0.359  
  FE_OCPC1961_n_35604/ZN  -      A->ZN   R     INV_X8         21  0.014   0.033    0.391  
  g174383/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.407  
  cpuregs_reg[29][26]/D   -      D       F     DFF_X1          1  0.011   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 895: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[31][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.027
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.037    0.387  
  g162034/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.404  
  cpuregs_reg[31][24]/D   -      D       F     DFF_X1          1  0.015   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 896: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[30][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.023
      Required Time:=    0.211
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.025    0.372  
  g162863/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.022    0.393  
  FE_RC_3474_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.405  
  cpuregs_reg[30][14]/D   -      D       F     DFF_X1          1  0.006   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 897: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[23][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.099 (P)
            Arrival:=    0.215       -0.014

              Setup:-    0.030
      Required Time:=    0.185
       Launch Clock:=   -0.014
          Data Path:+    0.393
              Slack:=   -0.194

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN        -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN                -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN   -      A->ZN   R     INV_X8          6  0.013   0.023    0.285  
  g185061/ZN             -      A1->ZN  F     NAND2_X4        1  0.012   0.018    0.303  
  FE_OCPC981_n_26134/ZN  -      A->ZN   R     INV_X8          6  0.009   0.022    0.324  
  FE_OCPC988_n_26134/ZN  -      A->ZN   F     INV_X4          4  0.016   0.012    0.336  
  FE_RC_1313_0_dup/ZN    -      A->ZN   R     INV_X2          2  0.007   0.012    0.348  
  g162991/ZN             -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.360  
  g162133/ZN             -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.379  
  cpuregs_reg[23][7]/D   -      D       R     DFF_X1          1  0.017   0.000    0.379  
#--------------------------------------------------------------------------------------
Path 898: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[24][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.232       -0.011

              Setup:-    0.029
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.409
              Slack:=   -0.194

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.040    0.364  
  g162671/ZN                      -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  FE_RC_2061_0/ZN                 -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.398  
  cpuregs_reg[24][17]/D           -      D       R     DFF_X1          1  0.009   0.000    0.398  
#-----------------------------------------------------------------------------------------------
Path 899: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[23][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.099 (P)
            Arrival:=    0.215       -0.014

              Setup:-    0.030
      Required Time:=    0.185
       Launch Clock:=   -0.014
          Data Path:+    0.393
              Slack:=   -0.194

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN        -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN                -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN   -      A->ZN   R     INV_X8          6  0.013   0.023    0.285  
  g185061/ZN             -      A1->ZN  F     NAND2_X4        1  0.012   0.018    0.303  
  FE_OCPC981_n_26134/ZN  -      A->ZN   R     INV_X8          6  0.009   0.022    0.324  
  FE_OCPC988_n_26134/ZN  -      A->ZN   F     INV_X4          4  0.016   0.012    0.336  
  FE_RC_1313_0_dup/ZN    -      A->ZN   R     INV_X2          2  0.007   0.012    0.348  
  g162989/ZN             -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.360  
  g162131/ZN             -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.379  
  cpuregs_reg[23][5]/D   -      D       R     DFF_X1          1  0.017   0.000    0.379  
#--------------------------------------------------------------------------------------
Path 900: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[31][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.030
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.409
              Slack:=   -0.194

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.037    0.361  
  g162882/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.379  
  g162027/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.398  
  cpuregs_reg[31][19]/D           -      D       R     DFF_X1          1  0.017   0.000    0.398  
#-----------------------------------------------------------------------------------------------
Path 901: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[23][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.026
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.032    0.384  
  g185068/ZN              -      A1->ZN  F     OAI22_X1        1  0.019   0.019    0.403  
  cpuregs_reg[23][22]/D   -      D       F     DFF_X1          1  0.013   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 902: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[23][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.030
      Required Time:=    0.203
       Launch Clock:=   -0.011
          Data Path:+    0.408
              Slack:=   -0.194

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.037    0.361  
  g163002/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.378  
  g162145/ZN                      -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.397  
  cpuregs_reg[23][19]/D           -      D       R     DFF_X1          1  0.017   0.000    0.397  
#-----------------------------------------------------------------------------------------------
Path 903: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[27][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.143 (P)
            Arrival:=    0.238        0.029

              Setup:-    0.027
      Required Time:=    0.211
       Launch Clock:=    0.029
          Data Path:+    0.376
              Slack:=   -0.194

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_960_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.295  
  FE_RC_959_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.022    0.317  
  g184362/ZN             -      A1->ZN  R     NAND2_X4        2  0.013   0.021    0.338  
  g184361/ZN             -      A1->ZN  F     NAND2_X4        6  0.012   0.021    0.359  
  g184368/ZN             -      A->ZN   R     INV_X4         11  0.013   0.031    0.389  
  g161882/ZN             -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.405  
  cpuregs_reg[27][27]/D  -      D       F     DFF_X1          1  0.015   0.000    0.405  
#--------------------------------------------------------------------------------------
Path 904: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[2][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.099 (P)
            Arrival:=    0.234       -0.014

              Setup:-    0.023
      Required Time:=    0.211
       Launch Clock:=   -0.014
          Data Path:+    0.418
              Slack:=   -0.194

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182798/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g190073/ZN            -      A->ZN   R     INV_X16        64  0.014   0.058    0.345  
  FE_RC_1413_0/ZN       -      A1->ZN  R     OR2_X1          1  0.044   0.044    0.389  
  FE_RC_503_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.018   0.015    0.404  
  cpuregs_reg[2][17]/D  -      D       F     DFF_X1          1  0.007   0.000    0.404  
#-------------------------------------------------------------------------------------
Path 905: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[7][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.023
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.025    0.372  
  g161452/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.391  
  FE_RC_2033_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.010   0.013    0.403  
  cpuregs_reg[7][14]/D    -      D       F     DFF_X1          1  0.006   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 906: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[29][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.201 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.025
      Required Time:=    0.212
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g174377/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[29][18]/D   -      D       F     DFF_X1          1  0.012   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 907: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[25][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.352  
  g185432/ZN              -      A->ZN   R     INV_X8         25  0.015   0.032    0.383  
  g161815/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.400  
  cpuregs_reg[25][20]/D   -      D       F     DFF_X1          1  0.016   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 908: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[27][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.030
      Required Time:=    0.203
       Launch Clock:=   -0.011
          Data Path:+    0.408
              Slack:=   -0.193

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.037    0.361  
  g162732/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.378  
  g179949/ZN                      -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.397  
  cpuregs_reg[27][19]/D           -      D       R     DFF_X1          1  0.017   0.000    0.397  
#-----------------------------------------------------------------------------------------------
Path 909: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[29][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.025
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.036    0.387  
  g174365/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.403  
  cpuregs_reg[29][24]/D   -      D       F     DFF_X1          1  0.012   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 910: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[31][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.099 (P)
            Arrival:=    0.216       -0.014

              Setup:-    0.030
      Required Time:=    0.186
       Launch Clock:=   -0.014
          Data Path:+    0.393
              Slack:=   -0.193

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g170460/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.054    0.323  
  g163214/ZN            -      A->ZN   R     INV_X16        35  0.013   0.022    0.345  
  g162869/ZN            -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.360  
  g162008/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.379  
  cpuregs_reg[31][5]/D  -      D       R     DFF_X1          1  0.017   0.000    0.379  
#-------------------------------------------------------------------------------------
Path 911: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[26][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.023
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.026    0.373  
  g162714/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.392  
  FE_RC_1345_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.404  
  cpuregs_reg[26][14]/D   -      D       F     DFF_X1          1  0.006   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 912: VIOLATED (-0.193 ns) Setup Check with Pin count_cycle_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.114 (P)
            Arrival:=    0.178        0.000

              Setup:-    0.023
      Required Time:=    0.155
       Launch Clock:=    0.000
          Data Path:+    0.348
              Slack:=   -0.193

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK          -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN     -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  inc_add_1428_40_g1086/ZN       -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.169  
  inc_add_1428_40_g1081/ZN       -      A2->ZN  R     NOR2_X4         1  0.008   0.027    0.195  
  g176785/ZN                     -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.214  
  FE_DBTC14_n_17415/ZN           -      A->ZN   R     INV_X4          3  0.010   0.017    0.231  
  FE_OFC208_FE_DBTN14_n_17415/Z  -      A->Z    R     BUF_X4         15  0.010   0.035    0.266  
  inc_add_1428_40_g1045/ZN       -      A1->ZN  F     NAND2_X1        1  0.019   0.017    0.283  
  inc_add_1428_40_g969/ZN        -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.321  
  g170516/ZN                     -      A1->ZN  F     AND2_X2         1  0.013   0.027    0.348  
  count_cycle_reg[23]/D          -      D       F     DFF_X1          1  0.007   0.000    0.348  
#----------------------------------------------------------------------------------------------
Path 913: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[29][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.112 (P)
            Arrival:=    0.216       -0.002

              Setup:-    0.023
      Required Time:=    0.192
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.017    0.356  
  g162754/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.374  
  FE_RC_3440_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.386  
  cpuregs_reg[29][10]/D   -      D       F     DFF_X1          1  0.006   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 914: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[27][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.099 (P)
            Arrival:=    0.216       -0.014

              Setup:-    0.030
      Required Time:=    0.185
       Launch Clock:=   -0.014
          Data Path:+    0.393
              Slack:=   -0.193

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g186698/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.324  
  FE_DBTC9_n_27856/ZN   -      A->ZN   R     INV_X16        35  0.013   0.024    0.348  
  g179948/ZN            -      A1->ZN  F     NAND2_X2        1  0.015   0.012    0.360  
  g179947/ZN            -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.379  
  cpuregs_reg[27][5]/D  -      D       R     DFF_X1          1  0.017   0.000    0.379  
#-------------------------------------------------------------------------------------
Path 915: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[26][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.402
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.352  
  g185432/ZN              -      A->ZN   R     INV_X8         25  0.015   0.032    0.383  
  g161845/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.017    0.400  
  cpuregs_reg[26][20]/D   -      D       F     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 916: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[7][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.176 (P)    0.112 (P)
            Arrival:=    0.213       -0.002

              Setup:-    0.024
      Required Time:=    0.188
       Launch Clock:=   -0.002
          Data Path:+    0.383
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.021    0.345  
  g161445/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.364  
  g160725/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.381  
  cpuregs_reg[7][7]/D     -      D       F     DFF_X1          1  0.008   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 917: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[28][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.352  
  g185432/ZN              -      A->ZN   R     INV_X8         25  0.015   0.032    0.383  
  g161905/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.399  
  cpuregs_reg[28][20]/D   -      D       F     DFF_X1          1  0.017   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 918: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[18][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.025
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.028    0.380  
  g162208/ZN              -      A1->ZN  F     OAI22_X1        1  0.018   0.019    0.399  
  cpuregs_reg[18][22]/D   -      D       F     DFF_X1          1  0.010   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 919: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[26][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.032    0.383  
  g161847/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.399  
  cpuregs_reg[26][22]/D   -      D       F     DFF_X1          1  0.016   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 920: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[7][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.177 (P)    0.112 (P)
            Arrival:=    0.213       -0.002

              Setup:-    0.023
      Required Time:=    0.190
       Launch Clock:=   -0.002
          Data Path:+    0.385
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.017    0.356  
  g161448/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.371  
  FE_RC_1860_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.383  
  cpuregs_reg[7][10]/D    -      D       F     DFF_X1          1  0.006   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 921: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[31][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.201 (P)    0.143 (P)
            Arrival:=    0.237        0.029

              Setup:-    0.031
      Required Time:=    0.206
       Launch Clock:=    0.029
          Data Path:+    0.370
              Slack:=   -0.193

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN             -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361_dup/ZN         -      A1->ZN  R     NAND2_X4        2  0.012   0.024    0.355  
  g184368_dup/ZN         -      A->ZN   F     INV_X8         14  0.018   0.018    0.373  
  g162039/ZN             -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.399  
  cpuregs_reg[31][27]/D  -      D       R     DFF_X1          1  0.018   0.000    0.399  
#--------------------------------------------------------------------------------------
Path 922: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[1][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.030
      Required Time:=    0.205
       Launch Clock:=   -0.002
          Data Path:+    0.399
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185437/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g189877/ZN              -      A1->ZN  R     NAND2_X4        2  0.010   0.027    0.345  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   F     INV_X8         25  0.019   0.025    0.370  
  g161669/ZN              -      B1->ZN  R     OAI21_X1        1  0.016   0.027    0.398  
  cpuregs_reg[1][24]/D    -      D       R     DFF_X1          1  0.017   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 923: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[8][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.112 (P)
            Arrival:=    0.239       -0.002

              Setup:-    0.025
      Required Time:=    0.214
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g174730/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.017    0.406  
  cpuregs_reg[8][18]/D    -      D       F     DFF_X1          1  0.012   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 924: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[18][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.028
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.408
              Slack:=   -0.193

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g162927/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.381  
  FE_RC_1963_0/ZN                 -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.397  
  cpuregs_reg[18][19]/D           -      D       R     DFF_X1          1  0.009   0.000    0.397  
#-----------------------------------------------------------------------------------------------
Path 925: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[12][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.026
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.403
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.032    0.384  
  g174598/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.017    0.401  
  cpuregs_reg[12][22]/D   -      D       F     DFF_X1          1  0.013   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 926: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[31][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.352  
  g185432/ZN              -      A->ZN   R     INV_X8         25  0.015   0.032    0.383  
  g162029/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.399  
  cpuregs_reg[31][20]/D   -      D       F     DFF_X1          1  0.016   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 927: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[12][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.112 (P)
            Arrival:=    0.238       -0.002

              Setup:-    0.025
      Required Time:=    0.213
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.307  
  g183074/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.020    0.326  
  g193830/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.029    0.355  
  FE_OCPC958_n_35602/ZN   -      A->ZN   R     INV_X8         25  0.018   0.035    0.390  
  g174596/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[12][18]/D   -      D       F     DFF_X1          1  0.012   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 928: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[29][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.143 (P)
            Arrival:=    0.238        0.029

              Setup:-    0.031
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.371
              Slack:=   -0.192

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN             -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361/ZN             -      A1->ZN  R     NAND2_X4        6  0.012   0.024    0.355  
  g184368/ZN             -      A->ZN   F     INV_X4         11  0.018   0.020    0.374  
  g174381/ZN             -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.400  
  cpuregs_reg[29][27]/D  -      D       R     DFF_X1          1  0.017   0.000    0.400  
#--------------------------------------------------------------------------------------
Path 929: VIOLATED (-0.192 ns) Setup Check with Pin count_cycle_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.114 (P)
            Arrival:=    0.177        0.000

              Setup:-    0.028
      Required Time:=    0.149
       Launch Clock:=    0.000
          Data Path:+    0.341
              Slack:=   -0.192

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK          -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN     -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  inc_add_1428_40_g1086/ZN       -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.169  
  inc_add_1428_40_g1081/ZN       -      A2->ZN  R     NOR2_X4         1  0.008   0.027    0.195  
  g176785/ZN                     -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.214  
  FE_DBTC14_n_17415/ZN           -      A->ZN   R     INV_X4          3  0.010   0.017    0.231  
  FE_OFC208_FE_DBTN14_n_17415/Z  -      A->Z    R     BUF_X4         15  0.010   0.035    0.266  
  inc_add_1428_40_g1040/ZN       -      A1->ZN  F     NAND2_X1        1  0.019   0.017    0.282  
  inc_add_1428_40_g971/ZN        -      A->ZN   R     XNOR2_X1        1  0.009   0.028    0.311  
  g170483/ZN                     -      A1->ZN  R     AND2_X2         1  0.020   0.030    0.341  
  count_cycle_reg[19]/D          -      D       R     DFF_X1          1  0.009   0.000    0.341  
#----------------------------------------------------------------------------------------------
Path 930: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[31][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.402
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.032    0.384  
  g162031/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.400  
  cpuregs_reg[31][22]/D   -      D       F     DFF_X1          1  0.016   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 931: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[27][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.352  
  g185432/ZN              -      A->ZN   R     INV_X8         25  0.015   0.032    0.384  
  g161875/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.399  
  cpuregs_reg[27][20]/D   -      D       F     DFF_X1          1  0.015   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 932: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[24][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.031    0.383  
  g161787/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.398  
  cpuregs_reg[24][22]/D   -      D       F     DFF_X1          1  0.016   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 933: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[28][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.027
      Required Time:=    0.204
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.029    0.381  
  g161907/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.396  
  cpuregs_reg[28][22]/D   -      D       F     DFF_X1          1  0.017   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 934: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[30][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.402
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.032    0.384  
  g161988/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.400  
  cpuregs_reg[30][22]/D   -      D       F     DFF_X1          1  0.016   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 935: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[30][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.352  
  g185432/ZN              -      A->ZN   R     INV_X8         25  0.015   0.032    0.383  
  g161985/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.399  
  cpuregs_reg[30][20]/D   -      D       F     DFF_X1          1  0.016   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 936: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[5][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.029
      Required Time:=    0.204
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.289  
  FE_RC_1151_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.308  
  FE_RC_1149_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.013   0.021    0.329  
  FE_RC_1150_0/ZN         -      A->ZN   F     INV_X8          2  0.013   0.016    0.344  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   R     INV_X16        30  0.009   0.022    0.366  
  g161419/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.381  
  FE_RC_1317_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.396  
  cpuregs_reg[5][11]/D    -      D       R     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 937: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[27][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.032    0.384  
  g161877/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.399  
  cpuregs_reg[27][22]/D   -      D       F     DFF_X1          1  0.015   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 938: VIOLATED (-0.192 ns) Setup Check with Pin count_cycle_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.114 (P)
            Arrival:=    0.178        0.000

              Setup:-    0.023
      Required Time:=    0.155
       Launch Clock:=    0.000
          Data Path:+    0.347
              Slack:=   -0.192

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK          -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN     -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  inc_add_1428_40_g1086/ZN       -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.169  
  inc_add_1428_40_g1081/ZN       -      A2->ZN  R     NOR2_X4         1  0.008   0.027    0.195  
  g176785/ZN                     -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.214  
  FE_DBTC14_n_17415/ZN           -      A->ZN   R     INV_X4          3  0.010   0.017    0.231  
  FE_OFC208_FE_DBTN14_n_17415/Z  -      A->Z    R     BUF_X4         15  0.010   0.035    0.266  
  inc_add_1428_40_g1041/ZN       -      A1->ZN  F     NAND2_X1        1  0.019   0.017    0.283  
  inc_add_1428_40_g970/ZN        -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.320  
  g170486/ZN                     -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.347  
  count_cycle_reg[21]/D          -      D       F     DFF_X1          1  0.006   0.000    0.347  
#----------------------------------------------------------------------------------------------
Path 939: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[3][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.177 (P)    0.112 (P)
            Arrival:=    0.214       -0.002

              Setup:-    0.023
      Required Time:=    0.190
       Launch Clock:=   -0.002
          Data Path:+    0.384
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1049_n_1859/ZN   -      A->ZN   F     INV_X8         13  0.023   0.014    0.353  
  g161388/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.370  
  FE_RC_2045_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.382  
  cpuregs_reg[3][10]/D    -      D       F     DFF_X1          1  0.006   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 940: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[10][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.031    0.382  
  g162088/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.398  
  cpuregs_reg[10][24]/D   -      D       F     DFF_X1          1  0.016   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 941: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[17][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.232       -0.011

              Setup:-    0.029
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.407
              Slack:=   -0.192

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.040    0.364  
  g162896/ZN                      -      A1->ZN  F     NAND2_X1        1  0.027   0.018    0.381  
  FE_RC_3436_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.396  
  cpuregs_reg[17][17]/D           -      D       R     DFF_X1          1  0.009   0.000    0.396  
#-----------------------------------------------------------------------------------------------
Path 942: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[12][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.025
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.403
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.035    0.386  
  g174584/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.402  
  cpuregs_reg[12][24]/D   -      D       F     DFF_X1          1  0.012   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 943: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[13][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.352  
  g185432/ZN              -      A->ZN   R     INV_X8         25  0.015   0.032    0.383  
  g161575/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.399  
  cpuregs_reg[13][20]/D   -      D       F     DFF_X1          1  0.016   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 944: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[9][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.031
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.370
              Slack:=   -0.192

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN  -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN  -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN        -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN            -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361/ZN            -      A1->ZN  R     NAND2_X4        6  0.012   0.024    0.355  
  g184368/ZN            -      A->ZN   F     INV_X4         11  0.018   0.019    0.374  
  g161795/ZN            -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.400  
  cpuregs_reg[9][27]/D  -      D       R     DFF_X1          1  0.017   0.000    0.400  
#-------------------------------------------------------------------------------------
Path 945: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[19][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.025
      Required Time:=    0.211
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.036    0.387  
  FE_RC_3486_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.403  
  cpuregs_reg[19][24]/D   -      D       F     DFF_X1          1  0.011   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 946: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[1][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.190 (P)    0.112 (P)
            Arrival:=    0.226       -0.002

              Setup:-    0.026
      Required Time:=    0.201
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.018    0.357  
  g176766/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.375  
  g176765/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.392  
  cpuregs_reg[1][10]/D    -      D       F     DFF_X1          1  0.013   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 947: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[20][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.030
      Required Time:=    0.205
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185437/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g189877/ZN              -      A1->ZN  R     NAND2_X4        2  0.010   0.027    0.345  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   F     INV_X8         25  0.019   0.024    0.369  
  FE_RC_3465_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.016   0.027    0.396  
  cpuregs_reg[20][24]/D   -      D       R     DFF_X1          1  0.016   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 948: VIOLATED (-0.191 ns) Setup Check with Pin count_cycle_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.140 (P)    0.114 (P)
            Arrival:=    0.177        0.000

              Setup:-    0.023
      Required Time:=    0.154
       Launch Clock:=    0.000
          Data Path:+    0.345
              Slack:=   -0.191

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK          -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN     -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  inc_add_1428_40_g1086/ZN       -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.169  
  inc_add_1428_40_g1081/ZN       -      A2->ZN  R     NOR2_X4         1  0.008   0.027    0.195  
  g176785/ZN                     -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.214  
  FE_DBTC14_n_17415/ZN           -      A->ZN   R     INV_X4          3  0.010   0.017    0.231  
  FE_OFC208_FE_DBTN14_n_17415/Z  -      A->Z    R     BUF_X4         15  0.010   0.034    0.265  
  inc_add_1428_40_g1032/ZN       -      A1->ZN  F     NAND2_X1        1  0.019   0.017    0.282  
  inc_add_1428_40_g980/ZN        -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.320  
  g170511/ZN                     -      A1->ZN  F     AND2_X2         1  0.009   0.025    0.345  
  count_cycle_reg[18]/D          -      D       F     DFF_X1          1  0.007   0.000    0.345  
#----------------------------------------------------------------------------------------------
Path 949: VIOLATED (-0.191 ns) Setup Check with Pin count_cycle_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.114 (P)
            Arrival:=    0.179        0.000

              Setup:-    0.023
      Required Time:=    0.156
       Launch Clock:=    0.000
          Data Path:+    0.347
              Slack:=   -0.191

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK          -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN     -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  inc_add_1428_40_g1086/ZN       -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.169  
  inc_add_1428_40_g1081/ZN       -      A2->ZN  R     NOR2_X4         1  0.008   0.027    0.195  
  g176785/ZN                     -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.214  
  FE_DBTC14_n_17415/ZN           -      A->ZN   R     INV_X4          3  0.010   0.017    0.231  
  FE_OFC208_FE_DBTN14_n_17415/Z  -      A->Z    R     BUF_X4         15  0.010   0.035    0.266  
  inc_add_1428_40_g1028/ZN       -      A1->ZN  F     NAND2_X1        1  0.019   0.017    0.284  
  inc_add_1428_40_g973/ZN        -      A->ZN   F     XNOR2_X1        1  0.010   0.037    0.321  
  g170484/ZN                     -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.347  
  count_cycle_reg[20]/D          -      D       F     DFF_X1          1  0.006   0.000    0.347  
#----------------------------------------------------------------------------------------------
Path 950: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[2][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.028
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.289  
  FE_RC_1151_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.308  
  FE_RC_1149_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.013   0.021    0.329  
  FE_RC_1150_0/ZN         -      A->ZN   F     INV_X8          2  0.013   0.016    0.344  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   R     INV_X16        30  0.009   0.024    0.368  
  g161299/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.384  
  FE_RC_344_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.399  
  cpuregs_reg[2][11]/D    -      D       R     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 951: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[10][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.399
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.030    0.381  
  g162086/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.397  
  cpuregs_reg[10][22]/D   -      D       F     DFF_X1          1  0.016   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 952: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[20][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.190 (P)    0.112 (P)
            Arrival:=    0.226       -0.002

              Setup:-    0.025
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.018    0.357  
  g192469/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.375  
  g162226/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.393  
  cpuregs_reg[20][10]/D   -      D       F     DFF_X1          1  0.010   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 953: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[1][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.028
      Required Time:=    0.203
       Launch Clock:=   -0.002
          Data Path:+    0.396
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.038    0.364  
  g176163/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.381  
  FE_RC_3457_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.394  
  cpuregs_reg[1][8]/D     -      D       R     DFF_X1          1  0.009   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 954: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[4][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.112 (P)
            Arrival:=    0.230       -0.002

              Setup:-    0.028
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.289  
  FE_RC_1151_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.308  
  FE_RC_1149_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.013   0.021    0.329  
  FE_RC_1150_0/ZN         -      A->ZN   F     INV_X8          2  0.013   0.016    0.344  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   R     INV_X16        30  0.009   0.022    0.366  
  g161329/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.380  
  FE_RC_485_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.393  
  cpuregs_reg[4][11]/D    -      D       R     DFF_X1          1  0.008   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 955: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[10][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.232       -0.011

              Setup:-    0.028
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.406
              Slack:=   -0.191

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g162805/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  FE_RC_3444_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.395  
  cpuregs_reg[10][19]/D           -      D       R     DFF_X1          1  0.009   0.000    0.395  
#-----------------------------------------------------------------------------------------------
Path 956: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[29][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.025
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.352  
  g185432/ZN              -      A->ZN   R     INV_X8         25  0.015   0.032    0.384  
  g174374/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.399  
  cpuregs_reg[29][20]/D   -      D       F     DFF_X1          1  0.012   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 957: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[25][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.201 (P)    0.143 (P)
            Arrival:=    0.237        0.029

              Setup:-    0.031
      Required Time:=    0.207
       Launch Clock:=    0.029
          Data Path:+    0.368
              Slack:=   -0.191

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN             -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361_dup/ZN         -      A1->ZN  R     NAND2_X4        2  0.012   0.024    0.355  
  g184368_dup/ZN         -      A->ZN   F     INV_X8         14  0.018   0.018    0.373  
  g161822/ZN             -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.398  
  cpuregs_reg[25][27]/D  -      D       R     DFF_X1          1  0.017   0.000    0.398  
#--------------------------------------------------------------------------------------
Path 958: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[9][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.232       -0.011

              Setup:-    0.028
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.406
              Slack:=   -0.191

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g162790/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  FE_RC_1868_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.395  
  cpuregs_reg[9][19]/D            -      D       R     DFF_X1          1  0.009   0.000    0.395  
#-----------------------------------------------------------------------------------------------
Path 959: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[26][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.028
      Required Time:=    0.203
       Launch Clock:=   -0.002
          Data Path:+    0.396
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.037    0.363  
  g162336/ZN              -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.380  
  FE_RC_1933_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.394  
  cpuregs_reg[26][8]/D    -      D       R     DFF_X1          1  0.009   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 960: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[30][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.201 (P)    0.143 (P)
            Arrival:=    0.237        0.029

              Setup:-    0.031
      Required Time:=    0.207
       Launch Clock:=    0.029
          Data Path:+    0.368
              Slack:=   -0.191

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN             -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361_dup/ZN         -      A1->ZN  R     NAND2_X4        2  0.012   0.024    0.355  
  g184368_dup/ZN         -      A->ZN   F     INV_X8         14  0.018   0.018    0.373  
  g161995/ZN             -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.398  
  cpuregs_reg[30][27]/D  -      D       R     DFF_X1          1  0.017   0.000    0.398  
#--------------------------------------------------------------------------------------
Path 961: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[30][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.099 (P)
            Arrival:=    0.215       -0.014

              Setup:-    0.030
      Required Time:=    0.185
       Launch Clock:=   -0.014
          Data Path:+    0.391
              Slack:=   -0.191

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g81_dup/ZN            -      A1->ZN  F     NAND2_X2        4  0.015   0.032    0.270  
  g175005/ZN            -      A1->ZN  F     OR2_X4          1  0.020   0.055    0.324  
  g163218/ZN            -      A->ZN   R     INV_X16        35  0.013   0.023    0.347  
  g162856/ZN            -      A1->ZN  F     NAND2_X4        1  0.017   0.011    0.359  
  g161964/ZN            -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.376  
  cpuregs_reg[30][7]/D  -      D       R     DFF_X1          1  0.016   0.000    0.376  
#-------------------------------------------------------------------------------------
Path 962: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[13][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.027
      Required Time:=    0.205
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.029    0.380  
  g161577/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.396  
  cpuregs_reg[13][22]/D   -      D       F     DFF_X1          1  0.016   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 963: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[24][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.023
      Required Time:=    0.214
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.028    0.375  
  g162668/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.393  
  FE_RC_1945_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.405  
  cpuregs_reg[24][14]/D   -      D       F     DFF_X1          1  0.006   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 964: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[10][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.352  
  g185432/ZN              -      A->ZN   R     INV_X8         25  0.015   0.031    0.383  
  g162084/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.398  
  cpuregs_reg[10][20]/D   -      D       F     DFF_X1          1  0.016   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 965: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[8][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.030
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.370
              Slack:=   -0.191

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN  -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN  -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN        -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN            -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361/ZN            -      A1->ZN  R     NAND2_X4        6  0.012   0.024    0.355  
  g184368/ZN            -      A->ZN   F     INV_X4         11  0.018   0.019    0.374  
  g174749/ZN            -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.399  
  cpuregs_reg[8][27]/D  -      D       R     DFF_X1          1  0.016   0.000    0.399  
#-------------------------------------------------------------------------------------
Path 966: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[28][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.143 (P)
            Arrival:=    0.238        0.029

              Setup:-    0.031
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.369
              Slack:=   -0.191

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN             -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361_dup/ZN         -      A1->ZN  R     NAND2_X4        2  0.012   0.024    0.355  
  g184368_dup/ZN         -      A->ZN   F     INV_X8         14  0.018   0.019    0.373  
  g161912/ZN             -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.398  
  cpuregs_reg[28][27]/D  -      D       R     DFF_X1          1  0.018   0.000    0.398  
#--------------------------------------------------------------------------------------
Path 967: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[29][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.178 (P)    0.099 (P)
            Arrival:=    0.215       -0.014

              Setup:-    0.030
      Required Time:=    0.185
       Launch Clock:=   -0.014
          Data Path:+    0.390
              Slack:=   -0.191

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g193899/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC7_n_35671/ZN   -      A->ZN   R     INV_X16        35  0.013   0.021    0.343  
  g178489/ZN            -      A1->ZN  F     NAND2_X1        1  0.016   0.014    0.357  
  g178488/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.376  
  cpuregs_reg[29][5]/D  -      D       R     DFF_X1          1  0.016   0.000    0.376  
#-------------------------------------------------------------------------------------
Path 968: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[25][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.027
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.032    0.384  
  g161817/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.399  
  cpuregs_reg[25][22]/D   -      D       F     DFF_X1          1  0.016   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 969: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[26][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.112 (P)
            Arrival:=    0.230       -0.002

              Setup:-    0.028
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.289  
  FE_RC_1151_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.308  
  FE_RC_1149_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.013   0.021    0.329  
  FE_RC_1150_0/ZN         -      A->ZN   F     INV_X8          2  0.013   0.016    0.344  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   R     INV_X16        30  0.009   0.021    0.365  
  g162711/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.379  
  FE_RC_497_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.393  
  cpuregs_reg[26][11]/D   -      D       R     DFF_X1          1  0.009   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 970: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[29][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.402
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.032    0.384  
  g174372/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.400  
  cpuregs_reg[29][22]/D   -      D       F     DFF_X1          1  0.012   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 971: VIOLATED (-0.191 ns) Setup Check with Pin mem_wstrb_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_prefetch_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wstrb_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.096 (P)
            Arrival:=    0.137       -0.017

              Setup:-    0.028
      Required Time:=    0.109
       Launch Clock:=   -0.017
          Data Path:+    0.317
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.017  
  mem_do_prefetch_reg/Q   -      CK->Q   F     DFF_X1          4  0.071   0.114    0.097  
  g85066__192734/ZN       -      A2->ZN  R     NOR2_X1         1  0.017   0.041    0.137  
  FE_OCPC1442_n_34495/Z   -      A->Z    R     BUF_X4          2  0.024   0.034    0.171  
  g84790__2391/ZN         -      A1->ZN  F     NAND2_X4        3  0.014   0.014    0.185  
  g167910/ZN              -      A1->ZN  R     NAND3_X2        1  0.008   0.019    0.205  
  g180687/ZN              -      A2->ZN  F     NAND2_X4        5  0.015   0.030    0.234  
  g167358/ZN              -      A->ZN   R     INV_X16        65  0.018   0.033    0.267  
  g166188/ZN              -      A2->ZN  F     NAND2_X1        1  0.025   0.017    0.285  
  g164701/ZN              -      A2->ZN  R     NAND2_X1        1  0.008   0.015    0.300  
  mem_wstrb_reg[3]/D      -      D       R     DFF_X1          1  0.009   0.000    0.300  
#---------------------------------------------------------------------------------------
Path 972: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[21][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.190 (P)    0.112 (P)
            Arrival:=    0.226       -0.002

              Setup:-    0.024
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.018    0.357  
  g162964/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.375  
  g161745/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.393  
  cpuregs_reg[21][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 973: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[14][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.027
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.399
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.030    0.381  
  g161616/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.397  
  cpuregs_reg[14][24]/D   -      D       F     DFF_X1          1  0.016   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 974: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[25][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.112 (P)
            Arrival:=    0.230       -0.002

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=   -0.002
          Data Path:+    0.392
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.028    0.354  
  g162451/ZN              -      A2->ZN  F     NAND2_X1        1  0.017   0.017    0.371  
  g161811/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.390  
  cpuregs_reg[25][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 975: VIOLATED (-0.191 ns) Setup Check with Pin mem_wstrb_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_prefetch_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wstrb_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.096 (P)
            Arrival:=    0.138       -0.017

              Setup:-    0.028
      Required Time:=    0.110
       Launch Clock:=   -0.017
          Data Path:+    0.317
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.017  
  mem_do_prefetch_reg/Q   -      CK->Q   F     DFF_X1          4  0.071   0.114    0.097  
  g85066__192734/ZN       -      A2->ZN  R     NOR2_X1         1  0.017   0.041    0.137  
  FE_OCPC1442_n_34495/Z   -      A->Z    R     BUF_X4          2  0.024   0.034    0.171  
  g84790__2391/ZN         -      A1->ZN  F     NAND2_X4        3  0.014   0.014    0.185  
  g167910/ZN              -      A1->ZN  R     NAND3_X2        1  0.008   0.019    0.205  
  g180687/ZN              -      A2->ZN  F     NAND2_X4        5  0.015   0.030    0.234  
  g167358/ZN              -      A->ZN   R     INV_X16        65  0.018   0.033    0.267  
  g165780/ZN              -      A2->ZN  F     NAND2_X1        1  0.025   0.017    0.284  
  g164699/ZN              -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.300  
  mem_wstrb_reg[1]/D      -      D       R     DFF_X1          1  0.009   0.000    0.300  
#---------------------------------------------------------------------------------------
Path 976: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[9][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.028
      Required Time:=    0.204
       Launch Clock:=   -0.002
          Data Path:+    0.397
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.037    0.363  
  g162780/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.380  
  FE_RC_1999_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.395  
  cpuregs_reg[9][8]/D     -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 977: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[12][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.030
      Required Time:=    0.208
       Launch Clock:=    0.029
          Data Path:+    0.369
              Slack:=   -0.191

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7055/ZN   -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.260  
  add_1312_30_g7033/ZN   -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.277  
  FE_RC_959_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.034    0.310  
  g184362/ZN             -      A1->ZN  F     NAND2_X4        2  0.025   0.021    0.331  
  g184361_dup/ZN         -      A1->ZN  R     NAND2_X4        2  0.012   0.024    0.355  
  g184368_dup/ZN         -      A->ZN   F     INV_X8         14  0.018   0.019    0.374  
  g174606/ZN             -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.399  
  cpuregs_reg[12][27]/D  -      D       R     DFF_X1          1  0.016   0.000    0.399  
#--------------------------------------------------------------------------------------
Path 978: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[28][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.023
      Required Time:=    0.213
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.191

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.026    0.373  
  g162743/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.392  
  FE_RC_1828_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.404  
  cpuregs_reg[28][14]/D   -      D       F     DFF_X1          1  0.006   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 979: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[8][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.030
      Required Time:=    0.203
       Launch Clock:=   -0.002
          Data Path:+    0.396
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185428/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.319  
  g185427/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.346  
  g185432/ZN              -      A->ZN   F     INV_X8         25  0.021   0.021    0.367  
  g174736/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.394  
  cpuregs_reg[8][20]/D    -      D       R     DFF_X1          1  0.018   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 980: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[1][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.023
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.402
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.298  
  FE_RC_1151_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.019    0.317  
  FE_RC_1149_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.334  
  FE_RC_1150_0/ZN         -      A->ZN   R     INV_X8          2  0.009   0.023    0.357  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   F     INV_X16        30  0.014   0.015    0.372  
  g176764/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.389  
  FE_RC_2065_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.400  
  cpuregs_reg[1][11]/D    -      D       F     DFF_X1          1  0.006   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 981: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[22][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.023
      Required Time:=    0.207
       Launch Clock:=   -0.014
          Data Path:+    0.411
              Slack:=   -0.190

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163304/ZN             -      A1->ZN  F     NAND2_X4        1  0.018   0.019    0.304  
  FE_OCPC2041_n_5627/ZN  -      A->ZN   R     INV_X8          6  0.010   0.021    0.325  
  FE_OCPC2044_n_5627/ZN  -      A->ZN   F     INV_X4          3  0.013   0.015    0.340  
  FE_OCPC2102_n_5627/ZN  -      A->ZN   R     INV_X8         16  0.008   0.023    0.363  
  FE_OCPC2103_n_5627/ZN  -      A->ZN   F     INV_X1          1  0.015   0.009    0.371  
  FE_RC_1720_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.005   0.013    0.384  
  FE_RC_1719_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.010   0.013    0.397  
  cpuregs_reg[22][13]/D  -      D       F     DFF_X1          1  0.006   0.000    0.397  
#--------------------------------------------------------------------------------------
Path 982: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[8][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.025
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.399
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.030    0.382  
  g174741/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.398  
  cpuregs_reg[8][22]/D    -      D       F     DFF_X1          1  0.012   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 983: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[14][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.027
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.399
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.352  
  g185432/ZN              -      A->ZN   R     INV_X8         25  0.015   0.030    0.381  
  g161611/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.397  
  cpuregs_reg[14][20]/D   -      D       F     DFF_X1          1  0.016   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 984: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[31][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.099 (P)
            Arrival:=    0.216       -0.014

              Setup:-    0.030
      Required Time:=    0.186
       Launch Clock:=   -0.014
          Data Path:+    0.390
              Slack:=   -0.190

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g170460/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.054    0.323  
  g163214/ZN            -      A->ZN   R     INV_X16        35  0.013   0.022    0.345  
  g162871/ZN            -      A1->ZN  F     NAND2_X2        1  0.016   0.012    0.357  
  g162011/ZN            -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.376  
  cpuregs_reg[31][7]/D  -      D       R     DFF_X1          1  0.017   0.000    0.376  
#-------------------------------------------------------------------------------------
Path 985: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[8][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.099 (P)
            Arrival:=    0.232       -0.014

              Setup:-    0.023
      Required Time:=    0.209
       Launch Clock:=   -0.014
          Data Path:+    0.414
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g189523/ZN              -      A->ZN   R     INV_X1          1  0.010   0.027    0.280  
  g189522/ZN              -      A1->ZN  F     NAND2_X4        3  0.019   0.024    0.304  
  FE_OCPC2067_n_31200/Z   -      A->Z    F     BUF_X4          3  0.018   0.039    0.344  
  FE_OCPC2071_n_31200/ZN  -      A->ZN   R     INV_X2          1  0.011   0.014    0.357  
  FE_OCPC2076_n_31200/ZN  -      A->ZN   F     INV_X2          4  0.007   0.017    0.374  
  FE_RC_1797_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.010   0.013    0.387  
  FE_RC_1796_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.008   0.012    0.399  
  cpuregs_reg[8][19]/D    -      D       F     DFF_X1          1  0.006   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 986: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[22][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.030
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.406
              Slack:=   -0.190

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.037    0.361  
  g162987/ZN                      -      A2->ZN  F     NAND2_X2        1  0.027   0.015    0.376  
  g162265/ZN                      -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.394  
  cpuregs_reg[22][19]/D           -      D       R     DFF_X1          1  0.017   0.000    0.394  
#-----------------------------------------------------------------------------------------------
Path 987: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[12][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.028
      Required Time:=    0.205
       Launch Clock:=   -0.011
          Data Path:+    0.407
              Slack:=   -0.190

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.038    0.363  
  g162626/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  FE_RC_1267_0/ZN                 -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.395  
  cpuregs_reg[12][19]/D           -      D       R     DFF_X1          1  0.009   0.000    0.395  
#-----------------------------------------------------------------------------------------------
Path 988: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[5][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.023
      Required Time:=    0.211
       Launch Clock:=    0.029
          Data Path:+    0.372
              Slack:=   -0.190

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN            -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN  -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g180116/ZN            -      A1->ZN  R     NAND2_X1        1  0.024   0.021    0.389  
  FE_RC_374_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.401  
  cpuregs_reg[5][31]/D  -      D       F     DFF_X1          1  0.007   0.000    0.401  
#-------------------------------------------------------------------------------------
Path 989: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[6][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.028
      Required Time:=    0.206
       Launch Clock:=   -0.011
          Data Path:+    0.407
              Slack:=   -0.190

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g161365/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.018    0.381  
  FE_RC_493_0/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.396  
  cpuregs_reg[6][17]/D            -      D       R     DFF_X1          1  0.009   0.000    0.396  
#-----------------------------------------------------------------------------------------------
Path 990: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[3][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.028
      Required Time:=    0.205
       Launch Clock:=   -0.011
          Data Path:+    0.406
              Slack:=   -0.190

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g161395/ZN                      -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  FE_RC_1327_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.395  
  cpuregs_reg[3][17]/D            -      D       R     DFF_X1          1  0.009   0.000    0.395  
#-----------------------------------------------------------------------------------------------
Path 991: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[6][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.023
      Required Time:=    0.211
       Launch Clock:=    0.029
          Data Path:+    0.372
              Slack:=   -0.190

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN            -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN  -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g180118/ZN            -      A1->ZN  R     NAND2_X1        1  0.024   0.021    0.388  
  FE_RC_376_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.401  
  cpuregs_reg[6][31]/D  -      D       F     DFF_X1          1  0.007   0.000    0.401  
#-------------------------------------------------------------------------------------
Path 992: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[4][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.023
      Required Time:=    0.211
       Launch Clock:=    0.029
          Data Path:+    0.372
              Slack:=   -0.190

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN            -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN  -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183167/ZN            -      A1->ZN  R     NAND2_X1        1  0.024   0.021    0.389  
  FE_RC_420_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.401  
  cpuregs_reg[4][31]/D  -      D       F     DFF_X1          1  0.007   0.000    0.401  
#-------------------------------------------------------------------------------------
Path 993: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[31][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.028
      Required Time:=    0.204
       Launch Clock:=   -0.002
          Data Path:+    0.396
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.037    0.363  
  g162872/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.018    0.381  
  FE_RC_3432_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.394  
  cpuregs_reg[31][8]/D    -      D       R     DFF_X1          1  0.008   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 994: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[25][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.229       -0.014

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=   -0.014
          Data Path:+    0.403
              Slack:=   -0.190

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g186680/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC18_n_27838/ZN  -      A->ZN   R     INV_X16        35  0.013   0.032    0.354  
  g178065/ZN            -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.369  
  g178064/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.389  
  cpuregs_reg[25][6]/D  -      D       R     DFF_X1          1  0.018   0.000    0.389  
#-------------------------------------------------------------------------------------
Path 995: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[21][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.352  
  g185432/ZN              -      A->ZN   R     INV_X8         25  0.015   0.032    0.383  
  FE_RC_1888_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.399  
  cpuregs_reg[21][20]/D   -      D       F     DFF_X1          1  0.010   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 996: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[12][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.352  
  g185432/ZN              -      A->ZN   R     INV_X8         25  0.015   0.031    0.383  
  g174593/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.398  
  cpuregs_reg[12][20]/D   -      D       F     DFF_X1          1  0.012   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 997: VIOLATED (-0.190 ns) Setup Check with Pin reg_pc_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.112 (P)
            Arrival:=    0.150       -0.002

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=   -0.002
          Data Path:+    0.311
              Slack:=   -0.190

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8         22  0.023   0.027    0.153  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8          5  0.016   0.023    0.176  
  FE_RC_9_0/ZN                   -      A1->ZN  F     NAND2_X4        1  0.012   0.015    0.191  
  FE_RC_8_0/ZN                   -      A1->ZN  R     NAND2_X4        1  0.008   0.018    0.209  
  FE_OCPC1594_n_29299/ZN         -      A->ZN   F     INV_X8          4  0.012   0.014    0.223  
  FE_RC_789_0/ZN                 -      B1->ZN  R     OAI21_X4        2  0.007   0.028    0.251  
  FE_OCPC1844_n_11185/Z          -      A->Z    R     BUF_X2          1  0.020   0.025    0.276  
  FE_OCPC1480_n_11185/ZN         -      A->ZN   F     INV_X2          1  0.007   0.013    0.289  
  g190662/ZN                     -      B1->ZN  R     OAI21_X2        1  0.007   0.020    0.309  
  reg_pc_reg[14]/D               -      D       R     DFF_X1          1  0.015   0.000    0.309  
#----------------------------------------------------------------------------------------------
Path 998: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[5][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.028
      Required Time:=    0.205
       Launch Clock:=   -0.011
          Data Path:+    0.406
              Slack:=   -0.190

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.038    0.363  
  g161427/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  FE_RC_438_0/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.394  
  cpuregs_reg[5][19]/D            -      D       R     DFF_X1          1  0.009   0.000    0.394  
#-----------------------------------------------------------------------------------------------
Path 999: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[5][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.023
      Required Time:=    0.212
       Launch Clock:=   -0.002
          Data Path:+    0.403
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184225/ZN  -      A2->ZN  F     NAND2_X1        1  0.011   0.019    0.260  
  add_1312_30_g7008/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.040    0.300  
  g167525/ZN              -      B1->ZN  R     AOI21_X4        1  0.012   0.047    0.347  
  fopt176222/ZN           -      A->ZN   F     INV_X8         31  0.038   0.026    0.373  
  g161422/ZN              -      A1->ZN  R     NAND2_X2        1  0.017   0.016    0.389  
  FE_RC_1295_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.401  
  cpuregs_reg[5][14]/D    -      D       F     DFF_X1          1  0.006   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1000: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[25][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.178 (P)    0.112 (P)
            Arrival:=    0.214       -0.002

              Setup:-    0.025
      Required Time:=    0.189
       Launch Clock:=   -0.002
          Data Path:+    0.381
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.021    0.346  
  g162676/ZN              -      A2->ZN  R     NAND2_X2        1  0.012   0.016    0.362  
  g161802/ZN              -      A->ZN   F     OAI21_X1        1  0.008   0.017    0.379  
  cpuregs_reg[25][7]/D    -      D       F     DFF_X1          1  0.010   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1001: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[5][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.029
      Required Time:=    0.205
       Launch Clock:=   -0.011
          Data Path:+    0.406
              Slack:=   -0.190

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g161425/ZN                      -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  FE_RC_553_0/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.395  
  cpuregs_reg[5][17]/D            -      D       R     DFF_X1          1  0.009   0.000    0.395  
#-----------------------------------------------------------------------------------------------
Path 1002: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[1][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.030
      Required Time:=    0.204
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185428/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.319  
  g185427/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.346  
  g185432/ZN              -      A->ZN   F     INV_X8         25  0.021   0.021    0.368  
  g161662/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.393  
  cpuregs_reg[1][20]/D    -      D       R     DFF_X1          1  0.016   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1003: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[2][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.023
      Required Time:=    0.212
       Launch Clock:=    0.029
          Data Path:+    0.372
              Slack:=   -0.190

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN            -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN  -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183166/ZN            -      A1->ZN  R     NAND2_X1        1  0.024   0.021    0.389  
  FE_RC_394_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.014   0.013    0.402  
  cpuregs_reg[2][31]/D  -      D       F     DFF_X1          1  0.007   0.000    0.402  
#-------------------------------------------------------------------------------------
Path 1004: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[9][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.030
      Required Time:=    0.204
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.189

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185428/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.319  
  g185427/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.346  
  g185432/ZN              -      A->ZN   F     INV_X8         25  0.021   0.021    0.367  
  g162054/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.393  
  cpuregs_reg[9][20]/D    -      D       R     DFF_X1          1  0.017   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1005: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[20][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.143 (P)
            Arrival:=    0.231        0.029

              Setup:-    0.033
      Required Time:=    0.198
       Launch Clock:=    0.029
          Data Path:+    0.358
              Slack:=   -0.189

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   R     XNOR2_X2        1  0.010   0.029    0.307  
  g186174/ZN             -      A1->ZN  F     NAND2_X2        1  0.020   0.020    0.326  
  g189891/ZN             -      A1->ZN  R     NAND2_X4        7  0.011   0.027    0.353  
  g186178_dup/ZN         -      A->ZN   F     INV_X8          5  0.020   0.010    0.363  
  g192470/ZN             -      A1->ZN  R     OAI22_X1        1  0.006   0.024    0.387  
  cpuregs_reg[20][30]/D  -      D       R     DFF_X1          1  0.028   0.000    0.387  
#--------------------------------------------------------------------------------------
Path 1006: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[25][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.178 (P)    0.099 (P)
            Arrival:=    0.214       -0.014

              Setup:-    0.030
      Required Time:=    0.184
       Launch Clock:=   -0.014
          Data Path:+    0.388
              Slack:=   -0.189

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g186680/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC18_n_27838/ZN  -      A->ZN   R     INV_X16        35  0.013   0.019    0.341  
  g162674/ZN            -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.355  
  g161800/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.374  
  cpuregs_reg[25][5]/D  -      D       R     DFF_X1          1  0.016   0.000    0.374  
#-------------------------------------------------------------------------------------
Path 1007: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[11][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.030
      Required Time:=    0.204
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.189

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185428/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.319  
  g185427/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.346  
  g185432/ZN              -      A->ZN   F     INV_X8         25  0.021   0.021    0.368  
  g162114/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.393  
  cpuregs_reg[11][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1008: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[9][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.024
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.189

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.031    0.383  
  g162056/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.399  
  cpuregs_reg[9][22]/D    -      D       F     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1009: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[23][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.028
      Required Time:=    0.202
       Launch Clock:=   -0.014
          Data Path:+    0.405
              Slack:=   -0.189

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN        -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN                -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN   -      A->ZN   R     INV_X8          6  0.013   0.023    0.285  
  g185061/ZN             -      A1->ZN  F     NAND2_X4        1  0.012   0.018    0.303  
  FE_OCPC981_n_26134/ZN  -      A->ZN   R     INV_X8          6  0.009   0.025    0.328  
  FE_OCPC983_n_26134/ZN  -      A->ZN   F     INV_X2          1  0.016   0.012    0.340  
  FE_OCPC914_n_26134/ZN  -      A->ZN   R     INV_X4          6  0.007   0.024    0.363  
  g183051/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.378  
  FE_RC_1700_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.391  
  cpuregs_reg[23][13]/D  -      D       R     DFF_X1          1  0.008   0.000    0.391  
#--------------------------------------------------------------------------------------
Path 1010: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[23][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=   -0.014
          Data Path:+    0.403
              Slack:=   -0.189

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN        -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN                -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN   -      A->ZN   R     INV_X8          6  0.013   0.023    0.285  
  g185061/ZN             -      A1->ZN  F     NAND2_X4        1  0.012   0.018    0.303  
  FE_OCPC981_n_26134/ZN  -      A->ZN   R     INV_X8          6  0.009   0.025    0.328  
  FE_OCPC985_n_26134/Z   -      A->Z    R     BUF_X8          7  0.016   0.028    0.355  
  g162996/ZN             -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.369  
  g162138/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.389  
  cpuregs_reg[23][12]/D  -      D       R     DFF_X1          1  0.018   0.000    0.389  
#--------------------------------------------------------------------------------------
Path 1011: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[7][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.028
      Required Time:=    0.205
       Launch Clock:=   -0.011
          Data Path:+    0.405
              Slack:=   -0.189

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.038    0.362  
  g161457/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.018    0.381  
  FE_RC_489_0/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.394  
  cpuregs_reg[7][19]/D            -      D       R     DFF_X1          1  0.009   0.000    0.394  
#-----------------------------------------------------------------------------------------------
Path 1012: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[21][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.025
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.400
              Slack:=   -0.189

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.031    0.382  
  g192892/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.398  
  cpuregs_reg[21][22]/D   -      D       F     DFF_X1          1  0.010   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1013: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[4][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.028
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.405
              Slack:=   -0.189

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g161337/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  FE_RC_1321_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.393  
  cpuregs_reg[4][19]/D            -      D       R     DFF_X1          1  0.008   0.000    0.393  
#-----------------------------------------------------------------------------------------------
Path 1014: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[19][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.143 (P)
            Arrival:=    0.231        0.029

              Setup:-    0.033
      Required Time:=    0.198
       Launch Clock:=    0.029
          Data Path:+    0.358
              Slack:=   -0.189

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   R     XNOR2_X2        1  0.010   0.029    0.307  
  g186174/ZN             -      A1->ZN  F     NAND2_X2        1  0.020   0.020    0.326  
  g189891/ZN             -      A1->ZN  R     NAND2_X4        7  0.011   0.027    0.353  
  g186178_dup/ZN         -      A->ZN   F     INV_X8          5  0.020   0.010    0.363  
  g161735/ZN             -      A1->ZN  R     OAI22_X1        1  0.006   0.024    0.387  
  cpuregs_reg[19][30]/D  -      D       R     DFF_X1          1  0.028   0.000    0.387  
#--------------------------------------------------------------------------------------
Path 1015: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[19][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.023
      Required Time:=    0.214
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.189

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.298  
  FE_RC_1151_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.019    0.317  
  FE_RC_1149_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.334  
  FE_RC_1150_0/ZN         -      A->ZN   R     INV_X8          2  0.009   0.023    0.357  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   F     INV_X16        30  0.014   0.017    0.374  
  g162935/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.391  
  FE_RC_342_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.403  
  cpuregs_reg[19][11]/D   -      D       F     DFF_X1          1  0.007   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 1016: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[7][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.028
      Required Time:=    0.204
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.189

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.037    0.363  
  g161446/ZN              -      A1->ZN  F     NAND2_X1        1  0.026   0.016    0.379  
  FE_RC_2027_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.393  
  cpuregs_reg[7][8]/D     -      D       R     DFF_X1          1  0.009   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1017: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[22][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=   -0.014
          Data Path:+    0.403
              Slack:=   -0.189

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163304/ZN             -      A1->ZN  F     NAND2_X4        1  0.018   0.019    0.304  
  FE_OCPC2041_n_5627/ZN  -      A->ZN   R     INV_X8          6  0.010   0.021    0.325  
  FE_OCPC2044_n_5627/ZN  -      A->ZN   F     INV_X4          3  0.013   0.015    0.340  
  FE_OCPC2100_n_5627/ZN  -      A->ZN   R     INV_X4          5  0.008   0.017    0.357  
  g162975/ZN             -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.369  
  g162252/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.388  
  cpuregs_reg[22][6]/D   -      D       R     DFF_X1          1  0.017   0.000    0.388  
#--------------------------------------------------------------------------------------
Path 1018: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[24][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.023
      Required Time:=    0.214
       Launch Clock:=   -0.002
          Data Path:+    0.404
              Slack:=   -0.189

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.298  
  FE_RC_1151_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.019    0.317  
  FE_RC_1149_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.334  
  FE_RC_1150_0/ZN         -      A->ZN   R     INV_X8          2  0.009   0.023    0.357  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   F     INV_X16        30  0.014   0.017    0.374  
  g162665/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.391  
  FE_RC_2049_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.402  
  cpuregs_reg[24][11]/D   -      D       F     DFF_X1          1  0.006   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1019: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[8][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.025
      Required Time:=    0.211
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.189

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.032    0.383  
  g174734/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.399  
  cpuregs_reg[8][24]/D    -      D       F     DFF_X1          1  0.012   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1020: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[29][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.099 (P)
            Arrival:=    0.215       -0.014

              Setup:-    0.030
      Required Time:=    0.185
       Launch Clock:=   -0.014
          Data Path:+    0.388
              Slack:=   -0.189

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g193899/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC7_n_35671/ZN   -      A->ZN   R     INV_X16        35  0.013   0.019    0.341  
  g162751/ZN            -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.356  
  g161922/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.374  
  cpuregs_reg[29][7]/D  -      D       R     DFF_X1          1  0.017   0.000    0.374  
#-------------------------------------------------------------------------------------
Path 1021: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[3][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.028
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.399
              Slack:=   -0.189

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.289  
  FE_RC_1151_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.308  
  FE_RC_1149_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.013   0.021    0.329  
  FE_RC_1150_0/ZN         -      A->ZN   F     INV_X8          2  0.013   0.016    0.344  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   R     INV_X16        30  0.009   0.022    0.366  
  g161389/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.381  
  FE_RC_479_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.397  
  cpuregs_reg[3][11]/D    -      D       R     DFF_X1          1  0.009   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1022: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[20][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.030
      Required Time:=    0.226
       Launch Clock:=   -0.002
          Data Path:+    0.416
              Slack:=   -0.189

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.029    0.378  
  g162954/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.016    0.394  
  g162231/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.414  
  cpuregs_reg[20][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 1023: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[25][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.229       -0.014

              Setup:-    0.024
      Required Time:=    0.206
       Launch Clock:=   -0.014
          Data Path:+    0.409
              Slack:=   -0.189

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN             -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN             -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN   -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN             -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g186680/ZN             -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC18_n_27838/ZN   -      A->ZN   R     INV_X16        35  0.013   0.032    0.354  
  FE_RC_1272_0/ZN        -      A1->ZN  R     OR2_X1          1  0.020   0.027    0.381  
  FE_RC_1271_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.008   0.013    0.394  
  cpuregs_reg[25][13]/D  -      D       F     DFF_X1          1  0.007   0.000    0.394  
#--------------------------------------------------------------------------------------
Path 1024: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[23][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.099 (P)
            Arrival:=    0.215       -0.014

              Setup:-    0.025
      Required Time:=    0.190
       Launch Clock:=   -0.014
          Data Path:+    0.393
              Slack:=   -0.188

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN                       -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN                       -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN                       -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN                       -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN                       -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN                  -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN                          -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN             -      A->ZN   R     INV_X8          6  0.013   0.023    0.285  
  g185061/ZN                       -      A1->ZN  F     NAND2_X4        1  0.012   0.018    0.303  
  FE_OCPC981_n_26134/ZN            -      A->ZN   R     INV_X8          6  0.009   0.024    0.327  
  FE_OCPC982_n_26134/ZN            -      A->ZN   F     INV_X4          2  0.016   0.014    0.341  
  FE_OCPC2117_FE_OFN70_n_26134/ZN  -      A->ZN   R     INV_X4          5  0.008   0.019    0.360  
  g179445/ZN                       -      B1->ZN  F     OAI22_X1        1  0.012   0.019    0.379  
  cpuregs_reg[23][0]/D             -      D       F     DFF_X1          1  0.010   0.000    0.379  
#------------------------------------------------------------------------------------------------
Path 1025: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[17][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.025
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.397
              Slack:=   -0.188

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.028    0.380  
  g161697/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.395  
  cpuregs_reg[17][22]/D   -      D       F     DFF_X1          1  0.010   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 1026: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[28][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.029
      Required Time:=    0.205
       Launch Clock:=   -0.011
          Data Path:+    0.405
              Slack:=   -0.188

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.038    0.362  
  g162747/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.018    0.380  
  FE_RC_1263_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.394  
  cpuregs_reg[28][19]/D           -      D       R     DFF_X1          1  0.009   0.000    0.394  
#-----------------------------------------------------------------------------------------------
Path 1027: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[23][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.028
      Required Time:=    0.205
       Launch Clock:=   -0.011
          Data Path:+    0.405
              Slack:=   -0.188

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g163001/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  FE_RC_3438_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.393  
  cpuregs_reg[23][17]/D           -      D       R     DFF_X1          1  0.009   0.000    0.393  
#-----------------------------------------------------------------------------------------------
Path 1028: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[9][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.030
      Required Time:=    0.203
       Launch Clock:=   -0.002
          Data Path:+    0.393
              Slack:=   -0.188

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185437/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g189877/ZN              -      A1->ZN  R     NAND2_X4        2  0.010   0.027    0.345  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   F     INV_X8         25  0.019   0.019    0.365  
  g162059/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.391  
  cpuregs_reg[9][24]/D    -      D       R     DFF_X1          1  0.016   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 1029: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[21][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.023
      Required Time:=    0.214
       Launch Clock:=   -0.002
          Data Path:+    0.404
              Slack:=   -0.188

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.298  
  FE_RC_1151_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.019    0.317  
  FE_RC_1149_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.334  
  FE_RC_1150_0/ZN         -      A->ZN   R     INV_X8          2  0.009   0.023    0.357  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   F     INV_X16        30  0.014   0.017    0.374  
  g162965/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.391  
  FE_RC_348_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.009   0.011    0.402  
  cpuregs_reg[21][11]/D   -      D       F     DFF_X1          1  0.006   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1030: VIOLATED (-0.188 ns) Setup Check with Pin decoded_imm_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.150       -0.011

              Setup:-    0.029
      Required Time:=    0.121
       Launch Clock:=   -0.011
          Data Path:+    0.321
              Slack:=   -0.188

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.024    0.260  
  FE_OCPC1235_n_35555/Z   -      A->Z    F     BUF_X4          7  0.014   0.032    0.291  
  g193790/ZN              -      A2->ZN  R     NAND3_X1        1  0.007   0.018    0.309  
  decoded_imm_reg[25]/D   -      D       R     DFF_X1          1  0.012   0.000    0.309  
#---------------------------------------------------------------------------------------
Path 1031: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[17][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.028
      Required Time:=    0.204
       Launch Clock:=   -0.011
          Data Path:+    0.403
              Slack:=   -0.188

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g162897/ZN                      -      A1->ZN  F     NAND2_X2        1  0.027   0.015    0.378  
  FE_RC_440_0/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.392  
  cpuregs_reg[17][19]/D           -      D       R     DFF_X1          1  0.009   0.000    0.392  
#-----------------------------------------------------------------------------------------------
Path 1032: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[7][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.112 (P)
            Arrival:=    0.238       -0.002

              Setup:-    0.031
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.397
              Slack:=   -0.188

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.278  
  add_1312_30_g7005/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.306  
  g186417/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.324  
  g190072/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.029    0.354  
  g189858/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.021    0.375  
  g160710/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.396  
  cpuregs_reg[7][21]/D    -      D       R     DFF_X1          1  0.017   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 1033: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[18][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.023
      Required Time:=    0.214
       Launch Clock:=   -0.002
          Data Path:+    0.404
              Slack:=   -0.188

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.298  
  FE_RC_1151_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.019    0.317  
  FE_RC_1149_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.334  
  FE_RC_1150_0/ZN         -      A->ZN   R     INV_X8          2  0.009   0.023    0.357  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   F     INV_X16        30  0.014   0.016    0.373  
  g162920/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.390  
  FE_RC_3472_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.011    0.402  
  cpuregs_reg[18][11]/D   -      D       F     DFF_X1          1  0.006   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1034: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[27][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.391
              Slack:=   -0.188

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.029    0.355  
  g162730/ZN              -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.371  
  g179959/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.389  
  cpuregs_reg[27][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 1035: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[30][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.028
      Required Time:=    0.205
       Launch Clock:=   -0.011
          Data Path:+    0.404
              Slack:=   -0.188

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.038    0.362  
  g162867/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.379  
  FE_RC_1846_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.393  
  cpuregs_reg[30][19]/D           -      D       R     DFF_X1          1  0.009   0.000    0.393  
#-----------------------------------------------------------------------------------------------
Path 1036: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[13][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.175 (P)    0.099 (P)
            Arrival:=    0.212       -0.014

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=   -0.014
          Data Path:+    0.384
              Slack:=   -0.188

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.258  
  g170459/ZN            -      A1->ZN  F     OR2_X4          3  0.012   0.056    0.313  
  FE_RC_3250_0/ZN       -      A->ZN   R     INV_X16        33  0.015   0.023    0.336  
  g162628/ZN            -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.351  
  g161559/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.370  
  cpuregs_reg[13][5]/D  -      D       R     DFF_X1          1  0.017   0.000    0.370  
#-------------------------------------------------------------------------------------
Path 1037: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[26][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.028
      Required Time:=    0.205
       Launch Clock:=   -0.011
          Data Path:+    0.404
              Slack:=   -0.188

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.038    0.362  
  g162717/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.018    0.380  
  FE_RC_1422_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.393  
  cpuregs_reg[26][17]/D           -      D       R     DFF_X1          1  0.009   0.000    0.393  
#-----------------------------------------------------------------------------------------------
Path 1038: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[13][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.236       -0.002

              Setup:-    0.027
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.188

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.030    0.380  
  g161578/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.396  
  cpuregs_reg[13][24]/D   -      D       F     DFF_X1          1  0.015   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 1039: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[29][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.392
              Slack:=   -0.188

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.028    0.354  
  g162822/ZN              -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.370  
  g161574/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.390  
  cpuregs_reg[29][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 1040: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[22][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.391
              Slack:=   -0.188

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.030    0.356  
  g162985/ZN              -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.371  
  g162262/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.389  
  cpuregs_reg[22][16]/D   -      D       R     DFF_X1          1  0.016   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 1041: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[22][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.231       -0.014

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=   -0.014
          Data Path:+    0.402
              Slack:=   -0.187

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163304/ZN             -      A1->ZN  F     NAND2_X4        1  0.018   0.019    0.304  
  FE_OCPC2041_n_5627/ZN  -      A->ZN   R     INV_X8          6  0.010   0.021    0.325  
  FE_OCPC2044_n_5627/ZN  -      A->ZN   F     INV_X4          3  0.013   0.015    0.340  
  FE_OCPC2100_n_5627/ZN  -      A->ZN   R     INV_X4          5  0.008   0.017    0.357  
  g162978/ZN             -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.370  
  g162255/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.388  
  cpuregs_reg[22][9]/D   -      D       R     DFF_X1          1  0.016   0.000    0.388  
#--------------------------------------------------------------------------------------
Path 1042: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[21][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.028
      Required Time:=    0.205
       Launch Clock:=   -0.011
          Data Path:+    0.404
              Slack:=   -0.187

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2110_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.252  
  FE_RC_1333_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.299  
  FE_RC_1332_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.025    0.324  
  fopt176220/ZN                   -      A->ZN   R     INV_X8         31  0.014   0.038    0.362  
  g162971/ZN                      -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.379  
  FE_RC_3470_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.393  
  cpuregs_reg[21][17]/D           -      D       R     DFF_X1          1  0.008   0.000    0.393  
#-----------------------------------------------------------------------------------------------
Path 1043: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[19][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.025
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.027    0.378  
  FE_RC_1359_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.394  
  cpuregs_reg[19][22]/D   -      D       F     DFF_X1          1  0.011   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1044: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[25][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.233       -0.011

              Setup:-    0.028
      Required Time:=    0.205
       Launch Clock:=   -0.011
          Data Path:+    0.404
              Slack:=   -0.187

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.037    0.361  
  g162371/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.018    0.378  
  FE_RC_1355_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.392  
  cpuregs_reg[25][19]/D           -      D       R     DFF_X1          1  0.009   0.000    0.392  
#-----------------------------------------------------------------------------------------------
Path 1045: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[22][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.231       -0.014

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=   -0.014
          Data Path:+    0.402
              Slack:=   -0.187

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163304/ZN             -      A1->ZN  F     NAND2_X4        1  0.018   0.019    0.304  
  FE_OCPC2041_n_5627/ZN  -      A->ZN   R     INV_X8          6  0.010   0.021    0.325  
  FE_OCPC2044_n_5627/ZN  -      A->ZN   F     INV_X4          3  0.013   0.015    0.340  
  FE_OCPC2100_n_5627/ZN  -      A->ZN   R     INV_X4          5  0.008   0.017    0.357  
  g162973/ZN             -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.369  
  g162250/ZN             -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.388  
  cpuregs_reg[22][4]/D   -      D       R     DFF_X1          1  0.017   0.000    0.388  
#--------------------------------------------------------------------------------------
Path 1046: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[31][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.391
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.029    0.355  
  g162880/ZN              -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.370  
  g162021/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.389  
  cpuregs_reg[31][16]/D   -      D       R     DFF_X1          1  0.016   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 1047: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[31][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.216 (P)    0.112 (P)
            Arrival:=    0.253       -0.002

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.025    0.375  
  g162879/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.016    0.390  
  g162020/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.410  
  cpuregs_reg[31][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1048: VIOLATED (-0.187 ns) Setup Check with Pin count_instr_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.142 (P)    0.120 (P)
            Arrival:=    0.179        0.007

              Setup:-    0.028
      Required Time:=    0.151
       Launch Clock:=    0.007
          Data Path:+    0.331
              Slack:=   -0.187

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                           -      CK      R     (arrival)      65  0.073       -    0.007  
  count_instr_reg[7]/Q                            -      CK->Q   R     DFF_X1          4  0.073   0.112    0.119  
  inc_add_1559_34_g192315/ZN                      -      A1->ZN  R     AND2_X2         1  0.017   0.033    0.151  
  inc_add_1559_34_g192313/ZN                      -      A2->ZN  F     NAND2_X2        2  0.009   0.020    0.171  
  inc_add_1559_34_g192312/ZN                      -      A2->ZN  R     NOR2_X4         1  0.011   0.029    0.200  
  inc_add_1559_34_g1055/ZN                        -      A2->ZN  F     NAND2_X4        2  0.015   0.022    0.221  
  FE_DBTC37_inc_add_1559_34_n_821/ZN              -      A->ZN   R     INV_X8          2  0.011   0.014    0.236  
  FE_OCPC1711_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   F     INV_X2          1  0.007   0.013    0.248  
  FE_OCPC1712_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   R     INV_X8         17  0.007   0.021    0.270  
  g83/ZN                                          -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.284  
  g82/ZN                                          -      A->ZN   R     OAI221_X1       1  0.008   0.021    0.305  
  FE_RC_1537_0/ZN                                 -      A2->ZN  F     NAND2_X1        1  0.036   0.019    0.323  
  FE_RC_1536_0/ZN                                 -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.338  
  count_instr_reg[18]/D                           -      D       R     DFF_X1          1  0.009   0.000    0.338  
#---------------------------------------------------------------------------------------------------------------
Path 1049: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[8][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.176 (P)    0.112 (P)
            Arrival:=    0.212       -0.002

              Setup:-    0.023
      Required Time:=    0.189
       Launch Clock:=   -0.002
          Data Path:+    0.378
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.020    0.345  
  g162764/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.364  
  FE_RC_3476_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.376  
  cpuregs_reg[8][7]/D     -      D       F     DFF_X1          1  0.006   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1050: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[27][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.191 (P)    0.112 (P)
            Arrival:=    0.228       -0.002

              Setup:-    0.023
      Required Time:=    0.204
       Launch Clock:=   -0.002
          Data Path:+    0.393
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1398_n_24071/ZN  -      A->ZN   F     INV_X8         12  0.028   0.016    0.361  
  g183061/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.379  
  FE_RC_1349_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.391  
  cpuregs_reg[27][13]/D   -      D       F     DFF_X1          1  0.007   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 1051: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[7][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.234        0.029

              Setup:-    0.023
      Required Time:=    0.211
       Launch Clock:=    0.029
          Data Path:+    0.368
              Slack:=   -0.187

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7053/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7032/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g6998/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.038    0.318  
  g180226/ZN            -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.341  
  g180225/ZN            -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.366  
  g180233/ZN            -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.386  
  FE_RC_411_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.398  
  cpuregs_reg[7][29]/D  -      D       F     DFF_X1          1  0.006   0.000    0.398  
#-------------------------------------------------------------------------------------
Path 1052: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[3][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.102 (P)
            Arrival:=    0.236       -0.011

              Setup:-    0.028
      Required Time:=    0.208
       Launch Clock:=   -0.011
          Data Path:+    0.406
              Slack:=   -0.187

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g161397/ZN                      -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  FE_RC_458_0/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.394  
  cpuregs_reg[3][19]/D            -      D       R     DFF_X1          1  0.009   0.000    0.394  
#-----------------------------------------------------------------------------------------------
Path 1053: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[4][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.029
      Required Time:=    0.204
       Launch Clock:=    0.029
          Data Path:+    0.362
              Slack:=   -0.187

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN  -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g180280/ZN            -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.326  
  g180279/ZN            -      A1->ZN  R     NAND2_X4        7  0.010   0.034    0.360  
  g180286/ZN            -      A1->ZN  F     NAND2_X1        1  0.026   0.016    0.376  
  FE_RC_1870_0/ZN       -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.391  
  cpuregs_reg[4][25]/D  -      D       R     DFF_X1          1  0.009   0.000    0.391  
#-------------------------------------------------------------------------------------
Path 1054: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[11][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.030
      Required Time:=    0.203
       Launch Clock:=   -0.002
          Data Path:+    0.391
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.300  
  g185437/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g189877/ZN              -      A1->ZN  R     NAND2_X4        2  0.010   0.027    0.345  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   F     INV_X8         25  0.019   0.017    0.362  
  g162118/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.390  
  cpuregs_reg[11][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 1055: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[1][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.024
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.396
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183067/ZN              -      A->ZN   R     INV_X8         25  0.014   0.027    0.378  
  g161667/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.394  
  cpuregs_reg[1][22]/D    -      D       F     DFF_X1          1  0.008   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1056: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[29][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.028
      Required Time:=    0.205
       Launch Clock:=   -0.011
          Data Path:+    0.403
              Slack:=   -0.187

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.037    0.361  
  g162762/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.378  
  FE_RC_1907_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.392  
  cpuregs_reg[29][19]/D           -      D       R     DFF_X1          1  0.009   0.000    0.392  
#-----------------------------------------------------------------------------------------------
Path 1057: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[6][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.029
      Required Time:=    0.204
       Launch Clock:=    0.029
          Data Path:+    0.362
              Slack:=   -0.187

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN  -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g180280/ZN            -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.326  
  g180279/ZN            -      A1->ZN  R     NAND2_X4        7  0.010   0.034    0.360  
  g180289/ZN            -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.377  
  FE_RC_456_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.391  
  cpuregs_reg[6][25]/D  -      D       R     DFF_X1          1  0.009   0.000    0.391  
#-------------------------------------------------------------------------------------
Path 1058: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[22][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.112 (P)
            Arrival:=    0.215       -0.002

              Setup:-    0.024
      Required Time:=    0.191
       Launch Clock:=   -0.002
          Data Path:+    0.379
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.019    0.344  
  g162976/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.017    0.360  
  g162253/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.378  
  cpuregs_reg[22][7]/D    -      D       F     DFF_X1          1  0.009   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1059: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[9][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.002
          Data Path:+    0.414
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.027    0.376  
  g162787/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.391  
  g191473/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.020    0.412  
  cpuregs_reg[9][15]/D    -      D       R     DFF_X1          1  0.017   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1060: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[17][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.028
      Required Time:=    0.209
       Launch Clock:=   -0.002
          Data Path:+    0.397
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.289  
  FE_RC_1151_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.308  
  FE_RC_1149_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.013   0.021    0.329  
  FE_RC_1150_0/ZN         -      A->ZN   F     INV_X8          2  0.013   0.016    0.344  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   R     INV_X16        30  0.009   0.024    0.368  
  g162890/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.382  
  FE_RC_501_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.395  
  cpuregs_reg[17][11]/D   -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 1061: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[19][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.102 (P)
            Arrival:=    0.236       -0.011

              Setup:-    0.028
      Required Time:=    0.208
       Launch Clock:=   -0.011
          Data Path:+    0.406
              Slack:=   -0.187

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g162942/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.381  
  FE_RC_1279_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.395  
  cpuregs_reg[19][19]/D           -      D       R     DFF_X1          1  0.009   0.000    0.395  
#-----------------------------------------------------------------------------------------------
Path 1062: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[26][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.112 (P)
            Arrival:=    0.215       -0.002

              Setup:-    0.025
      Required Time:=    0.191
       Launch Clock:=   -0.002
          Data Path:+    0.379
              Slack:=   -0.186

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  add_1312_30_g7057/ZN    -      A2->ZN  F     NAND3_X1        1  0.015   0.023    0.218  
  add_1312_30_g175111/ZN  -      A->ZN   F     XNOR2_X1        1  0.013   0.040    0.259  
  g175110/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.280  
  g186677/ZN              -      A2->ZN  R     AND2_X4         1  0.014   0.045    0.325  
  g175105/ZN              -      A->ZN   F     INV_X16        31  0.019   0.018    0.343  
  g162337/ZN              -      A2->ZN  R     NAND2_X2        1  0.012   0.017    0.360  
  g161832/ZN              -      A->ZN   F     OAI21_X1        1  0.008   0.017    0.377  
  cpuregs_reg[26][7]/D    -      D       F     DFF_X1          1  0.010   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1063: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[29][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.231       -0.014

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=   -0.014
          Data Path:+    0.401
              Slack:=   -0.186

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g193899/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC7_n_35671/ZN   -      A->ZN   R     INV_X16        35  0.013   0.028    0.350  
  g162748/ZN            -      A1->ZN  F     NAND2_X1        1  0.020   0.017    0.367  
  g161919/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.387  
  cpuregs_reg[29][4]/D  -      D       R     DFF_X1          1  0.017   0.000    0.387  
#-------------------------------------------------------------------------------------
Path 1064: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[15][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.102 (P)
            Arrival:=    0.236       -0.011

              Setup:-    0.028
      Required Time:=    0.208
       Launch Clock:=   -0.011
          Data Path:+    0.405
              Slack:=   -0.186

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g162852/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  FE_RC_1325_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.394  
  cpuregs_reg[15][19]/D           -      D       R     DFF_X1          1  0.009   0.000    0.394  
#-----------------------------------------------------------------------------------------------
Path 1065: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[26][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.028
      Required Time:=    0.206
       Launch Clock:=   -0.011
          Data Path:+    0.403
              Slack:=   -0.186

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.037    0.362  
  g162718/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.379  
  FE_RC_464_0/ZN                  -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.392  
  cpuregs_reg[26][19]/D           -      D       R     DFF_X1          1  0.009   0.000    0.392  
#-----------------------------------------------------------------------------------------------
Path 1066: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[27][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.216 (P)    0.112 (P)
            Arrival:=    0.253       -0.002

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.186

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.025    0.375  
  g162729/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.390  
  g179951/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.409  
  cpuregs_reg[27][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 1067: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[5][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.143 (P)
            Arrival:=    0.233        0.029

              Setup:-    0.028
      Required Time:=    0.205
       Launch Clock:=    0.029
          Data Path:+    0.362
              Slack:=   -0.186

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN  -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g180280/ZN            -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.326  
  g180279/ZN            -      A1->ZN  R     NAND2_X4        7  0.010   0.034    0.360  
  g180288/ZN            -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.377  
  FE_RC_460_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.391  
  cpuregs_reg[5][25]/D  -      D       R     DFF_X1          1  0.009   0.000    0.391  
#-------------------------------------------------------------------------------------
Path 1068: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[29][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.191 (P)    0.112 (P)
            Arrival:=    0.228       -0.002

              Setup:-    0.023
      Required Time:=    0.205
       Launch Clock:=   -0.002
          Data Path:+    0.392
              Slack:=   -0.186

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1398_n_24071/ZN  -      A->ZN   F     INV_X8         12  0.028   0.016    0.361  
  g183054/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.379  
  FE_RC_1251_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.391  
  cpuregs_reg[29][13]/D   -      D       F     DFF_X1          1  0.006   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 1069: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[1][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.102 (P)
            Arrival:=    0.235       -0.011

              Setup:-    0.029
      Required Time:=    0.206
       Launch Clock:=   -0.011
          Data Path:+    0.404
              Slack:=   -0.186

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.037    0.361  
  g176782/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.378  
  FE_RC_1778_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.392  
  cpuregs_reg[1][19]/D            -      D       R     DFF_X1          1  0.009   0.000    0.392  
#-----------------------------------------------------------------------------------------------
Path 1070: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[22][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.099 (P)
            Arrival:=    0.215       -0.014

              Setup:-    0.032
      Required Time:=    0.183
       Launch Clock:=   -0.014
          Data Path:+    0.383
              Slack:=   -0.186

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163304/ZN             -      A1->ZN  F     NAND2_X4        1  0.018   0.019    0.304  
  FE_OCPC2041_n_5627/ZN  -      A->ZN   R     INV_X8          6  0.010   0.022    0.326  
  FE_OCPC2045_n_5627/ZN  -      A->ZN   F     INV_X4          3  0.013   0.017    0.344  
  g184477/ZN             -      A1->ZN  R     OAI22_X1        1  0.010   0.025    0.369  
  cpuregs_reg[22][0]/D   -      D       R     DFF_X1          1  0.027   0.000    0.369  
#--------------------------------------------------------------------------------------
Path 1071: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[1][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.231       -0.014

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=   -0.014
          Data Path:+    0.400
              Slack:=   -0.186

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK                           -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN                           -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN                                    -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN                                    -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN                                    -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN                                    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN                                    -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN                          -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN                                    -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  g188899/ZN                                    -      A1->ZN  R     NOR2_X4         1  0.009   0.023    0.270  
  FE_OFC718_n_30495/ZN                          -      A->ZN   F     INV_X4         15  0.015   0.025    0.295  
  FE_OCPC2011_FE_OFN32610_FE_DBTN17_n_30495/Z   -      A->Z    F     BUF_X4          1  0.016   0.031    0.326  
  FE_OCPC2017_FE_OFN32610_FE_DBTN17_n_30495/ZN  -      A->ZN   R     INV_X8         18  0.007   0.025    0.351  
  g176769/ZN                                    -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.367  
  g176768/ZN                                    -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.386  
  cpuregs_reg[1][9]/D                           -      D       R     DFF_X1          1  0.018   0.000    0.386  
#-------------------------------------------------------------------------------------------------------------
Path 1072: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[21][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.028
      Required Time:=    0.206
       Launch Clock:=   -0.011
          Data Path:+    0.403
              Slack:=   -0.186

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.037    0.361  
  g162972/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.378  
  FE_RC_1840_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.392  
  cpuregs_reg[21][19]/D           -      D       R     DFF_X1          1  0.009   0.000    0.392  
#-----------------------------------------------------------------------------------------------
Path 1073: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[15][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.143 (P)
            Arrival:=    0.231        0.029

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=    0.029
          Data Path:+    0.357
              Slack:=   -0.186

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK      -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q       -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN   -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN   -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN   -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN   -      A->ZN   R     XNOR2_X2        1  0.010   0.029    0.307  
  g186174/ZN             -      A1->ZN  F     NAND2_X2        1  0.020   0.020    0.326  
  g189891/ZN             -      A1->ZN  R     NAND2_X4        7  0.011   0.027    0.353  
  g186178_dup/ZN         -      A->ZN   F     INV_X8          5  0.020   0.010    0.363  
  g161664/ZN             -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.386  
  cpuregs_reg[15][30]/D  -      D       R     DFF_X1          1  0.017   0.000    0.386  
#--------------------------------------------------------------------------------------
Path 1074: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[3][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.023
      Required Time:=    0.216
       Launch Clock:=    0.029
          Data Path:+    0.372
              Slack:=   -0.186

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN            -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN  -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g180113/ZN            -      A1->ZN  R     NAND2_X1        1  0.024   0.021    0.389  
  FE_RC_378_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.014   0.013    0.402  
  cpuregs_reg[3][31]/D  -      D       F     DFF_X1          1  0.007   0.000    0.402  
#-------------------------------------------------------------------------------------
Path 1075: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[2][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.234       -0.011

              Setup:-    0.029
      Required Time:=    0.205
       Launch Clock:=   -0.011
          Data Path:+    0.402
              Slack:=   -0.186

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.038    0.363  
  g161307/ZN                      -      A1->ZN  F     NAND2_X2        1  0.027   0.014    0.377  
  FE_RC_470_0/ZN                  -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.391  
  cpuregs_reg[2][19]/D            -      D       R     DFF_X1          1  0.009   0.000    0.391  
#-----------------------------------------------------------------------------------------------
Path 1076: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[19][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.030
      Required Time:=    0.228
       Launch Clock:=   -0.002
          Data Path:+    0.415
              Slack:=   -0.186

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.028    0.378  
  g162939/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.016    0.393  
  g161720/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.413  
  cpuregs_reg[19][15]/D   -      D       R     DFF_X1          1  0.018   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 1077: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[24][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.102 (P)
            Arrival:=    0.236       -0.011

              Setup:-    0.028
      Required Time:=    0.208
       Launch Clock:=   -0.011
          Data Path:+    0.405
              Slack:=   -0.186

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g162672/ZN                      -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.380  
  FE_RC_1259_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.394  
  cpuregs_reg[24][19]/D           -      D       R     DFF_X1          1  0.009   0.000    0.394  
#-----------------------------------------------------------------------------------------------
Path 1078: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[31][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.024
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.186

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.018    0.357  
  g162874/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.375  
  g162014/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.393  
  cpuregs_reg[31][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1079: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[1][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.143 (P)
            Arrival:=    0.231        0.029

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=    0.029
          Data Path:+    0.357
              Slack:=   -0.186

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  FE_RC_3406_0/ZN       -      A->ZN   R     INV_X2          1  0.011   0.021    0.257  
  FE_RC_3404_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.278  
  add_1312_30_g7014/ZN  -      A->ZN   R     XNOR2_X2        1  0.010   0.029    0.307  
  g186174/ZN            -      A1->ZN  F     NAND2_X2        1  0.020   0.020    0.326  
  g189891/ZN            -      A1->ZN  R     NAND2_X4        7  0.011   0.027    0.353  
  g186178_dup/ZN        -      A->ZN   F     INV_X8          5  0.020   0.010    0.363  
  g161677/ZN            -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.386  
  cpuregs_reg[1][30]/D  -      D       R     DFF_X1          1  0.016   0.000    0.386  
#-------------------------------------------------------------------------------------
Path 1080: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[16][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.189 (P)    0.099 (P)
            Arrival:=    0.225       -0.014

              Setup:-    0.033
      Required Time:=    0.193
       Launch Clock:=   -0.014
          Data Path:+    0.392
              Slack:=   -0.186

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163278_dup/ZN         -      A1->ZN  F     NAND2_X4        4  0.018   0.023    0.308  
  FE_OCPC1982_n_5665/ZN  -      A->ZN   R     INV_X4          3  0.013   0.022    0.330  
  FE_OCPC1987_n_5665/ZN  -      A->ZN   F     INV_X2          6  0.012   0.022    0.351  
  g162304/ZN             -      A1->ZN  R     OAI22_X1        1  0.013   0.027    0.378  
  cpuregs_reg[16][0]/D   -      D       R     DFF_X1          1  0.028   0.000    0.378  
#--------------------------------------------------------------------------------------
Path 1081: VIOLATED (-0.186 ns) Setup Check with Pin decoded_imm_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=   -0.011
          Data Path:+    0.319
              Slack:=   -0.186

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.024    0.260  
  FE_OCPC1235_n_35555/Z   -      A->Z    F     BUF_X4          7  0.014   0.031    0.291  
  g191530/ZN              -      A1->ZN  R     NAND3_X1        1  0.007   0.016    0.307  
  decoded_imm_reg[23]/D   -      D       R     DFF_X1          1  0.013   0.000    0.307  
#---------------------------------------------------------------------------------------
Path 1082: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[15][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.030
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.414
              Slack:=   -0.186

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.028    0.377  
  g162849/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.393  
  g182951/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.412  
  cpuregs_reg[15][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1083: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[11][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.030
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.414
              Slack:=   -0.186

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.028    0.377  
  g162818/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.392  
  g162108/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.412  
  cpuregs_reg[11][15]/D   -      D       R     DFF_X1          1  0.018   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1084: VIOLATED (-0.185 ns) Setup Check with Pin mem_wstrb_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wstrb_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.105 (P)
            Arrival:=    0.138       -0.009

              Setup:-    0.033
      Required Time:=    0.105
       Launch Clock:=   -0.009
          Data Path:+    0.299
              Slack:=   -0.185

#----------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK                          -      CK      R     (arrival)      65  0.072       -   -0.009  
  reg_op1_reg[1]/QN                          -      CK->QN  F     DFF_X1          2  0.072   0.092    0.083  
  FE_OCPC2096_n_8155/ZN                      -      A->ZN   R     INV_X2          5  0.017   0.032    0.115  
  FE_OCPC2099_n_8155/Z                       -      A->Z    R     BUF_X2          4  0.020   0.037    0.152  
  g85265__193314/ZN                          -      A1->ZN  F     NAND2_X2        3  0.017   0.021    0.172  
  g84800__189265/ZN                          -      A1->ZN  R     NOR2_X2         2  0.011   0.022    0.195  
  FE_OCPC1217_n_30944/ZN                     -      A->ZN   F     INV_X1          1  0.014   0.012    0.207  
  g84633__2703/ZN                            -      A1->ZN  R     NAND2_X2        3  0.007   0.019    0.225  
  g84565/ZN                                  -      A->ZN   F     INV_X1          2  0.014   0.012    0.237  
  g84486__4296/ZN                            -      A1->ZN  R     NAND2_X1        2  0.007   0.018    0.254  
  FE_OCPC1481_FE_OFN35499_mem_la_wstrb_2/ZN  -      A->ZN   F     INV_X1          1  0.014   0.009    0.264  
  g164700/ZN                                 -      A1->ZN  R     OAI22_X1        1  0.005   0.026    0.290  
  mem_wstrb_reg[2]/D                         -      D       R     DFF_X1          1  0.030   0.000    0.290  
#----------------------------------------------------------------------------------------------------------
Path 1085: VIOLATED (-0.185 ns) Setup Check with Pin cpuregs_reg[15][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.233       -0.002

              Setup:-    0.026
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.185

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7020/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.274  
  add_1312_30_g7001/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185437/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.328  
  g189877/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.023    0.351  
  FE_OCPC2078_n_31569/ZN  -      A->ZN   R     INV_X8         25  0.014   0.026    0.377  
  g161655/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.393  
  cpuregs_reg[15][24]/D   -      D       F     DFF_X1          1  0.013   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1086: VIOLATED (-0.185 ns) Setup Check with Pin cpuregs_reg[7][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.023
      Required Time:=    0.212
       Launch Clock:=    0.029
          Data Path:+    0.368
              Slack:=   -0.185

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN            -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN            -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180278/ZN            -      A2->ZN  R     NAND2_X1        1  0.019   0.022    0.385  
  FE_RC_468_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.397  
  cpuregs_reg[7][25]/D  -      D       F     DFF_X1          1  0.006   0.000    0.397  
#-------------------------------------------------------------------------------------
Path 1087: VIOLATED (-0.185 ns) Setup Check with Pin cpuregs_reg[8][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.025
      Required Time:=    0.203
       Launch Clock:=   -0.014
          Data Path:+    0.402
              Slack:=   -0.185

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g189523/ZN              -      A->ZN   R     INV_X1          1  0.010   0.027    0.280  
  g189522/ZN              -      A1->ZN  F     NAND2_X4        3  0.019   0.024    0.304  
  FE_OCPC2067_n_31200/Z   -      A->Z    F     BUF_X4          3  0.018   0.036    0.341  
  FE_OCPC2070_n_31200/ZN  -      A->ZN   R     INV_X2          5  0.011   0.026    0.367  
  FE_RC_1953_0/ZN         -      B1->ZN  F     OAI22_X1        1  0.018   0.021    0.388  
  cpuregs_reg[8][1]/D     -      D       F     DFF_X1          1  0.012   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1088: VIOLATED (-0.185 ns) Setup Check with Pin cpuregs_reg[10][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.030
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.413
              Slack:=   -0.185

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.027    0.377  
  g162802/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.392  
  g162079/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.411  
  cpuregs_reg[10][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 1089: VIOLATED (-0.185 ns) Setup Check with Pin cpuregs_reg[14][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.030
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.414
              Slack:=   -0.185

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.028    0.378  
  g162834/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.392  
  g161604/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.412  
  cpuregs_reg[14][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1090: VIOLATED (-0.185 ns) Setup Check with Pin cpuregs_reg[7][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.203 (P)    0.143 (P)
            Arrival:=    0.239        0.029

              Setup:-    0.023
      Required Time:=    0.216
       Launch Clock:=    0.029
          Data Path:+    0.371
              Slack:=   -0.185

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7054/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7024/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.021    0.281  
  add_1312_30_g7012/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.318  
  g183163/ZN            -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.340  
  g180108_dup186517/ZN  -      A1->ZN  F     NAND2_X4        7  0.012   0.028    0.368  
  g183161/ZN            -      A1->ZN  R     NAND2_X1        1  0.024   0.021    0.389  
  FE_RC_426_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.401  
  cpuregs_reg[7][31]/D  -      D       F     DFF_X1          1  0.006   0.000    0.401  
#-------------------------------------------------------------------------------------
Path 1091: VIOLATED (-0.185 ns) Setup Check with Pin cpuregs_reg[29][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.216 (P)    0.112 (P)
            Arrival:=    0.253       -0.002

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.185

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.024    0.373  
  g178365/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.388  
  g178364/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.407  
  cpuregs_reg[29][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 1092: VIOLATED (-0.185 ns) Setup Check with Pin count_instr_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.151        0.000

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=    0.000
          Data Path:+    0.304
              Slack:=   -0.185

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_instr_reg[9]/CK                 -      CK      R     (arrival)      65  0.073       -    0.000  
  count_instr_reg[9]/Q                  -      CK->Q   R     DFF_X1          4  0.073   0.111    0.112  
  inc_add_1559_34_g1227/ZN              -      A1->ZN  R     AND2_X2         2  0.016   0.034    0.146  
  FE_OCPC1498_inc_add_1559_34_n_1064/Z  -      A->Z    R     BUF_X1          3  0.010   0.029    0.175  
  inc_add_1559_34_g1157/ZN              -      A1->ZN  F     NAND2_X1        4  0.013   0.024    0.199  
  inc_add_1559_34_g1124/ZN              -      A1->ZN  R     NOR2_X1         1  0.015   0.026    0.225  
  inc_add_1559_34_g1051/ZN              -      A2->ZN  F     NAND2_X1        2  0.016   0.019    0.245  
  FE_RC_1560_0/ZN                       -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.262  
  FE_RC_1559_0/ZN                       -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.280  
  g166857/ZN                            -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.305  
  count_instr_reg[13]/D                 -      D       R     DFF_X1          1  0.017   0.000    0.305  
#-----------------------------------------------------------------------------------------------------
Path 1093: VIOLATED (-0.185 ns) Setup Check with Pin cpuregs_reg[6][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.029
      Required Time:=    0.205
       Launch Clock:=   -0.002
          Data Path:+    0.392
              Slack:=   -0.185

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.305  
  g186349/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.324  
  g190992/ZN              -      A1->ZN  R     NAND2_X4        8  0.010   0.033    0.358  
  g183200/ZN              -      A1->ZN  F     NAND2_X1        1  0.026   0.018    0.375  
  FE_RC_549_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.390  
  cpuregs_reg[6][23]/D    -      D       R     DFF_X1          1  0.009   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 1094: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[2][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.143 (P)
            Arrival:=    0.235        0.029

              Setup:-    0.023
      Required Time:=    0.212
       Launch Clock:=    0.029
          Data Path:+    0.367
              Slack:=   -0.184

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN            -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN            -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180287/ZN            -      A1->ZN  R     NAND2_X1        1  0.019   0.019    0.383  
  FE_RC_473_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.014   0.013    0.396  
  cpuregs_reg[2][25]/D  -      D       F     DFF_X1          1  0.007   0.000    0.396  
#-------------------------------------------------------------------------------------
Path 1095: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[25][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.218 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.026    0.375  
  g177713/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.390  
  g177712/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.409  
  cpuregs_reg[25][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 1096: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[23][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.218 (P)    0.112 (P)
            Arrival:=    0.254       -0.002

              Setup:-    0.030
      Required Time:=    0.224
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.025    0.375  
  g162999/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.016    0.390  
  g162141/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.408  
  cpuregs_reg[23][15]/D   -      D       R     DFF_X1          1  0.016   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 1097: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[1][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.229       -0.014

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=   -0.014
          Data Path:+    0.398
              Slack:=   -0.184

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK                           -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN                           -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN                                    -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN                                    -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN                                    -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN                                    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN                                    -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN                          -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN                                    -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  g188899/ZN                                    -      A1->ZN  R     NOR2_X4         1  0.009   0.023    0.270  
  FE_OFC718_n_30495/ZN                          -      A->ZN   F     INV_X4         15  0.015   0.025    0.295  
  FE_OCPC2011_FE_OFN32610_FE_DBTN17_n_30495/Z   -      A->Z    F     BUF_X4          1  0.016   0.031    0.326  
  FE_OCPC2017_FE_OFN32610_FE_DBTN17_n_30495/ZN  -      A->ZN   R     INV_X8         18  0.007   0.022    0.348  
  g176778/ZN                                    -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.364  
  g176777/ZN                                    -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.383  
  cpuregs_reg[1][6]/D                           -      D       R     DFF_X1          1  0.017   0.000    0.383  
#-------------------------------------------------------------------------------------------------------------
Path 1098: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[13][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.030
      Required Time:=    0.228
       Launch Clock:=   -0.002
          Data Path:+    0.414
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.028    0.378  
  g162638/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.392  
  g161569/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.412  
  cpuregs_reg[13][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1099: VIOLATED (-0.184 ns) Setup Check with Pin decoded_imm_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=   -0.011
          Data Path:+    0.318
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.024    0.260  
  FE_OCPC1235_n_35555/Z   -      A->Z    F     BUF_X4          7  0.014   0.032    0.291  
  g183407/ZN              -      A1->ZN  R     NAND3_X1        1  0.007   0.015    0.306  
  decoded_imm_reg[27]/D   -      D       R     DFF_X1          1  0.012   0.000    0.306  
#---------------------------------------------------------------------------------------
Path 1100: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[21][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.030
      Required Time:=    0.228
       Launch Clock:=   -0.002
          Data Path:+    0.414
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.029    0.378  
  g162969/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.393  
  g161750/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.412  
  cpuregs_reg[21][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1101: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[3][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.143 (P)
            Arrival:=    0.236        0.029

              Setup:-    0.023
      Required Time:=    0.212
       Launch Clock:=    0.029
          Data Path:+    0.367
              Slack:=   -0.184

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[20]/CK     -      CK      R     (arrival)      64  0.073       -    0.029  
  reg_pc_reg[20]/Q      -      CK->Q   R     DFF_X1          5  0.073   0.123    0.152  
  add_1312_30_g7125/ZN  -      A2->ZN  R     AND2_X2         2  0.027   0.037    0.189  
  add_1312_30_g7085/ZN  -      A1->ZN  R     AND2_X4         1  0.010   0.029    0.218  
  add_1312_30_g7076/ZN  -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.236  
  add_1312_30_g7045/ZN  -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.260  
  add_1312_30_g7036/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.020    0.280  
  add_1312_30_g7002/ZN  -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.317  
  g180280/ZN            -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.335  
  g180279/ZN            -      A1->ZN  F     NAND2_X4        7  0.012   0.029    0.364  
  g180282/ZN            -      A1->ZN  R     NAND2_X1        1  0.019   0.019    0.384  
  FE_RC_436_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.014   0.013    0.396  
  cpuregs_reg[3][25]/D  -      D       F     DFF_X1          1  0.007   0.000    0.396  
#-------------------------------------------------------------------------------------
Path 1102: VIOLATED (-0.184 ns) Setup Check with Pin decoded_imm_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.028
      Required Time:=    0.122
       Launch Clock:=   -0.011
          Data Path:+    0.318
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.023    0.259  
  FE_OCPC1238_n_35555/Z   -      A->Z    F     BUF_X2          4  0.014   0.031    0.291  
  g164108/ZN              -      A2->ZN  R     NAND2_X1        1  0.007   0.016    0.306  
  decoded_imm_reg[17]/D   -      D       R     DFF_X1          1  0.009   0.000    0.306  
#---------------------------------------------------------------------------------------
Path 1103: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[29][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.191 (P)    0.099 (P)
            Arrival:=    0.227       -0.014

              Setup:-    0.030
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.395
              Slack:=   -0.184

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g193899/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC7_n_35671/ZN   -      A->ZN   R     INV_X16        35  0.013   0.025    0.347  
  g162750/ZN            -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.362  
  g161921/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.381  
  cpuregs_reg[29][6]/D  -      D       R     DFF_X1          1  0.016   0.000    0.381  
#-------------------------------------------------------------------------------------
Path 1104: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[30][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=   -0.014
          Data Path:+    0.398
              Slack:=   -0.184

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g81_dup/ZN            -      A1->ZN  F     NAND2_X2        4  0.015   0.032    0.270  
  g175005/ZN            -      A1->ZN  F     OR2_X4          1  0.020   0.055    0.324  
  g163218/ZN            -      A->ZN   R     INV_X16        35  0.013   0.026    0.350  
  g162855/ZN            -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.365  
  g161963/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.384  
  cpuregs_reg[30][6]/D  -      D       R     DFF_X1          1  0.016   0.000    0.384  
#-------------------------------------------------------------------------------------
Path 1105: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[27][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.191 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.030
      Required Time:=    0.198
       Launch Clock:=   -0.014
          Data Path:+    0.396
              Slack:=   -0.184

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g186698/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.324  
  FE_DBTC9_n_27856/ZN   -      A->ZN   R     INV_X16        35  0.013   0.024    0.348  
  g162721/ZN            -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.363  
  g179941/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.382  
  cpuregs_reg[27][6]/D  -      D       R     DFF_X1          1  0.016   0.000    0.382  
#-------------------------------------------------------------------------------------
Path 1106: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[5][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.030
      Required Time:=    0.226
       Launch Clock:=   -0.002
          Data Path:+    0.412
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.027    0.377  
  g161423/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.391  
  g160748/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.410  
  cpuregs_reg[5][15]/D    -      D       R     DFF_X1          1  0.017   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1107: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[8][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.025
      Required Time:=    0.203
       Launch Clock:=   -0.014
          Data Path:+    0.402
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g189523/ZN              -      A->ZN   R     INV_X1          1  0.010   0.027    0.280  
  g189522/ZN              -      A1->ZN  F     NAND2_X4        3  0.019   0.024    0.304  
  FE_OCPC2067_n_31200/Z   -      A->Z    F     BUF_X4          3  0.018   0.036    0.341  
  FE_OCPC2070_n_31200/ZN  -      A->ZN   R     INV_X2          5  0.011   0.026    0.367  
  g174747/ZN              -      B1->ZN  F     OAI22_X1        1  0.018   0.021    0.387  
  cpuregs_reg[8][3]/D     -      D       F     DFF_X1          1  0.011   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 1108: VIOLATED (-0.184 ns) Setup Check with Pin decoded_imm_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.102 (P)
            Arrival:=    0.149       -0.011

              Setup:-    0.029
      Required Time:=    0.121
       Launch Clock:=   -0.011
          Data Path:+    0.316
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.023    0.259  
  FE_OCPC1238_n_35555/Z   -      A->Z    F     BUF_X2          4  0.014   0.031    0.291  
  g164109/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.305  
  decoded_imm_reg[18]/D   -      D       R     DFF_X1          1  0.010   0.000    0.305  
#---------------------------------------------------------------------------------------
Path 1109: VIOLATED (-0.184 ns) Setup Check with Pin decoded_imm_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.102 (P)
            Arrival:=    0.149       -0.011

              Setup:-    0.029
      Required Time:=    0.120
       Launch Clock:=   -0.011
          Data Path:+    0.316
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.023    0.259  
  FE_OCPC1238_n_35555/Z   -      A->Z    F     BUF_X2          4  0.014   0.031    0.291  
  g164110/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.304  
  decoded_imm_reg[19]/D   -      D       R     DFF_X1          1  0.010   0.000    0.304  
#---------------------------------------------------------------------------------------
Path 1110: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[8][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.025
      Required Time:=    0.203
       Launch Clock:=   -0.014
          Data Path:+    0.401
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g189523/ZN              -      A->ZN   R     INV_X1          1  0.010   0.027    0.280  
  g189522/ZN              -      A1->ZN  F     NAND2_X4        3  0.019   0.024    0.304  
  FE_OCPC2067_n_31200/Z   -      A->Z    F     BUF_X4          3  0.018   0.036    0.341  
  FE_OCPC2070_n_31200/ZN  -      A->ZN   R     INV_X2          5  0.011   0.026    0.367  
  g174738/ZN              -      B1->ZN  F     OAI22_X1        1  0.018   0.020    0.387  
  cpuregs_reg[8][2]/D     -      D       F     DFF_X1          1  0.011   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 1111: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[31][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=   -0.014
          Data Path:+    0.398
              Slack:=   -0.184

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g170460/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.054    0.323  
  g163214/ZN            -      A->ZN   R     INV_X16        35  0.013   0.026    0.349  
  g162870/ZN            -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.364  
  g162010/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.383  
  cpuregs_reg[31][6]/D  -      D       R     DFF_X1          1  0.016   0.000    0.383  
#-------------------------------------------------------------------------------------
Path 1112: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[12][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.174 (P)    0.099 (P)
            Arrival:=    0.211       -0.014

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=   -0.014
          Data Path:+    0.379
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.257  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X1          1  0.013   0.026    0.283  
  FE_RC_1400_0/ZN         -      A1->ZN  F     NAND2_X4        3  0.016   0.032    0.315  
  FE_OFC57_n_1109_dup/ZN  -      A->ZN   R     INV_X8          3  0.020   0.018    0.334  
  g162613/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.346  
  g161528/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.364  
  cpuregs_reg[12][5]/D    -      D       R     DFF_X1          1  0.016   0.000    0.364  
#---------------------------------------------------------------------------------------
Path 1113: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[26][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.190 (P)    0.112 (P)
            Arrival:=    0.226       -0.002

              Setup:-    0.023
      Required Time:=    0.203
       Launch Clock:=   -0.002
          Data Path:+    0.389
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.018    0.357  
  g162710/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.374  
  FE_RC_1372_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.009   0.013    0.387  
  cpuregs_reg[26][10]/D   -      D       F     DFF_X1          1  0.006   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 1114: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[24][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.189 (P)    0.112 (P)
            Arrival:=    0.226       -0.002

              Setup:-    0.023
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.388
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.018    0.357  
  g162664/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.375  
  FE_RC_2037_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.386  
  cpuregs_reg[24][10]/D   -      D       F     DFF_X1          1  0.006   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1115: VIOLATED (-0.184 ns) Setup Check with Pin decoded_imm_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.028
      Required Time:=    0.122
       Launch Clock:=   -0.011
          Data Path:+    0.317
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.023    0.259  
  FE_OCPC1238_n_35555/Z   -      A->Z    F     BUF_X2          4  0.014   0.031    0.291  
  g164107/ZN              -      A2->ZN  R     NAND2_X1        1  0.007   0.015    0.306  
  decoded_imm_reg[16]/D   -      D       R     DFF_X1          1  0.009   0.000    0.306  
#---------------------------------------------------------------------------------------
Path 1116: VIOLATED (-0.184 ns) Setup Check with Pin count_instr_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.151        0.000

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=    0.000
          Data Path:+    0.303
              Slack:=   -0.184

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_instr_reg[9]/CK                 -      CK      R     (arrival)      65  0.073       -    0.000  
  count_instr_reg[9]/Q                  -      CK->Q   R     DFF_X1          4  0.073   0.111    0.112  
  inc_add_1559_34_g1227/ZN              -      A1->ZN  R     AND2_X2         2  0.016   0.034    0.146  
  FE_OCPC1498_inc_add_1559_34_n_1064/Z  -      A->Z    R     BUF_X1          3  0.010   0.029    0.175  
  inc_add_1559_34_g1157/ZN              -      A1->ZN  F     NAND2_X1        4  0.013   0.024    0.199  
  inc_add_1559_34_g1127/ZN              -      A1->ZN  R     NOR2_X1         1  0.015   0.026    0.225  
  inc_add_1559_34_g1056/ZN              -      A2->ZN  F     NAND2_X1        2  0.016   0.019    0.244  
  FE_RC_616_0/ZN                        -      B1->ZN  R     OAI21_X1        1  0.009   0.028    0.271  
  g168500/ZN                            -      A->ZN   F     INV_X1          1  0.019   0.009    0.280  
  g166858/ZN                            -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.304  
  count_instr_reg[14]/D                 -      D       R     DFF_X1          1  0.016   0.000    0.304  
#-----------------------------------------------------------------------------------------------------
Path 1117: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[22][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.179 (P)    0.099 (P)
            Arrival:=    0.216       -0.014

              Setup:-    0.024
      Required Time:=    0.192
       Launch Clock:=   -0.014
          Data Path:+    0.389
              Slack:=   -0.184

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163304/ZN             -      A1->ZN  F     NAND2_X4        1  0.018   0.019    0.304  
  FE_OCPC2041_n_5627/ZN  -      A->ZN   R     INV_X8          6  0.010   0.021    0.325  
  FE_OCPC2044_n_5627/ZN  -      A->ZN   F     INV_X4          3  0.013   0.015    0.340  
  FE_OCPC2102_n_5627/ZN  -      A->ZN   R     INV_X8         16  0.008   0.021    0.361  
  g162251/ZN             -      B1->ZN  F     OAI21_X1        1  0.015   0.014    0.375  
  cpuregs_reg[22][5]/D   -      D       F     DFF_X1          1  0.009   0.000    0.375  
#--------------------------------------------------------------------------------------
Path 1118: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[1][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.229       -0.014

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=   -0.014
          Data Path:+    0.397
              Slack:=   -0.184

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK                           -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN                           -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN                                    -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN                                    -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN                                    -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN                                    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN                                    -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN                          -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN                                    -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  g188899/ZN                                    -      A1->ZN  R     NOR2_X4         1  0.009   0.023    0.270  
  FE_OFC718_n_30495/ZN                          -      A->ZN   F     INV_X4         15  0.015   0.025    0.295  
  FE_OCPC2011_FE_OFN32610_FE_DBTN17_n_30495/Z   -      A->Z    F     BUF_X4          1  0.016   0.031    0.326  
  FE_OCPC2017_FE_OFN32610_FE_DBTN17_n_30495/ZN  -      A->ZN   R     INV_X8         18  0.007   0.022    0.348  
  g176775/ZN                                    -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.364  
  g176774/ZN                                    -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.383  
  cpuregs_reg[1][4]/D                           -      D       R     DFF_X1          1  0.017   0.000    0.383  
#-------------------------------------------------------------------------------------------------------------
Path 1119: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[3][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.023
      Required Time:=    0.212
       Launch Clock:=   -0.002
          Data Path:+    0.397
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.315  
  g186349/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g190992/ZN              -      A1->ZN  F     NAND2_X4        8  0.013   0.030    0.363  
  g186351/ZN              -      A1->ZN  R     NAND2_X1        1  0.019   0.019    0.382  
  FE_RC_509_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.014   0.013    0.395  
  cpuregs_reg[3][23]/D    -      D       F     DFF_X1          1  0.007   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 1120: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[6][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.102 (P)
            Arrival:=    0.236       -0.011

              Setup:-    0.028
      Required Time:=    0.208
       Launch Clock:=   -0.011
          Data Path:+    0.402
              Slack:=   -0.183

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN             -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z           -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN          -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z           -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2105_FE_OFN30_n_7940/Z   -      A->Z    F     BUF_X4          4  0.018   0.037    0.213  
  FE_OCPC2109_FE_OFN30_n_7940/ZN  -      A->ZN   R     INV_X8         14  0.009   0.027    0.240  
  FE_OCPC2111_FE_OFN30_n_7940/ZN  -      A->ZN   F     INV_X1          1  0.020   0.012    0.253  
  FE_RC_1083_0/ZN                 -      A->ZN   R     AOI21_X2        1  0.008   0.047    0.300  
  FE_RC_1082_0/ZN                 -      B1->ZN  F     AOI21_X4        1  0.029   0.024    0.324  
  g167274/ZN                      -      A->ZN   R     INV_X8         31  0.014   0.039    0.363  
  g161367/ZN                      -      A1->ZN  F     NAND2_X2        1  0.027   0.014    0.377  
  FE_RC_432_0/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.391  
  cpuregs_reg[6][19]/D            -      D       R     DFF_X1          1  0.009   0.000    0.391  
#-----------------------------------------------------------------------------------------------
Path 1121: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[1][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.112 (P)
            Arrival:=    0.229       -0.002

              Setup:-    0.023
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.391
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1398_n_24071/ZN  -      A->ZN   F     INV_X8         12  0.028   0.017    0.363  
  g183037/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.378  
  FE_RC_1884_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.011    0.390  
  cpuregs_reg[1][13]/D    -      D       F     DFF_X1          1  0.006   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 1122: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[16][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.191 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.195
       Launch Clock:=   -0.014
          Data Path:+    0.393
              Slack:=   -0.183

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163278_dup/ZN         -      A1->ZN  F     NAND2_X4        4  0.018   0.023    0.308  
  FE_OCPC1982_n_5665/ZN  -      A->ZN   R     INV_X4          3  0.013   0.022    0.330  
  FE_OCPC1987_n_5665/ZN  -      A->ZN   F     INV_X2          6  0.012   0.022    0.351  
  g162158/ZN             -      A1->ZN  R     OAI22_X1        1  0.013   0.027    0.378  
  cpuregs_reg[16][1]/D   -      D       R     DFF_X1          1  0.028   0.000    0.378  
#--------------------------------------------------------------------------------------
Path 1123: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[16][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.030
      Required Time:=    0.228
       Launch Clock:=   -0.002
          Data Path:+    0.413
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.029    0.378  
  g162909/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.393  
  g162171/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.411  
  cpuregs_reg[16][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 1124: VIOLATED (-0.183 ns) Setup Check with Pin mem_do_rdata_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_do_rdata_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.096 (P)    0.101 (P)
            Arrival:=    0.133       -0.013

              Setup:-    0.030
      Required Time:=    0.102
       Launch Clock:=   -0.013
          Data Path:+    0.298
              Slack:=   -0.183

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN  -      CK->QN  R     DFF_X1          1  0.071   0.085    0.073  
  FE_OFC318_n_7946/ZN  -      A->ZN   F     INV_X2          3  0.014   0.017    0.090  
  FE_OFC319_n_7946/ZN  -      A->ZN   R     INV_X4          3  0.010   0.016    0.106  
  g85246__2683/ZN      -      A2->ZN  F     NAND2_X4        2  0.009   0.016    0.122  
  FE_RC_1692_0/ZN      -      A2->ZN  R     NAND3_X4        3  0.008   0.024    0.146  
  FE_RC_1213_0/ZN      -      A2->ZN  F     NAND2_X2        4  0.017   0.026    0.172  
  FE_RC_3412_0/ZN      -      A1->ZN  R     NAND2_X2        1  0.015   0.017    0.189  
  FE_RC_3413_0/ZN      -      A->ZN   F     INV_X2          3  0.010   0.011    0.200  
  g163858/ZN           -      A1->ZN  R     NOR2_X1         3  0.006   0.043    0.243  
  g163649/ZN           -      A->ZN   F     INV_X1          2  0.035   0.016    0.260  
  g163240/ZN           -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.286  
  mem_do_rdata_reg/D   -      D       R     DFF_X1          1  0.017   0.000    0.286  
#------------------------------------------------------------------------------------
Path 1125: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[28][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.190 (P)    0.112 (P)
            Arrival:=    0.226       -0.002

              Setup:-    0.023
      Required Time:=    0.203
       Launch Clock:=   -0.002
          Data Path:+    0.388
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.018    0.357  
  g162739/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.375  
  FE_RC_540_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.386  
  cpuregs_reg[28][10]/D   -      D       F     DFF_X1          1  0.006   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1126: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[29][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.231       -0.014

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=   -0.014
          Data Path:+    0.398
              Slack:=   -0.183

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g193899/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC7_n_35671/ZN   -      A->ZN   R     INV_X16        35  0.013   0.028    0.350  
  g162753/ZN            -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.365  
  g161924/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.384  
  cpuregs_reg[29][9]/D  -      D       R     DFF_X1          1  0.016   0.000    0.384  
#-------------------------------------------------------------------------------------
Path 1127: VIOLATED (-0.183 ns) Setup Check with Pin decoded_imm_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=   -0.011
          Data Path:+    0.317
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.024    0.260  
  FE_OCPC1235_n_35555/Z   -      A->Z    F     BUF_X4          7  0.014   0.031    0.291  
  g185844/ZN              -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.305  
  decoded_imm_reg[28]/D   -      D       R     DFF_X1          1  0.011   0.000    0.305  
#---------------------------------------------------------------------------------------
Path 1128: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[28][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.200 (P)    0.112 (P)
            Arrival:=    0.237       -0.002

              Setup:-    0.023
      Required Time:=    0.213
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.298  
  FE_RC_1151_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.019    0.317  
  FE_RC_1149_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.334  
  FE_RC_1150_0/ZN         -      A->ZN   R     INV_X8          2  0.009   0.023    0.357  
  FE_OCPC1042_n_1864/ZN   -      A->ZN   F     INV_X1          1  0.014   0.011    0.368  
  g162740/ZN              -      A1->ZN  R     NAND2_X1        1  0.006   0.016    0.384  
  FE_RC_3482_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.012   0.012    0.396  
  cpuregs_reg[28][11]/D   -      D       F     DFF_X1          1  0.007   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 1129: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[18][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.030
      Required Time:=    0.228
       Launch Clock:=   -0.002
          Data Path:+    0.413
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.029    0.378  
  g162924/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.392  
  g162201/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.411  
  cpuregs_reg[18][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 1130: VIOLATED (-0.183 ns) Setup Check with Pin decoded_imm_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.029
      Required Time:=    0.123
       Launch Clock:=   -0.011
          Data Path:+    0.317
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.024    0.260  
  g193786/ZN              -      A1->ZN  F     AND2_X4         4  0.014   0.031    0.291  
  g193787/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.015    0.306  
  decoded_imm_reg[21]/D   -      D       R     DFF_X1          1  0.011   0.000    0.306  
#---------------------------------------------------------------------------------------
Path 1131: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[30][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.099 (P)
            Arrival:=    0.232       -0.014

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.014
          Data Path:+    0.399
              Slack:=   -0.183

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g81_dup/ZN            -      A1->ZN  F     NAND2_X2        4  0.015   0.032    0.270  
  g175005/ZN            -      A1->ZN  F     OR2_X4          1  0.020   0.055    0.324  
  g163218/ZN            -      A->ZN   R     INV_X16        35  0.013   0.026    0.351  
  g162853/ZN            -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.366  
  g161960/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.385  
  cpuregs_reg[30][4]/D  -      D       R     DFF_X1          1  0.017   0.000    0.385  
#-------------------------------------------------------------------------------------
Path 1132: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[26][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.112 (P)
            Arrival:=    0.229       -0.002

              Setup:-    0.023
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.391
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1398_n_24071/ZN  -      A->ZN   F     INV_X8         12  0.028   0.016    0.362  
  g183045/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.378  
  FE_RC_538_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.389  
  cpuregs_reg[26][13]/D   -      D       F     DFF_X1          1  0.006   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 1133: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[30][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.099 (P)
            Arrival:=    0.232       -0.014

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.014
          Data Path:+    0.399
              Slack:=   -0.183

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g81_dup/ZN            -      A1->ZN  F     NAND2_X2        4  0.015   0.032    0.270  
  g175005/ZN            -      A1->ZN  F     OR2_X4          1  0.020   0.055    0.324  
  g163218/ZN            -      A->ZN   R     INV_X16        35  0.013   0.027    0.351  
  g162858/ZN            -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.367  
  g161969/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.385  
  cpuregs_reg[30][9]/D  -      D       R     DFF_X1          1  0.016   0.000    0.385  
#-------------------------------------------------------------------------------------
Path 1134: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[31][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.023
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.393
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1398_n_24071/ZN  -      A->ZN   F     INV_X8         12  0.028   0.015    0.361  
  g183034/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.379  
  FE_RC_1255_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.391  
  cpuregs_reg[31][13]/D   -      D       F     DFF_X1          1  0.006   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 1135: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[16][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.393
              Slack:=   -0.183

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163278_dup/ZN         -      A1->ZN  F     NAND2_X4        4  0.018   0.023    0.308  
  FE_OCPC1982_n_5665/ZN  -      A->ZN   R     INV_X4          3  0.013   0.022    0.330  
  FE_OCPC1987_n_5665/ZN  -      A->ZN   F     INV_X2          6  0.012   0.022    0.351  
  g162159/ZN             -      A1->ZN  R     OAI22_X1        1  0.013   0.027    0.378  
  cpuregs_reg[16][3]/D   -      D       R     DFF_X1          1  0.028   0.000    0.378  
#--------------------------------------------------------------------------------------
Path 1136: VIOLATED (-0.183 ns) Setup Check with Pin decoded_imm_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=   -0.011
          Data Path:+    0.316
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.024    0.260  
  FE_OCPC1235_n_35555/Z   -      A->Z    F     BUF_X4          7  0.014   0.031    0.291  
  g180576/ZN              -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.305  
  decoded_imm_reg[20]/D   -      D       R     DFF_X1          1  0.011   0.000    0.305  
#---------------------------------------------------------------------------------------
Path 1137: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[5][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.028
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.390
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.305  
  g186349/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.324  
  g190992/ZN              -      A1->ZN  R     NAND2_X4        8  0.010   0.033    0.358  
  g186347/ZN              -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.375  
  FE_RC_1343_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.388  
  cpuregs_reg[5][23]/D    -      D       R     DFF_X1          1  0.009   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1138: VIOLATED (-0.183 ns) Setup Check with Pin decoded_imm_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=   -0.011
          Data Path:+    0.316
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.024    0.260  
  FE_OCPC1235_n_35555/Z   -      A->Z    F     BUF_X4          7  0.014   0.031    0.291  
  g176153/ZN              -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.305  
  decoded_imm_reg[31]/D   -      D       R     DFF_X1          1  0.011   0.000    0.305  
#---------------------------------------------------------------------------------------
Path 1139: VIOLATED (-0.183 ns) Setup Check with Pin decoded_imm_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=   -0.011
          Data Path:+    0.316
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.024    0.260  
  FE_OCPC1235_n_35555/Z   -      A->Z    F     BUF_X4          7  0.014   0.031    0.291  
  g189302/ZN              -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.305  
  decoded_imm_reg[29]/D   -      D       R     DFF_X1          1  0.011   0.000    0.305  
#---------------------------------------------------------------------------------------
Path 1140: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[16][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.222 (P)    0.099 (P)
            Arrival:=    0.258       -0.014

              Setup:-    0.030
      Required Time:=    0.228
       Launch Clock:=   -0.014
          Data Path:+    0.425
              Slack:=   -0.183

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163278/ZN             -      A1->ZN  F     NAND2_X4        2  0.018   0.023    0.308  
  FE_OCPC1983_n_5665/ZN  -      A->ZN   R     INV_X8         18  0.014   0.038    0.346  
  FE_OCPC1988_n_5665/Z   -      A->Z    R     BUF_X4         10  0.023   0.033    0.378  
  g162906/ZN             -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.392  
  g162168/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.411  
  cpuregs_reg[16][12]/D  -      D       R     DFF_X1          1  0.016   0.000    0.411  
#--------------------------------------------------------------------------------------
Path 1141: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[16][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.392
              Slack:=   -0.183

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163278_dup/ZN         -      A1->ZN  F     NAND2_X4        4  0.018   0.023    0.308  
  FE_OCPC1982_n_5665/ZN  -      A->ZN   R     INV_X4          3  0.013   0.022    0.330  
  FE_OCPC1987_n_5665/ZN  -      A->ZN   F     INV_X2          6  0.012   0.022    0.352  
  g162301/ZN             -      A1->ZN  R     OAI22_X1        1  0.013   0.027    0.378  
  cpuregs_reg[16][2]/D   -      D       R     DFF_X1          1  0.028   0.000    0.378  
#--------------------------------------------------------------------------------------
Path 1142: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[4][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.028
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.390
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.305  
  g186349/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.324  
  g190992/ZN              -      A1->ZN  R     NAND2_X4        8  0.010   0.034    0.358  
  g186354/ZN              -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.375  
  FE_RC_1891_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.388  
  cpuregs_reg[4][23]/D    -      D       R     DFF_X1          1  0.008   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1143: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[7][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.199 (P)    0.112 (P)
            Arrival:=    0.235       -0.002

              Setup:-    0.028
      Required Time:=    0.207
       Launch Clock:=   -0.002
          Data Path:+    0.391
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.258  
  add_1312_30_g7034/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.305  
  g186349/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.324  
  g190992/ZN              -      A1->ZN  R     NAND2_X4        8  0.010   0.034    0.358  
  g183193/ZN              -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.375  
  FE_RC_522_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.389  
  cpuregs_reg[7][23]/D    -      D       R     DFF_X1          1  0.009   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 1144: VIOLATED (-0.182 ns) Setup Check with Pin decoded_imm_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=   -0.011
          Data Path:+    0.316
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.024    0.260  
  g193786/ZN              -      A1->ZN  F     AND2_X4         4  0.014   0.031    0.291  
  g193785/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.304  
  decoded_imm_reg[26]/D   -      D       R     DFF_X1          1  0.010   0.000    0.304  
#---------------------------------------------------------------------------------------
Path 1145: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[27][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=   -0.014
          Data Path:+    0.396
              Slack:=   -0.182

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g186698/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.324  
  FE_DBTC9_n_27856/ZN   -      A->ZN   R     INV_X16        35  0.013   0.024    0.348  
  g162719/ZN            -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.363  
  g179946/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.382  
  cpuregs_reg[27][4]/D  -      D       R     DFF_X1          1  0.016   0.000    0.382  
#-------------------------------------------------------------------------------------
Path 1146: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[9][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.176 (P)    0.099 (P)
            Arrival:=    0.212       -0.014

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=   -0.014
          Data Path:+    0.378
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.258  
  g189555/ZN              -      A->ZN   R     INV_X1          1  0.012   0.025    0.283  
  g191449/ZN              -      A1->ZN  F     NAND2_X4        3  0.016   0.026    0.308  
  FE_OCPC2054_n_33187/ZN  -      A->ZN   R     INV_X8         15  0.018   0.023    0.332  
  g191469/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.345  
  g191468/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.364  
  cpuregs_reg[9][5]/D     -      D       R     DFF_X1          1  0.017   0.000    0.364  
#---------------------------------------------------------------------------------------
Path 1147: VIOLATED (-0.182 ns) Setup Check with Pin decoded_imm_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.029
      Required Time:=    0.123
       Launch Clock:=   -0.011
          Data Path:+    0.316
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.024    0.260  
  g193786/ZN              -      A1->ZN  F     AND2_X4         4  0.014   0.031    0.291  
  g193788/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.304  
  decoded_imm_reg[22]/D   -      D       R     DFF_X1          1  0.010   0.000    0.304  
#---------------------------------------------------------------------------------------
Path 1148: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[31][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.099 (P)
            Arrival:=    0.232       -0.014

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.014
          Data Path:+    0.398
              Slack:=   -0.182

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g170460/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.054    0.323  
  g163214/ZN            -      A->ZN   R     INV_X16        35  0.013   0.027    0.350  
  g162873/ZN            -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.365  
  g162013/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.384  
  cpuregs_reg[31][9]/D  -      D       R     DFF_X1          1  0.016   0.000    0.384  
#-------------------------------------------------------------------------------------
Path 1149: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[22][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.030
      Required Time:=    0.226
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.024    0.374  
  g162984/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.389  
  g162261/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.407  
  cpuregs_reg[22][15]/D   -      D       R     DFF_X1          1  0.016   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 1150: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[5][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.025
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.389
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.351  
  g183062/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.018    0.370  
  g160739/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.388  
  cpuregs_reg[5][22]/D    -      D       F     DFF_X1          1  0.011   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1151: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[17][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.029
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.029    0.378  
  g162894/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.394  
  FE_RC_1850_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.409  
  cpuregs_reg[17][15]/D   -      D       R     DFF_X1          1  0.010   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 1152: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[26][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=   -0.002
          Data Path:+    0.384
              Slack:=   -0.181

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.039    0.346  
  g162335/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.017    0.363  
  g161834/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.382  
  cpuregs_reg[26][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1153: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[8][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.173 (P)    0.099 (P)
            Arrival:=    0.210       -0.014

              Setup:-    0.030
      Required Time:=    0.180
       Launch Clock:=   -0.014
          Data Path:+    0.375
              Slack:=   -0.181

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g189523/ZN              -      A->ZN   R     INV_X1          1  0.010   0.027    0.280  
  g189522/ZN              -      A1->ZN  F     NAND2_X4        3  0.019   0.025    0.305  
  FE_OCPC2068_n_31200/ZN  -      A->ZN   R     INV_X2          4  0.018   0.024    0.329  
  g162761/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.343  
  g161935/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.361  
  cpuregs_reg[8][5]/D     -      D       R     DFF_X1          1  0.016   0.000    0.361  
#---------------------------------------------------------------------------------------
Path 1154: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[30][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.028
      Required Time:=    0.203
       Launch Clock:=   -0.002
          Data Path:+    0.386
              Slack:=   -0.181

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.030    0.356  
  g162865/ZN              -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.371  
  FE_RC_1903_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.384  
  cpuregs_reg[30][16]/D   -      D       R     DFF_X1          1  0.009   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1155: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[9][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.177 (P)    0.099 (P)
            Arrival:=    0.213       -0.014

              Setup:-    0.030
      Required Time:=    0.183
       Launch Clock:=   -0.014
          Data Path:+    0.378
              Slack:=   -0.181

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.258  
  g189555/ZN              -      A->ZN   R     INV_X1          1  0.012   0.025    0.283  
  g191449/ZN              -      A1->ZN  F     NAND2_X4        3  0.016   0.026    0.308  
  FE_OCPC2054_n_33187/ZN  -      A->ZN   R     INV_X8         15  0.018   0.024    0.332  
  g191463/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.346  
  g191462/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.364  
  cpuregs_reg[9][0]/D     -      D       R     DFF_X1          1  0.017   0.000    0.364  
#---------------------------------------------------------------------------------------
Path 1156: VIOLATED (-0.181 ns) Setup Check with Pin count_instr_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.120 (P)
            Arrival:=    0.150        0.007

              Setup:-    0.030
      Required Time:=    0.121
       Launch Clock:=    0.007
          Data Path:+    0.295
              Slack:=   -0.181

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK       -      CK      R     (arrival)      65  0.073       -    0.007  
  count_instr_reg[7]/Q        -      CK->Q   R     DFF_X1          4  0.073   0.112    0.119  
  inc_add_1559_34_g192315/ZN  -      A1->ZN  R     AND2_X2         1  0.017   0.033    0.151  
  inc_add_1559_34_g192313/ZN  -      A2->ZN  F     NAND2_X2        2  0.009   0.020    0.171  
  inc_add_1559_34_g192316/ZN  -      A->ZN   R     INV_X1          1  0.011   0.017    0.188  
  g175997/ZN                  -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.207  
  inc_add_1559_34_g175996/ZN  -      A->ZN   R     INV_X4          7  0.011   0.018    0.225  
  inc_add_1559_34_g1048/ZN    -      A1->ZN  F     NAND2_X1        2  0.010   0.017    0.242  
  FE_RC_1564_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.259  
  FE_RC_1563_0/ZN             -      A->ZN   F     OAI21_X1        1  0.009   0.021    0.279  
  g166853/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.302  
  count_instr_reg[9]/D        -      D       R     DFF_X1          1  0.014   0.000    0.302  
#-------------------------------------------------------------------------------------------
Path 1157: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[30][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.023
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.391
              Slack:=   -0.181

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1399_n_24071/ZN  -      A->ZN   F     INV_X8         11  0.028   0.014    0.359  
  g183043/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.377  
  FE_RC_1269_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.389  
  cpuregs_reg[30][13]/D   -      D       F     DFF_X1          1  0.006   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 1158: VIOLATED (-0.181 ns) Setup Check with Pin decoded_imm_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=   -0.011
          Data Path:+    0.315
              Slack:=   -0.181

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.024    0.260  
  g193786/ZN              -      A1->ZN  F     AND2_X4         4  0.014   0.031    0.291  
  g193789/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.303  
  decoded_imm_reg[24]/D   -      D       R     DFF_X1          1  0.009   0.000    0.303  
#---------------------------------------------------------------------------------------
Path 1159: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[12][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.391
              Slack:=   -0.181

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN             -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN             -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN   -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.259  
  FE_OCPC1696_n_14936/Z  -      A->Z    F     BUF_X2          4  0.013   0.035    0.294  
  g174586/ZN             -      A1->ZN  F     OR2_X4         15  0.010   0.054    0.348  
  g174595/ZN             -      A1->ZN  R     OAI22_X1        1  0.018   0.029    0.377  
  cpuregs_reg[12][2]/D   -      D       R     DFF_X1          1  0.028   0.000    0.377  
#--------------------------------------------------------------------------------------
Path 1160: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[24][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.191 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.027
      Required Time:=    0.201
       Launch Clock:=   -0.014
          Data Path:+    0.396
              Slack:=   -0.181

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g175000/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.023    0.261  
  g188940/ZN              -      A->ZN   R     INV_X2          1  0.013   0.019    0.280  
  g188939/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.299  
  FE_OCPC1736_n_30611/ZN  -      A->ZN   R     INV_X4          5  0.016   0.029    0.327  
  FE_OCPC1739_n_30611/Z   -      A->Z    R     BUF_X2          3  0.017   0.034    0.362  
  g161767/ZN              -      B1->ZN  F     OAI22_X1        1  0.015   0.020    0.382  
  cpuregs_reg[24][1]/D    -      D       F     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1161: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[16][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.099 (P)
            Arrival:=    0.255       -0.014

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.014
          Data Path:+    0.420
              Slack:=   -0.181

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163278/ZN             -      A1->ZN  F     NAND2_X4        2  0.018   0.023    0.308  
  FE_OCPC1983_n_5665/ZN  -      A->ZN   R     INV_X8         18  0.014   0.037    0.345  
  FE_OCPC1989_n_5665/Z   -      A->Z    R     BUF_X4          6  0.023   0.029    0.374  
  g162903/ZN             -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.387  
  g162165/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.406  
  cpuregs_reg[16][9]/D   -      D       R     DFF_X1          1  0.017   0.000    0.406  
#--------------------------------------------------------------------------------------
Path 1162: VIOLATED (-0.181 ns) Setup Check with Pin count_instr_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.151        0.000

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=    0.000
          Data Path:+    0.301
              Slack:=   -0.181

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_instr_reg[9]/CK                 -      CK      R     (arrival)      65  0.073       -    0.000  
  count_instr_reg[9]/Q                  -      CK->Q   R     DFF_X1          4  0.073   0.111    0.112  
  inc_add_1559_34_g1227/ZN              -      A1->ZN  R     AND2_X2         2  0.016   0.034    0.146  
  FE_OCPC1498_inc_add_1559_34_n_1064/Z  -      A->Z    R     BUF_X1          3  0.010   0.029    0.175  
  inc_add_1559_34_g1157/ZN              -      A1->ZN  F     NAND2_X1        4  0.013   0.024    0.199  
  inc_add_1559_34_g1135/ZN              -      A1->ZN  R     NOR2_X1         1  0.015   0.026    0.225  
  inc_add_1559_34_g1050/ZN              -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.242  
  inc_add_1559_34_g1005/ZN              -      A->ZN   R     XNOR2_X1        1  0.008   0.027    0.269  
  g168450/ZN                            -      A->ZN   F     INV_X1          1  0.019   0.009    0.278  
  g166859/ZN                            -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.301  
  count_instr_reg[15]/D                 -      D       R     DFF_X1          1  0.016   0.000    0.301  
#-----------------------------------------------------------------------------------------------------
Path 1163: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[7][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.197 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.024
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.392
              Slack:=   -0.181

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.258  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.273  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.309  
  g185428/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.327  
  g185427/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.024    0.352  
  g180234/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.021    0.372  
  g160711/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.390  
  cpuregs_reg[7][20]/D    -      D       F     DFF_X1          1  0.009   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 1164: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[21][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.112 (P)
            Arrival:=    0.230       -0.002

              Setup:-    0.028
      Required Time:=    0.201
       Launch Clock:=   -0.002
          Data Path:+    0.384
              Slack:=   -0.181

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.027    0.353  
  g162970/ZN              -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.369  
  FE_RC_1937_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.382  
  cpuregs_reg[21][16]/D   -      D       R     DFF_X1          1  0.009   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1165: VIOLATED (-0.180 ns) Setup Check with Pin mem_wstrb_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_prefetch_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wstrb_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.096 (P)
            Arrival:=    0.145       -0.017

              Setup:-    0.028
      Required Time:=    0.116
       Launch Clock:=   -0.017
          Data Path:+    0.314
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.017  
  mem_do_prefetch_reg/Q   -      CK->Q   F     DFF_X1          4  0.071   0.114    0.097  
  g85066__192734/ZN       -      A2->ZN  R     NOR2_X1         1  0.017   0.041    0.137  
  FE_OCPC1442_n_34495/Z   -      A->Z    R     BUF_X4          2  0.024   0.034    0.171  
  g84790__2391/ZN         -      A1->ZN  F     NAND2_X4        3  0.014   0.014    0.185  
  g167910/ZN              -      A1->ZN  R     NAND3_X2        1  0.008   0.019    0.205  
  g180687/ZN              -      A2->ZN  F     NAND2_X4        5  0.015   0.030    0.234  
  g167358/ZN              -      A->ZN   R     INV_X16        65  0.018   0.033    0.267  
  g165778/ZN              -      A2->ZN  F     NAND2_X2        1  0.025   0.015    0.282  
  g164698/ZN              -      A2->ZN  R     NAND2_X1        1  0.007   0.015    0.297  
  mem_wstrb_reg[0]/D      -      D       R     DFF_X1          1  0.009   0.000    0.297  
#---------------------------------------------------------------------------------------
Path 1166: VIOLATED (-0.180 ns) Setup Check with Pin mem_do_wdata_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_do_wdata_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.101 (P)
            Arrival:=    0.137       -0.013

              Setup:-    0.030
      Required Time:=    0.107
       Launch Clock:=   -0.013
          Data Path:+    0.300
              Slack:=   -0.180

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN  -      CK->QN  R     DFF_X1          1  0.071   0.085    0.073  
  FE_OFC318_n_7946/ZN  -      A->ZN   F     INV_X2          3  0.014   0.017    0.090  
  FE_OFC319_n_7946/ZN  -      A->ZN   R     INV_X4          3  0.010   0.016    0.106  
  g85246__2683/ZN      -      A2->ZN  F     NAND2_X4        2  0.009   0.016    0.122  
  FE_RC_1692_0/ZN      -      A2->ZN  R     NAND3_X4        3  0.008   0.024    0.146  
  FE_RC_1213_0/ZN      -      A2->ZN  F     NAND2_X2        4  0.017   0.026    0.172  
  FE_RC_3412_0/ZN      -      A1->ZN  R     NAND2_X2        1  0.015   0.017    0.189  
  FE_RC_3413_0/ZN      -      A->ZN   F     INV_X2          3  0.010   0.011    0.200  
  g163858/ZN           -      A1->ZN  R     NOR2_X1         3  0.006   0.043    0.243  
  g163649/ZN           -      A->ZN   F     INV_X1          2  0.035   0.016    0.260  
  g189684/ZN           -      B1->ZN  R     OAI21_X1        1  0.012   0.028    0.287  
  mem_do_wdata_reg/D   -      D       R     DFF_X1          1  0.018   0.000    0.287  
#------------------------------------------------------------------------------------
Path 1167: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[24][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.027
      Required Time:=    0.201
       Launch Clock:=   -0.014
          Data Path:+    0.396
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g175000/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.023    0.261  
  g188940/ZN              -      A->ZN   R     INV_X2          1  0.013   0.019    0.280  
  g188939/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.299  
  FE_OCPC1736_n_30611/ZN  -      A->ZN   R     INV_X4          5  0.016   0.029    0.327  
  FE_OCPC1739_n_30611/Z   -      A->Z    R     BUF_X2          3  0.017   0.034    0.362  
  g162285/ZN              -      B1->ZN  F     OAI22_X1        1  0.015   0.020    0.382  
  cpuregs_reg[24][2]/D    -      D       F     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1168: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[4][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.099 (P)
            Arrival:=    0.256       -0.014

              Setup:-    0.030
      Required Time:=    0.226
       Launch Clock:=   -0.014
          Data Path:+    0.420
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN    -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN              -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903/ZN           -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g186661/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.280  
  FE_OCPC1401_n_27819/ZN  -      A->ZN   R     INV_X8          3  0.009   0.020    0.299  
  FE_OCPC1404_n_27819/ZN  -      A->ZN   F     INV_X8          7  0.012   0.014    0.314  
  FE_OCPC1991_n_27819/ZN  -      A->ZN   R     INV_X8         15  0.008   0.024    0.338  
  FE_OCPC1996_n_27819/ZN  -      A->ZN   F     INV_X2          2  0.016   0.016    0.354  
  FE_OCPC2003_n_27819/ZN  -      A->ZN   R     INV_X4          6  0.009   0.018    0.371  
  g161330/ZN              -      A2->ZN  F     NAND2_X1        1  0.011   0.014    0.386  
  g160839/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.406  
  cpuregs_reg[4][12]/D    -      D       R     DFF_X1          1  0.017   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 1169: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[12][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.390
              Slack:=   -0.180

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN             -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN             -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN   -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.259  
  FE_OCPC1696_n_14936/Z  -      A->Z    F     BUF_X2          4  0.013   0.035    0.294  
  g163276_dup/ZN         -      A1->ZN  F     OR2_X4         14  0.010   0.054    0.347  
  g174604/ZN             -      A1->ZN  R     OAI22_X1        1  0.016   0.028    0.376  
  cpuregs_reg[12][3]/D   -      D       R     DFF_X1          1  0.028   0.000    0.376  
#--------------------------------------------------------------------------------------
Path 1170: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[26][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.112 (P)
            Arrival:=    0.230       -0.002

              Setup:-    0.028
      Required Time:=    0.201
       Launch Clock:=   -0.002
          Data Path:+    0.383
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.027    0.353  
  g162716/ZN              -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.369  
  FE_RC_1443_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.381  
  cpuregs_reg[26][16]/D   -      D       R     DFF_X1          1  0.009   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 1171: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[23][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.033
      Required Time:=    0.198
       Launch Clock:=   -0.014
          Data Path:+    0.391
              Slack:=   -0.180

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN        -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN                -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN   -      A->ZN   R     INV_X8          6  0.013   0.023    0.285  
  g185061/ZN             -      A1->ZN  F     NAND2_X4        1  0.012   0.018    0.303  
  FE_OCPC981_n_26134/ZN  -      A->ZN   R     INV_X8          6  0.009   0.026    0.329  
  FE_OCPC989_n_26134/ZN  -      A->ZN   F     INV_X4         15  0.016   0.021    0.350  
  g179443/ZN             -      A1->ZN  R     OAI22_X1        1  0.014   0.027    0.377  
  cpuregs_reg[23][2]/D   -      D       R     DFF_X1          1  0.027   0.000    0.377  
#--------------------------------------------------------------------------------------
Path 1172: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[27][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.099 (P)
            Arrival:=    0.231       -0.014

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=   -0.014
          Data Path:+    0.395
              Slack:=   -0.180

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g186698/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.324  
  FE_DBTC9_n_27856/ZN   -      A->ZN   R     INV_X16        35  0.013   0.023    0.348  
  g162722/ZN            -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.362  
  g179957/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.381  
  cpuregs_reg[27][7]/D  -      D       R     DFF_X1          1  0.018   0.000    0.381  
#-------------------------------------------------------------------------------------
Path 1173: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[27][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.030
      Required Time:=    0.202
       Launch Clock:=   -0.002
          Data Path:+    0.384
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.039    0.346  
  g162724/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.017    0.363  
  g179945/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.382  
  cpuregs_reg[27][9]/D    -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1174: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[31][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.099 (P)
            Arrival:=    0.231       -0.014

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=   -0.014
          Data Path:+    0.395
              Slack:=   -0.180

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g170460/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.054    0.323  
  g163214/ZN            -      A->ZN   R     INV_X16        35  0.013   0.024    0.347  
  g162868/ZN            -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.362  
  g162007/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.381  
  cpuregs_reg[31][4]/D  -      D       R     DFF_X1          1  0.016   0.000    0.381  
#-------------------------------------------------------------------------------------
Path 1175: VIOLATED (-0.179 ns) Setup Check with Pin alu_out_q_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.096 (P)
            Arrival:=    0.144       -0.017

              Setup:-    0.029
      Required Time:=    0.115
       Launch Clock:=   -0.017
          Data Path:+    0.311
              Slack:=   -0.179

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  instr_sub_reg/CK        -      CK      R     (arrival)      63  0.071       -   -0.017  
  instr_sub_reg/Q         -      CK->Q   R     DFF_X2          2  0.071   0.136    0.119  
  g193106/ZN              -      A2->ZN  R     AND2_X4        11  0.014   0.056    0.175  
  FE_OCPC1815_n_34863/Z   -      A->Z    R     BUF_X8          2  0.029   0.030    0.205  
  FE_OCPC1548_n_34863/ZN  -      A->ZN   F     INV_X8         18  0.010   0.013    0.218  
  g84250__193131/ZN       -      B1->ZN  R     OAI22_X1        1  0.008   0.038    0.256  
  g84164__1474/ZN         -      B1->ZN  F     AOI21_X1        1  0.030   0.019    0.275  
  g84108__2391/ZN         -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.294  
  alu_out_q_reg[1]/D      -      D       R     DFF_X1          1  0.010   0.000    0.294  
#---------------------------------------------------------------------------------------
Path 1176: VIOLATED (-0.179 ns) Setup Check with Pin count_instr_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.120 (P)
            Arrival:=    0.151        0.007

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=    0.007
          Data Path:+    0.293
              Slack:=   -0.179

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK       -      CK      R     (arrival)      65  0.073       -    0.007  
  count_instr_reg[7]/Q        -      CK->Q   R     DFF_X1          4  0.073   0.112    0.119  
  inc_add_1559_34_g192315/ZN  -      A1->ZN  R     AND2_X2         1  0.017   0.033    0.151  
  inc_add_1559_34_g192313/ZN  -      A2->ZN  F     NAND2_X2        2  0.009   0.020    0.171  
  inc_add_1559_34_g192316/ZN  -      A->ZN   R     INV_X1          1  0.011   0.017    0.188  
  g175997/ZN                  -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.207  
  inc_add_1559_34_g175996/ZN  -      A->ZN   R     INV_X4          7  0.011   0.018    0.225  
  inc_add_1559_34_g1046/ZN    -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.239  
  g186627/ZN                  -      A->ZN   F     XNOR2_X1        1  0.008   0.036    0.275  
  g166841/ZN                  -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.300  
  count_instr_reg[12]/D       -      D       R     DFF_X1          1  0.016   0.000    0.300  
#-------------------------------------------------------------------------------------------
Path 1177: VIOLATED (-0.179 ns) Setup Check with Pin cpuregs_reg[28][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.028
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.179

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.029    0.378  
  g162744/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.394  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.407  
  cpuregs_reg[28][15]/D   -      D       R     DFF_X1          1  0.009   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 1178: VIOLATED (-0.179 ns) Setup Check with Pin cpuregs_reg[7][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.198 (P)    0.112 (P)
            Arrival:=    0.234       -0.002

              Setup:-    0.028
      Required Time:=    0.206
       Launch Clock:=   -0.002
          Data Path:+    0.386
              Slack:=   -0.179

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.027    0.259  
  add_1312_30_g7038/ZN    -      A2->ZN  F     NAND2_X1        1  0.016   0.021    0.279  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.027    0.307  
  g185368/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.325  
  g193833/ZN              -      A1->ZN  R     NAND2_X4        7  0.010   0.028    0.353  
  g185372/ZN              -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.369  
  FE_RC_499_0/ZN          -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.385  
  cpuregs_reg[7][28]/D    -      D       R     DFF_X1          1  0.009   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 1179: VIOLATED (-0.179 ns) Setup Check with Pin cpuregs_reg[6][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.218 (P)    0.112 (P)
            Arrival:=    0.254       -0.002

              Setup:-    0.028
      Required Time:=    0.226
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.179

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.026    0.375  
  g161363/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.390  
  FE_RC_1370_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.405  
  cpuregs_reg[6][15]/D    -      D       R     DFF_X1          1  0.009   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 1180: VIOLATED (-0.179 ns) Setup Check with Pin reg_pc_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.102 (P)
            Arrival:=    0.152       -0.011

              Setup:-    0.031
      Required Time:=    0.121
       Launch Clock:=   -0.011
          Data Path:+    0.311
              Slack:=   -0.179

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.071   0.109    0.097  
  FE_RC_902_0/ZN           -      A1->ZN  R     AND2_X4         1  0.014   0.035    0.132  
  FE_RC_903_0/ZN           -      A->ZN   F     INV_X8          6  0.011   0.020    0.152  
  FE_OFC37_n_31871_dup/ZN  -      A->ZN   R     INV_X8          8  0.010   0.030    0.183  
  FE_OFC212_n_31871/Z      -      A->Z    R     BUF_X8          7  0.021   0.031    0.213  
  g176675/ZN               -      A2->ZN  F     NAND2_X4        2  0.012   0.017    0.230  
  g186889/ZN               -      A1->ZN  R     NAND2_X2        2  0.010   0.017    0.247  
  FE_OCPC1385_n_28089/Z    -      A->Z    R     BUF_X1          1  0.011   0.023    0.270  
  g186894/ZN               -      A->ZN   F     INV_X1          1  0.007   0.007    0.277  
  g190638/ZN               -      B1->ZN  R     OAI21_X1        1  0.003   0.023    0.300  
  reg_pc_reg[17]/D         -      D       R     DFF_X1          1  0.019   0.000    0.300  
#----------------------------------------------------------------------------------------
Path 1181: VIOLATED (-0.179 ns) Setup Check with Pin cpuregs_reg[12][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.229       -0.014

              Setup:-    0.033
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.390
              Slack:=   -0.179

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN             -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN             -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN   -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.259  
  FE_OCPC1696_n_14936/Z  -      A->Z    F     BUF_X2          4  0.013   0.035    0.294  
  g163276_dup/ZN         -      A1->ZN  F     OR2_X4         14  0.010   0.054    0.347  
  g174605/ZN             -      A1->ZN  R     OAI22_X1        1  0.016   0.028    0.376  
  cpuregs_reg[12][1]/D   -      D       R     DFF_X1          1  0.028   0.000    0.376  
#--------------------------------------------------------------------------------------
Path 1182: VIOLATED (-0.179 ns) Setup Check with Pin cpuregs_reg[7][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.196 (P)    0.112 (P)
            Arrival:=    0.232       -0.002

              Setup:-    0.024
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.388
              Slack:=   -0.179

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.026    0.257  
  add_1312_30_g7040/ZN    -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.274  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.017    0.291  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.304  
  FE_RC_1763_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.007   0.022    0.326  
  g193831/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.026    0.352  
  g183071/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.018    0.369  
  g160709/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.387  
  cpuregs_reg[7][22]/D    -      D       F     DFF_X1          1  0.009   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 1183: VIOLATED (-0.179 ns) Setup Check with Pin count_instr_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.120 (P)
            Arrival:=    0.150        0.007

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=    0.007
          Data Path:+    0.292
              Slack:=   -0.179

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK       -      CK      R     (arrival)      65  0.073       -    0.007  
  count_instr_reg[7]/Q        -      CK->Q   R     DFF_X1          4  0.073   0.112    0.119  
  inc_add_1559_34_g192315/ZN  -      A1->ZN  R     AND2_X2         1  0.017   0.033    0.151  
  inc_add_1559_34_g192313/ZN  -      A2->ZN  F     NAND2_X2        2  0.009   0.020    0.171  
  inc_add_1559_34_g192316/ZN  -      A->ZN   R     INV_X1          1  0.011   0.017    0.188  
  g175997/ZN                  -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.207  
  inc_add_1559_34_g175996/ZN  -      A->ZN   R     INV_X4          7  0.011   0.018    0.225  
  inc_add_1559_34_g1047/ZN    -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.239  
  inc_add_1559_34_g1007/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.026    0.265  
  g168454/ZN                  -      A->ZN   F     INV_X1          1  0.019   0.009    0.274  
  g166855/ZN                  -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.299  
  count_instr_reg[10]/D       -      D       R     DFF_X1          1  0.017   0.000    0.299  
#-------------------------------------------------------------------------------------------
Path 1184: VIOLATED (-0.179 ns) Setup Check with Pin cpuregs_reg[7][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.176 (P)    0.112 (P)
            Arrival:=    0.213       -0.002

              Setup:-    0.030
      Required Time:=    0.183
       Launch Clock:=   -0.002
          Data Path:+    0.363
              Slack:=   -0.179

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          1  0.070   0.104    0.102  
  FE_OFC322_n_10645/Z    -      A->Z    F     BUF_X8          8  0.010   0.034    0.136  
  FE_OCPC1317_n_31516/Z  -      A->Z    F     BUF_X4          5  0.010   0.026    0.162  
  FE_OFC324_n_10645/ZN   -      A->ZN   R     INV_X1          3  0.006   0.028    0.190  
  g191437/ZN             -      A1->ZN  F     NAND2_X2        2  0.022   0.020    0.210  
  FE_OFC411_n_33175/Z    -      A->Z    F     BUF_X4          2  0.011   0.030    0.240  
  g181350/ZN             -      B1->ZN  R     OAI21_X4        5  0.008   0.046    0.287  
  FE_OCPC2034_n_22328/Z  -      A->Z    R     BUF_X4          9  0.036   0.039    0.325  
  g161474/ZN             -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.342  
  g160689/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.361  
  cpuregs_reg[7][0]/D    -      D       R     DFF_X1          1  0.018   0.000    0.361  
#--------------------------------------------------------------------------------------
Path 1185: VIOLATED (-0.178 ns) Setup Check with Pin reg_pc_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.112 (P)
            Arrival:=    0.150       -0.002

              Setup:-    0.031
      Required Time:=    0.119
       Launch Clock:=   -0.002
          Data Path:+    0.299
              Slack:=   -0.178

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.041    0.156  
  g187819/ZN                     -      A1->ZN  F     NAND2_X4        1  0.030   0.016    0.172  
  g172563/ZN                     -      A2->ZN  R     NAND2_X4        3  0.011   0.028    0.200  
  g186858/ZN                     -      A1->ZN  F     NAND2_X4        2  0.017   0.017    0.218  
  g186846/ZN                     -      A1->ZN  R     NAND2_X2        2  0.009   0.016    0.234  
  FE_OCPC1843_n_28030/Z          -      A->Z    R     BUF_X1          1  0.011   0.024    0.257  
  fopt176240/ZN                  -      A->ZN   F     INV_X1          1  0.008   0.016    0.273  
  g190666/ZN                     -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.298  
  reg_pc_reg[15]/D               -      D       R     DFF_X1          1  0.018   0.000    0.298  
#----------------------------------------------------------------------------------------------
Path 1186: VIOLATED (-0.178 ns) Setup Check with Pin cpuregs_reg[2][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.028
      Required Time:=    0.229
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.178

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.029    0.378  
  g161303/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.393  
  FE_RC_1955_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.408  
  cpuregs_reg[2][15]/D    -      D       R     DFF_X1          1  0.009   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 1187: VIOLATED (-0.178 ns) Setup Check with Pin cpuregs_reg[1][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.028
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.178

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.027    0.376  
  g176164/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.392  
  FE_RC_1812_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.405  
  cpuregs_reg[1][15]/D    -      D       R     DFF_X1          1  0.008   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 1188: VIOLATED (-0.178 ns) Setup Check with Pin count_instr_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.120 (P)
            Arrival:=    0.151        0.007

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=    0.007
          Data Path:+    0.291
              Slack:=   -0.178

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK       -      CK      R     (arrival)      65  0.073       -    0.007  
  count_instr_reg[7]/Q        -      CK->Q   R     DFF_X1          4  0.073   0.112    0.119  
  inc_add_1559_34_g192315/ZN  -      A1->ZN  R     AND2_X2         1  0.017   0.033    0.151  
  inc_add_1559_34_g192313/ZN  -      A2->ZN  F     NAND2_X2        2  0.009   0.020    0.171  
  inc_add_1559_34_g192316/ZN  -      A->ZN   R     INV_X1          1  0.011   0.017    0.188  
  g175997/ZN                  -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.207  
  inc_add_1559_34_g175996/ZN  -      A->ZN   R     INV_X4          7  0.011   0.018    0.225  
  inc_add_1559_34_g1049/ZN    -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.239  
  inc_add_1559_34_g1004/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.027    0.266  
  g168449/ZN                  -      A->ZN   F     INV_X1          1  0.019   0.009    0.275  
  g166856/ZN                  -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.298  
  count_instr_reg[11]/D       -      D       R     DFF_X1          1  0.016   0.000    0.298  
#-------------------------------------------------------------------------------------------
Path 1189: VIOLATED (-0.178 ns) Setup Check with Pin cpuregs_reg[7][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.030
      Required Time:=    0.198
       Launch Clock:=   -0.014
          Data Path:+    0.390
              Slack:=   -0.178

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN    -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN          -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN           -      A->ZN   R     INV_X8          4  0.009   0.018    0.264  
  g182796/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.021    0.285  
  FE_OCPC1052_n_23837/ZN  -      A->ZN   R     INV_X8         10  0.013   0.031    0.316  
  FE_OCPC1056_n_23837/Z   -      A->Z    R     BUF_X8          8  0.019   0.029    0.345  
  g161441/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.358  
  g160728/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.376  
  cpuregs_reg[7][3]/D     -      D       R     DFF_X1          1  0.017   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1190: VIOLATED (-0.178 ns) Setup Check with Pin cpuregs_reg[16][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.099 (P)
            Arrival:=    0.256       -0.014

              Setup:-    0.023
      Required Time:=    0.232
       Launch Clock:=   -0.014
          Data Path:+    0.424
              Slack:=   -0.178

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163278/ZN             -      A1->ZN  F     NAND2_X4        2  0.018   0.023    0.308  
  FE_OCPC1983_n_5665/ZN  -      A->ZN   R     INV_X8         18  0.014   0.037    0.345  
  FE_OCPC1989_n_5665/Z   -      A->Z    R     BUF_X4          6  0.023   0.029    0.375  
  FE_RC_1900_0/ZN        -      A1->ZN  R     OR2_X1          1  0.011   0.023    0.398  
  FE_RC_1899_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.410  
  cpuregs_reg[16][8]/D   -      D       F     DFF_X1          1  0.006   0.000    0.410  
#--------------------------------------------------------------------------------------
Path 1191: VIOLATED (-0.178 ns) Setup Check with Pin cpuregs_reg[30][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.195 (P)    0.112 (P)
            Arrival:=    0.231       -0.002

              Setup:-    0.023
      Required Time:=    0.208
       Launch Clock:=   -0.002
          Data Path:+    0.388
              Slack:=   -0.178

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3369_0/ZN         -      A1->ZN  F     NAND4_X1        1  0.015   0.028    0.223  
  add_1312_30_g184219/ZN  -      A->ZN   F     XNOR2_X1        1  0.019   0.045    0.269  
  FE_RC_1409_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.021    0.290  
  FE_RC_1408_0/ZN         -      A1->ZN  R     AND2_X4         2  0.013   0.049    0.339  
  FE_OCPC1048_n_1859/ZN   -      A->ZN   F     INV_X8         18  0.023   0.018    0.357  
  g162859/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.374  
  FE_RC_2007_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.011    0.386  
  cpuregs_reg[30][10]/D   -      D       F     DFF_X1          1  0.006   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1192: VIOLATED (-0.178 ns) Setup Check with Pin cpuregs_reg[24][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.028
      Required Time:=    0.229
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.178

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.029    0.378  
  g162669/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.393  
  FE_RC_1856_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.407  
  cpuregs_reg[24][15]/D   -      D       R     DFF_X1          1  0.009   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 1193: VIOLATED (-0.178 ns) Setup Check with Pin cpuregs_reg[26][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.178 (P)    0.099 (P)
            Arrival:=    0.214       -0.014

              Setup:-    0.030
      Required Time:=    0.184
       Launch Clock:=   -0.014
          Data Path:+    0.376
              Slack:=   -0.178

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g175000/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.261  
  g174999/ZN              -      A1->ZN  R     NOR2_X4         2  0.013   0.034    0.296  
  FE_OCPC1416_n_15237/ZN  -      A->ZN   F     INV_X8          2  0.024   0.020    0.316  
  FE_OCPC1418_n_15237/ZN  -      A->ZN   R     INV_X16        15  0.011   0.016    0.331  
  g162345/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.344  
  g161830/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.362  
  cpuregs_reg[26][5]/D    -      D       R     DFF_X1          1  0.017   0.000    0.362  
#---------------------------------------------------------------------------------------
Path 1194: VIOLATED (-0.178 ns) Setup Check with Pin alu_out_q_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.105 (P)
            Arrival:=    0.142       -0.009

              Setup:-    0.025
      Required Time:=    0.117
       Launch Clock:=   -0.009
          Data Path:+    0.303
              Slack:=   -0.178

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK      -      CK      R     (arrival)      65  0.072       -   -0.009  
  reg_op1_reg[0]/QN      -      CK->QN  F     DFF_X1          3  0.072   0.105    0.096  
  FE_OCPC969_n_8154/ZN   -      A->ZN   R     INV_X4         10  0.024   0.031    0.127  
  g85272__184395/ZN      -      A1->ZN  F     NAND2_X2        2  0.017   0.021    0.148  
  FE_OCPC1885_n_25474/Z  -      A->Z    F     BUF_X2          3  0.012   0.030    0.178  
  FE_RC_184_0/ZN         -      B1->ZN  R     OAI21_X2        3  0.007   0.036    0.214  
  FE_RC_1557_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.231  
  FE_RC_1556_0/ZN        -      A->ZN   R     OAI21_X1        1  0.008   0.020    0.251  
  FE_RC_626_0/ZN         -      A->ZN   F     INV_X1          1  0.019   0.009    0.260  
  FE_RC_625_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.273  
  FE_RC_624_0/ZN         -      A2->ZN  F     NAND3_X1        1  0.009   0.021    0.294  
  alu_out_q_reg[2]/D     -      D       F     DFF_X1          1  0.012   0.000    0.294  
#--------------------------------------------------------------------------------------
Path 1195: VIOLATED (-0.178 ns) Setup Check with Pin cpuregs_reg[12][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.028
      Required Time:=    0.229
       Launch Clock:=   -0.002
          Data Path:+    0.408
              Slack:=   -0.178

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.028    0.378  
  g162623/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.393  
  FE_RC_1979_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.407  
  cpuregs_reg[12][15]/D   -      D       R     DFF_X1          1  0.009   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 1196: VIOLATED (-0.177 ns) Setup Check with Pin mem_wdata_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.061
      Required Time:=    0.077
       Launch Clock:=   -0.013
          Data Path:+    0.267
              Slack:=   -0.177

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  FE_OCPC1259_n_7948/ZN   -      A->ZN   R     INV_X4          3  0.024   0.023    0.116  
  g85064__189261/ZN       -      A1->ZN  F     NAND2_X4        4  0.012   0.016    0.132  
  FE_OCPC1509_n_30940/Z   -      A->Z    F     BUF_X2          1  0.010   0.026    0.158  
  g177335/ZN              -      A2->ZN  F     AND2_X4         8  0.005   0.033    0.192  
  g84536__7344/ZN         -      B1->ZN  R     OAI21_X1        2  0.009   0.063    0.254  
  mem_wdata_reg[20]/D     -      D       R     SDFFR_X1        2  0.051   0.000    0.254  
#---------------------------------------------------------------------------------------
Path 1197: VIOLATED (-0.177 ns) Setup Check with Pin cpuregs_reg[8][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.222 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.029
      Required Time:=    0.230
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.177

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.028    0.378  
  g162772/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.393  
  FE_RC_1925_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.407  
  cpuregs_reg[8][15]/D    -      D       R     DFF_X1          1  0.010   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 1198: VIOLATED (-0.177 ns) Setup Check with Pin count_cycle_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.150        0.000

              Setup:-    0.024
      Required Time:=    0.126
       Launch Clock:=    0.000
          Data Path:+    0.303
              Slack:=   -0.177

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      65  0.073       -    0.000  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.073   0.117    0.117  
  inc_add_1428_40_g1227/ZN              -      A1->ZN  R     AND2_X4         2  0.022   0.035    0.152  
  FE_OCPC1502_inc_add_1428_40_n_1064/Z  -      A->Z    R     BUF_X2          3  0.009   0.023    0.175  
  inc_add_1428_40_g1157/ZN              -      A1->ZN  F     NAND2_X1        4  0.008   0.023    0.198  
  inc_add_1428_40_g1127/ZN              -      A1->ZN  R     NOR2_X1         1  0.015   0.026    0.224  
  inc_add_1428_40_g181235/ZN            -      A2->ZN  F     NAND2_X1        1  0.016   0.016    0.241  
  inc_add_1428_40_g1001/ZN              -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.277  
  g170531/ZN                            -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.303  
  count_cycle_reg[14]/D                 -      D       F     DFF_X1          1  0.008   0.000    0.303  
#-----------------------------------------------------------------------------------------------------
Path 1199: VIOLATED (-0.177 ns) Setup Check with Pin cpuregs_reg[4][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.028
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.177

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.026    0.375  
  g177725/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.016    0.391  
  FE_RC_1895_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.404  
  cpuregs_reg[4][15]/D    -      D       R     DFF_X1          1  0.009   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1200: VIOLATED (-0.177 ns) Setup Check with Pin cpuregs_reg[26][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.028
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.177

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.026    0.375  
  g162715/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.390  
  FE_RC_1392_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.404  
  cpuregs_reg[26][15]/D   -      D       R     DFF_X1          1  0.009   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1201: VIOLATED (-0.177 ns) Setup Check with Pin cpuregs_reg[10][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.174 (P)    0.099 (P)
            Arrival:=    0.210       -0.014

              Setup:-    0.030
      Required Time:=    0.180
       Launch Clock:=   -0.014
          Data Path:+    0.371
              Slack:=   -0.177

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN        -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g170462/ZN            -      A1->ZN  F     OR2_X4          2  0.010   0.053    0.306  
  FE_OCPC890_n_76/ZN    -      A->ZN   R     INV_X16        33  0.014   0.020    0.326  
  g162792/ZN            -      A1->ZN  F     NAND2_X2        1  0.016   0.012    0.338  
  g162069/ZN            -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.357  
  cpuregs_reg[10][5]/D  -      D       R     DFF_X1          1  0.017   0.000    0.357  
#-------------------------------------------------------------------------------------
Path 1202: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[18][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.002
          Data Path:+    0.404
              Slack:=   -0.176

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.040    0.365  
  g162917/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.382  
  g162194/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.402  
  cpuregs_reg[18][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1203: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[17][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.002
          Data Path:+    0.404
              Slack:=   -0.176

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.040    0.365  
  g162887/ZN              -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.382  
  g161683/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.402  
  cpuregs_reg[17][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1204: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[22][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.216 (P)    0.099 (P)
            Arrival:=    0.253       -0.014

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=   -0.014
          Data Path:+    0.413
              Slack:=   -0.176

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163304/ZN             -      A1->ZN  F     NAND2_X4        1  0.018   0.019    0.304  
  FE_OCPC2041_n_5627/ZN  -      A->ZN   R     INV_X8          6  0.010   0.021    0.325  
  FE_OCPC2044_n_5627/ZN  -      A->ZN   F     INV_X4          3  0.013   0.015    0.340  
  FE_OCPC2102_n_5627/ZN  -      A->ZN   R     INV_X8         16  0.008   0.023    0.364  
  g162981/ZN             -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.378  
  g162258/ZN             -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.399  
  cpuregs_reg[22][12]/D  -      D       R     DFF_X1          1  0.018   0.000    0.399  
#--------------------------------------------------------------------------------------
Path 1205: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[30][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.216 (P)    0.112 (P)
            Arrival:=    0.253       -0.002

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=   -0.002
          Data Path:+    0.402
              Slack:=   -0.176

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.023    0.373  
  g162864/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.387  
  FE_RC_1987_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.401  
  cpuregs_reg[30][15]/D   -      D       R     DFF_X1          1  0.008   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1206: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[15][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.025
      Required Time:=    0.231
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.176

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.298  
  FE_RC_1151_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.019    0.317  
  FE_RC_1149_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.334  
  FE_RC_1150_0/ZN         -      A->ZN   R     INV_X8          2  0.009   0.023    0.357  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   F     INV_X16        30  0.014   0.016    0.373  
  g162845/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.390  
  g182958/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.407  
  cpuregs_reg[15][11]/D   -      D       F     DFF_X1          1  0.009   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 1207: VIOLATED (-0.176 ns) Setup Check with Pin count_cycle_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.151        0.000

              Setup:-    0.024
      Required Time:=    0.127
       Launch Clock:=    0.000
          Data Path:+    0.303
              Slack:=   -0.176

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      65  0.073       -    0.000  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.073   0.117    0.117  
  inc_add_1428_40_g1227/ZN              -      A1->ZN  R     AND2_X4         2  0.022   0.035    0.152  
  FE_OCPC1502_inc_add_1428_40_n_1064/Z  -      A->Z    R     BUF_X2          3  0.009   0.023    0.175  
  inc_add_1428_40_g1157/ZN              -      A1->ZN  F     NAND2_X1        4  0.008   0.023    0.198  
  inc_add_1428_40_g1124/ZN              -      A1->ZN  R     NOR2_X1         1  0.015   0.026    0.224  
  inc_add_1428_40_g181234/ZN            -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.241  
  inc_add_1428_40_g1002/ZN              -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.277  
  g170488/ZN                            -      A1->ZN  F     AND2_X2         1  0.009   0.025    0.303  
  count_cycle_reg[13]/D                 -      D       F     DFF_X1          1  0.008   0.000    0.303  
#-----------------------------------------------------------------------------------------------------
Path 1208: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[22][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.216 (P)    0.112 (P)
            Arrival:=    0.253       -0.002

              Setup:-    0.025
      Required Time:=    0.228
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.176

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.298  
  FE_RC_1151_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.019    0.317  
  FE_RC_1149_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.334  
  FE_RC_1150_0/ZN         -      A->ZN   R     INV_X8          2  0.009   0.023    0.357  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   F     INV_X16        30  0.014   0.013    0.370  
  g162980/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.387  
  g162257/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.404  
  cpuregs_reg[22][11]/D   -      D       F     DFF_X1          1  0.010   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1209: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[3][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.028
      Required Time:=    0.228
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.176

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.029    0.378  
  g161393/ZN              -      A1->ZN  F     NAND2_X2        1  0.015   0.012    0.391  
  FE_RC_1889_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.404  
  cpuregs_reg[3][15]/D    -      D       R     DFF_X1          1  0.009   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1210: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[21][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.002
          Data Path:+    0.403
              Slack:=   -0.176

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.040    0.365  
  g162962/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.382  
  g161743/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.401  
  cpuregs_reg[21][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1211: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[14][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.030
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.405
              Slack:=   -0.176

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.040    0.365  
  g162827/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.018    0.383  
  g161595/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.403  
  cpuregs_reg[14][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 1212: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[23][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.229       -0.014

              Setup:-    0.026
      Required Time:=    0.203
       Launch Clock:=   -0.014
          Data Path:+    0.393
              Slack:=   -0.176

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN                       -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN                       -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN                       -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN                       -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN                       -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN                  -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN                          -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN             -      A->ZN   R     INV_X8          6  0.013   0.023    0.285  
  g185061/ZN                       -      A1->ZN  F     NAND2_X4        1  0.012   0.018    0.303  
  FE_OCPC981_n_26134/ZN            -      A->ZN   R     INV_X8          6  0.009   0.024    0.327  
  FE_OCPC982_n_26134/ZN            -      A->ZN   F     INV_X4          2  0.016   0.014    0.341  
  FE_OCPC2117_FE_OFN70_n_26134/ZN  -      A->ZN   R     INV_X4          5  0.008   0.019    0.360  
  g179440/ZN                       -      B1->ZN  F     OAI22_X1        1  0.012   0.019    0.378  
  cpuregs_reg[23][1]/D             -      D       F     DFF_X1          1  0.014   0.000    0.378  
#------------------------------------------------------------------------------------------------
Path 1213: VIOLATED (-0.175 ns) Setup Check with Pin mem_do_prefetch_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) mem_do_prefetch_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.096 (P)    0.102 (P)
            Arrival:=    0.133       -0.011

              Setup:-    0.028
      Required Time:=    0.105
       Launch Clock:=   -0.011
          Data Path:+    0.291
              Slack:=   -0.175

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.071   0.106    0.095  
  g188308/ZN              -      A1->ZN  F     NAND2_X2        2  0.011   0.020    0.115  
  FE_OCPC2120_n_29819/ZN  -      A->ZN   R     INV_X2          5  0.012   0.031    0.146  
  g190408/ZN              -      A1->ZN  F     NAND2_X2        2  0.022   0.027    0.173  
  FE_OCPC1763_n_32097/ZN  -      A->ZN   R     INV_X4          8  0.015   0.029    0.202  
  g193726/ZN              -      A1->ZN  F     NAND2_X1        2  0.017   0.024    0.226  
  g165276/ZN              -      A1->ZN  R     NOR2_X2         1  0.014   0.024    0.250  
  g163621/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.264  
  g181371/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.016    0.280  
  mem_do_prefetch_reg/D   -      D       R     DFF_X1          1  0.009   0.000    0.280  
#---------------------------------------------------------------------------------------
Path 1214: VIOLATED (-0.175 ns) Setup Check with Pin cpuregs_reg[20][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.030
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.404
              Slack:=   -0.175

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.040    0.365  
  g162947/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.382  
  g162224/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.402  
  cpuregs_reg[20][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1215: VIOLATED (-0.175 ns) Setup Check with Pin cpuregs_reg[7][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.028
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.404
              Slack:=   -0.175

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184223/ZN  -      A2->ZN  R     AND2_X2         1  0.011   0.033    0.274  
  add_1312_30_g6995/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.041    0.315  
  g167534/ZN              -      B1->ZN  F     AOI21_X4        1  0.027   0.035    0.349  
  g178362/ZN              -      A->ZN   R     INV_X16        31  0.021   0.024    0.374  
  g161453/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.389  
  FE_RC_1808_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.402  
  cpuregs_reg[7][15]/D    -      D       R     DFF_X1          1  0.009   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1216: VIOLATED (-0.175 ns) Setup Check with Pin cpuregs_reg[30][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.033
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.386
              Slack:=   -0.175

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g81_dup/ZN            -      A1->ZN  F     NAND2_X2        4  0.015   0.032    0.270  
  g175007/ZN            -      A1->ZN  F     OR2_X4         29  0.020   0.068    0.338  
  g162292/ZN            -      A1->ZN  R     OAI22_X1        1  0.025   0.034    0.372  
  cpuregs_reg[30][2]/D  -      D       R     DFF_X1          1  0.029   0.000    0.372  
#-------------------------------------------------------------------------------------
Path 1217: VIOLATED (-0.175 ns) Setup Check with Pin cpuregs_reg[15][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.030
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.403
              Slack:=   -0.175

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.040    0.365  
  g162842/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.382  
  g182962/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.402  
  cpuregs_reg[15][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1218: VIOLATED (-0.175 ns) Setup Check with Pin cpuregs_reg[23][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=   -0.014
          Data Path:+    0.388
              Slack:=   -0.175

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN        -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN                -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN   -      A->ZN   R     INV_X8          6  0.013   0.023    0.285  
  g185061/ZN             -      A1->ZN  F     NAND2_X4        1  0.012   0.018    0.303  
  FE_OCPC981_n_26134/ZN  -      A->ZN   R     INV_X8          6  0.009   0.022    0.324  
  FE_OCPC988_n_26134/ZN  -      A->ZN   F     INV_X4          4  0.016   0.012    0.336  
  FE_RC_1313_0/ZN        -      A->ZN   R     INV_X2          1  0.007   0.009    0.345  
  FE_RC_1312_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.005   0.011    0.356  
  FE_RC_1311_0/ZN        -      A->ZN   R     OAI21_X1        1  0.006   0.018    0.374  
  cpuregs_reg[23][3]/D   -      D       R     DFF_X1          1  0.017   0.000    0.374  
#--------------------------------------------------------------------------------------
Path 1219: VIOLATED (-0.175 ns) Setup Check with Pin cpuregs_reg[13][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.222 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.025
      Required Time:=    0.234
       Launch Clock:=   -0.002
          Data Path:+    0.410
              Slack:=   -0.175

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.298  
  FE_RC_1151_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.019    0.317  
  FE_RC_1149_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.334  
  FE_RC_1150_0/ZN         -      A->ZN   R     INV_X8          2  0.009   0.023    0.357  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   F     INV_X16        30  0.014   0.016    0.373  
  g162634/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.390  
  g161565/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.408  
  cpuregs_reg[13][11]/D   -      D       F     DFF_X1          1  0.010   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 1220: VIOLATED (-0.175 ns) Setup Check with Pin cpuregs_reg[11][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.030
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.403
              Slack:=   -0.175

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.039    0.365  
  g162811/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.382  
  g162102/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.402  
  cpuregs_reg[11][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1221: VIOLATED (-0.175 ns) Setup Check with Pin cpuregs_reg[25][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.030
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.403
              Slack:=   -0.175

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.040    0.365  
  g162677/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.382  
  g161803/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.402  
  cpuregs_reg[25][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1222: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[13][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.030
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.403
              Slack:=   -0.174

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.039    0.365  
  g162631/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.382  
  g161562/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.401  
  cpuregs_reg[13][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1223: VIOLATED (-0.174 ns) Setup Check with Pin mem_valid_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_prefetch_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_valid_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.096 (P)
            Arrival:=    0.137       -0.017

              Setup:-    0.025
      Required Time:=    0.113
       Launch Clock:=   -0.017
          Data Path:+    0.304
              Slack:=   -0.174

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.017  
  mem_do_prefetch_reg/Q   -      CK->Q   F     DFF_X1          4  0.071   0.114    0.097  
  g85066__192734/ZN       -      A2->ZN  R     NOR2_X1         1  0.017   0.041    0.137  
  FE_OCPC1442_n_34495/Z   -      A->Z    R     BUF_X4          2  0.024   0.034    0.171  
  g84790__2391/ZN         -      A1->ZN  F     NAND2_X4        3  0.014   0.014    0.185  
  g167910/ZN              -      A1->ZN  R     NAND3_X2        1  0.008   0.019    0.205  
  g180687/ZN              -      A2->ZN  F     NAND2_X4        5  0.015   0.030    0.234  
  g167358/ZN              -      A->ZN   R     INV_X16        65  0.018   0.038    0.272  
  g179137/ZN              -      A1->ZN  F     NAND2_X1        1  0.026   0.015    0.287  
  mem_valid_reg/D         -      D       F     DFF_X1          1  0.010   0.000    0.287  
#---------------------------------------------------------------------------------------
Path 1224: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[26][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.033
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.385
              Slack:=   -0.174

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g81_dup/ZN            -      A1->ZN  F     NAND2_X2        4  0.015   0.032    0.269  
  g175006/ZN            -      A1->ZN  F     OR2_X4         29  0.020   0.067    0.337  
  g162287/ZN            -      A1->ZN  R     OAI22_X1        1  0.027   0.034    0.371  
  cpuregs_reg[26][2]/D  -      D       R     DFF_X1          1  0.029   0.000    0.371  
#-------------------------------------------------------------------------------------
Path 1225: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[11][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.176 (P)    0.099 (P)
            Arrival:=    0.213       -0.014

              Setup:-    0.030
      Required Time:=    0.183
       Launch Clock:=   -0.014
          Data Path:+    0.371
              Slack:=   -0.174

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.257  
  g186697/ZN            -      A1->ZN  F     OR2_X4          1  0.012   0.051    0.309  
  FE_DBTC11_n_27855/ZN  -      A->ZN   R     INV_X16        35  0.013   0.018    0.327  
  g163017/ZN            -      A1->ZN  F     NAND2_X2        1  0.014   0.012    0.339  
  g162326/ZN            -      A->ZN   R     OAI21_X1        1  0.006   0.018    0.357  
  cpuregs_reg[11][0]/D  -      D       R     DFF_X1          1  0.016   0.000    0.357  
#-------------------------------------------------------------------------------------
Path 1226: VIOLATED (-0.173 ns) Setup Check with Pin reg_pc_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.116 (P)    0.112 (P)
            Arrival:=    0.152       -0.002

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=   -0.002
          Data Path:+    0.297
              Slack:=   -0.173

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.041    0.156  
  g84975__171094/ZN              -      A1->ZN  F     NAND2_X2        1  0.030   0.017    0.173  
  FE_RC_778_0/ZN                 -      A1->ZN  R     NAND2_X2        1  0.011   0.016    0.189  
  FE_RC_779_0/ZN                 -      A->ZN   F     INV_X2          2  0.010   0.012    0.201  
  FE_RC_810_0/ZN                 -      B1->ZN  R     OAI21_X4        4  0.006   0.038    0.239  
  FE_OCPC1340_n_30997/Z          -      A->Z    R     BUF_X1          1  0.029   0.028    0.267  
  g189315/ZN                     -      A->ZN   F     INV_X1          1  0.008   0.009    0.276  
  FE_RC_3487_0/ZN                -      B1->ZN  R     OAI21_X2        1  0.005   0.020    0.295  
  reg_pc_reg[19]/D               -      D       R     DFF_X1          1  0.015   0.000    0.295  
#----------------------------------------------------------------------------------------------
Path 1227: VIOLATED (-0.173 ns) Setup Check with Pin reg_pc_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.112 (P)
            Arrival:=    0.150       -0.002

              Setup:-    0.031
      Required Time:=    0.119
       Launch Clock:=   -0.002
          Data Path:+    0.293
              Slack:=   -0.173

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.022    0.114  
  FE_OCPC1577_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X4          8  0.012   0.035    0.149  
  g173455/ZN                     -      A1->ZN  F     NAND2_X4        1  0.025   0.016    0.165  
  g187871/ZN                     -      A->ZN   R     OAI21_X4        3  0.010   0.026    0.191  
  g173453/ZN                     -      A1->ZN  F     NAND2_X4        2  0.026   0.019    0.210  
  g172385/ZN                     -      A1->ZN  R     NAND2_X2        2  0.011   0.022    0.233  
  FE_OCPC1376_n_12095/Z          -      A->Z    R     BUF_X1          1  0.015   0.026    0.259  
  g172391/ZN                     -      A->ZN   F     INV_X1          1  0.009   0.008    0.266  
  g190643/ZN                     -      B1->ZN  R     OAI21_X1        1  0.004   0.025    0.292  
  reg_pc_reg[9]/D                -      D       R     DFF_X1          1  0.020   0.000    0.292  
#----------------------------------------------------------------------------------------------
Path 1228: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[9][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.195
       Launch Clock:=   -0.014
          Data Path:+    0.382
              Slack:=   -0.173

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055_dup/ZN        -      A1->ZN  F     NAND2_X4        5  0.015   0.025    0.262  
  g163290/ZN            -      A1->ZN  F     OR2_X4          1  0.016   0.047    0.309  
  FE_OCPC948_n_5646/Z   -      A->Z    F     BUF_X16        29  0.010   0.032    0.341  
  g182943/ZN            -      A1->ZN  R     OAI22_X1        1  0.009   0.027    0.368  
  cpuregs_reg[9][2]/D   -      D       R     DFF_X1          1  0.030   0.000    0.368  
#-------------------------------------------------------------------------------------
Path 1229: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[7][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.202 (P)    0.112 (P)
            Arrival:=    0.239       -0.002

              Setup:-    0.029
      Required Time:=    0.210
       Launch Clock:=   -0.002
          Data Path:+    0.384
              Slack:=   -0.173

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.024    0.256  
  add_1312_30_g181047/ZN  -      A1->ZN  F     NAND2_X2        1  0.015   0.016    0.271  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.297  
  g183074/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.317  
  g193830/ZN              -      A1->ZN  R     NAND2_X4        7  0.011   0.033    0.351  
  g183076/ZN              -      A1->ZN  F     NAND2_X1        1  0.024   0.018    0.369  
  FE_RC_352_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.383  
  cpuregs_reg[7][18]/D    -      D       R     DFF_X1          1  0.009   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1230: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[30][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.033
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.384
              Slack:=   -0.173

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g81_dup/ZN            -      A1->ZN  F     NAND2_X2        4  0.015   0.032    0.270  
  g175007/ZN            -      A1->ZN  F     OR2_X4         29  0.020   0.067    0.337  
  g161959/ZN            -      A1->ZN  R     OAI22_X1        1  0.025   0.033    0.370  
  cpuregs_reg[30][3]/D  -      D       R     DFF_X1          1  0.028   0.000    0.370  
#-------------------------------------------------------------------------------------
Path 1231: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[24][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.191 (P)    0.099 (P)
            Arrival:=    0.227       -0.014

              Setup:-    0.033
      Required Time:=    0.195
       Launch Clock:=   -0.014
          Data Path:+    0.381
              Slack:=   -0.172

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g81_dup/ZN            -      A1->ZN  F     NAND2_X2        4  0.015   0.031    0.269  
  g175008/ZN            -      A1->ZN  F     OR2_X4         28  0.020   0.065    0.335  
  g161768/ZN            -      A1->ZN  R     OAI22_X1        1  0.026   0.032    0.367  
  cpuregs_reg[24][3]/D  -      D       R     DFF_X1          1  0.027   0.000    0.367  
#-------------------------------------------------------------------------------------
Path 1232: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[27][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.033
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.383
              Slack:=   -0.172

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g163292/ZN            -      A1->ZN  F     OR2_X4         29  0.019   0.067    0.336  
  g162288/ZN            -      A1->ZN  R     OAI22_X1        1  0.025   0.033    0.369  
  cpuregs_reg[27][2]/D  -      D       R     DFF_X1          1  0.029   0.000    0.369  
#-------------------------------------------------------------------------------------
Path 1233: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[30][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.033
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.383
              Slack:=   -0.172

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g81_dup/ZN            -      A1->ZN  F     NAND2_X2        4  0.015   0.032    0.270  
  g175007/ZN            -      A1->ZN  F     OR2_X4         29  0.020   0.066    0.336  
  g161958/ZN            -      A1->ZN  R     OAI22_X1        1  0.025   0.033    0.369  
  cpuregs_reg[30][1]/D  -      D       R     DFF_X1          1  0.029   0.000    0.369  
#-------------------------------------------------------------------------------------
Path 1234: VIOLATED (-0.172 ns) Setup Check with Pin count_cycle_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.119 (P)    0.114 (P)
            Arrival:=    0.156        0.000

              Setup:-    0.024
      Required Time:=    0.132
       Launch Clock:=    0.000
          Data Path:+    0.303
              Slack:=   -0.172

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      65  0.073       -    0.000  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.073   0.117    0.117  
  inc_add_1428_40_g1227/ZN              -      A1->ZN  R     AND2_X4         2  0.022   0.035    0.152  
  FE_OCPC1502_inc_add_1428_40_n_1064/Z  -      A->Z    R     BUF_X2          3  0.009   0.023    0.175  
  inc_add_1428_40_g1157/ZN              -      A1->ZN  F     NAND2_X1        4  0.008   0.023    0.198  
  inc_add_1428_40_g1135/ZN              -      A1->ZN  R     NOR2_X1         1  0.015   0.026    0.224  
  inc_add_1428_40_g181233/ZN            -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.241  
  inc_add_1428_40_g1005/ZN              -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.278  
  g170489/ZN                            -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.303  
  count_cycle_reg[15]/D                 -      D       F     DFF_X1          1  0.008   0.000    0.303  
#-----------------------------------------------------------------------------------------------------
Path 1235: VIOLATED (-0.172 ns) Setup Check with Pin reg_pc_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.112 (P)
            Arrival:=    0.150       -0.002

              Setup:-    0.031
      Required Time:=    0.119
       Launch Clock:=   -0.002
          Data Path:+    0.292
              Slack:=   -0.172

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   R     DFF_X1          1  0.070   0.113    0.112  
  FE_OFC322_n_10645/Z    -      A->Z    R     BUF_X8          8  0.019   0.034    0.146  
  g187538/ZN             -      A1->ZN  F     NAND2_X4        1  0.015   0.015    0.161  
  g186862/ZN             -      A2->ZN  R     NAND2_X4        4  0.008   0.026    0.187  
  g186861/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.024    0.212  
  g172471/ZN             -      A2->ZN  R     NAND2_X4        2  0.014   0.021    0.233  
  FE_OCPC1311_n_12229/Z  -      A->Z    R     BUF_X2          1  0.011   0.022    0.255  
  g172476/ZN             -      A->ZN   F     INV_X2          1  0.007   0.012    0.267  
  g190649/ZN             -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.291  
  reg_pc_reg[13]/D       -      D       R     DFF_X1          1  0.019   0.000    0.291  
#--------------------------------------------------------------------------------------
Path 1236: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[11][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.025
      Required Time:=    0.203
       Launch Clock:=   -0.014
          Data Path:+    0.388
              Slack:=   -0.172

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.257  
  g186697/ZN            -      A1->ZN  F     OR2_X4          1  0.012   0.051    0.309  
  FE_DBTC11_n_27855/ZN  -      A->ZN   R     INV_X16        35  0.013   0.042    0.351  
  g162096/ZN            -      B1->ZN  F     OAI22_X1        1  0.029   0.023    0.374  
  cpuregs_reg[11][1]/D  -      D       F     DFF_X1          1  0.012   0.000    0.374  
#-------------------------------------------------------------------------------------
Path 1237: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[9][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.229       -0.014

              Setup:-    0.026
      Required Time:=    0.203
       Launch Clock:=   -0.014
          Data Path:+    0.389
              Slack:=   -0.172

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.258  
  g189555/ZN              -      A->ZN   R     INV_X1          1  0.012   0.025    0.283  
  g191449/ZN              -      A1->ZN  F     NAND2_X4        3  0.016   0.025    0.308  
  FE_OCPC2053_n_33187/ZN  -      A->ZN   R     INV_X4         17  0.018   0.043    0.351  
  g182944/ZN              -      B1->ZN  F     OAI22_X1        1  0.032   0.024    0.375  
  cpuregs_reg[9][1]/D     -      D       F     DFF_X1          1  0.014   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1238: VIOLATED (-0.172 ns) Setup Check with Pin count_instr_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.170 (P)    0.120 (P)
            Arrival:=    0.207        0.007

              Setup:-    0.030
      Required Time:=    0.177
       Launch Clock:=    0.007
          Data Path:+    0.341
              Slack:=   -0.172

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                           -      CK      R     (arrival)      65  0.073       -    0.007  
  count_instr_reg[7]/Q                            -      CK->Q   R     DFF_X1          4  0.073   0.112    0.119  
  inc_add_1559_34_g192315/ZN                      -      A1->ZN  R     AND2_X2         1  0.017   0.033    0.151  
  inc_add_1559_34_g192313/ZN                      -      A2->ZN  F     NAND2_X2        2  0.009   0.020    0.171  
  inc_add_1559_34_g192312/ZN                      -      A2->ZN  R     NOR2_X4         1  0.011   0.029    0.200  
  inc_add_1559_34_g1055/ZN                        -      A2->ZN  F     NAND2_X4        2  0.015   0.022    0.221  
  FE_DBTC37_inc_add_1559_34_n_821/ZN              -      A->ZN   R     INV_X8          2  0.011   0.014    0.236  
  FE_OCPC1711_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   F     INV_X2          1  0.007   0.013    0.248  
  FE_OCPC1712_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   R     INV_X8         17  0.007   0.022    0.270  
  inc_add_1559_34_g1028/ZN                        -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.288  
  FE_RC_1514_0/ZN                                 -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.305  
  FE_RC_1513_0/ZN                                 -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.323  
  g166864/ZN                                      -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.348  
  count_instr_reg[20]/D                           -      D       R     DFF_X1          1  0.017   0.000    0.348  
#---------------------------------------------------------------------------------------------------------------
Path 1239: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[25][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.027
      Required Time:=    0.203
       Launch Clock:=   -0.014
          Data Path:+    0.389
              Slack:=   -0.172

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g186680/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC18_n_27838/ZN  -      A->ZN   R     INV_X16        35  0.013   0.032    0.354  
  g162286/ZN            -      B1->ZN  F     OAI22_X1        1  0.020   0.021    0.375  
  cpuregs_reg[25][2]/D  -      D       F     DFF_X1          1  0.015   0.000    0.375  
#-------------------------------------------------------------------------------------
Path 1240: VIOLATED (-0.171 ns) Setup Check with Pin cpuregs_reg[27][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.033
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.383
              Slack:=   -0.171

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g163292/ZN            -      A1->ZN  F     OR2_X4         29  0.019   0.067    0.335  
  g161858/ZN            -      A1->ZN  R     OAI22_X1        1  0.025   0.033    0.368  
  cpuregs_reg[27][3]/D  -      D       R     DFF_X1          1  0.028   0.000    0.368  
#-------------------------------------------------------------------------------------
Path 1241: VIOLATED (-0.171 ns) Setup Check with Pin cpuregs_reg[29][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.026
      Required Time:=    0.204
       Launch Clock:=   -0.014
          Data Path:+    0.389
              Slack:=   -0.171

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g193899/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC7_n_35671/ZN   -      A->ZN   R     INV_X16        35  0.013   0.031    0.353  
  g174386/ZN            -      B1->ZN  F     OAI22_X1        1  0.020   0.021    0.375  
  cpuregs_reg[29][1]/D  -      D       F     DFF_X1          1  0.014   0.000    0.375  
#-------------------------------------------------------------------------------------
Path 1242: VIOLATED (-0.171 ns) Setup Check with Pin cpuregs_reg[2][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.028
      Required Time:=    0.228
       Launch Clock:=   -0.002
          Data Path:+    0.401
              Slack:=   -0.171

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.040    0.365  
  g161296/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.018    0.383  
  FE_RC_1969_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.399  
  cpuregs_reg[2][8]/D     -      D       R     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1243: VIOLATED (-0.171 ns) Setup Check with Pin cpuregs_reg[7][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.023
      Required Time:=    0.207
       Launch Clock:=   -0.014
          Data Path:+    0.392
              Slack:=   -0.171

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN    -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN          -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN           -      A->ZN   R     INV_X8          4  0.009   0.018    0.264  
  g182796/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.021    0.285  
  FE_OCPC1052_n_23837/ZN  -      A->ZN   R     INV_X8         10  0.013   0.031    0.316  
  FE_OCPC1056_n_23837/Z   -      A->Z    R     BUF_X8          8  0.019   0.029    0.345  
  FE_RC_307_0/ZN          -      A1->ZN  R     OR2_X2          1  0.012   0.021    0.366  
  FE_RC_306_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.006   0.012    0.378  
  cpuregs_reg[7][2]/D     -      D       F     DFF_X1          1  0.006   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1244: VIOLATED (-0.171 ns) Setup Check with Pin cpuregs_reg[29][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.025
      Required Time:=    0.204
       Launch Clock:=   -0.014
          Data Path:+    0.389
              Slack:=   -0.171

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g193899/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC7_n_35671/ZN   -      A->ZN   R     INV_X16        35  0.013   0.032    0.354  
  g174385/ZN            -      B1->ZN  F     OAI22_X1        1  0.020   0.021    0.375  
  cpuregs_reg[29][3]/D  -      D       F     DFF_X1          1  0.011   0.000    0.375  
#-------------------------------------------------------------------------------------
Path 1245: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[10][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.191 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.027
      Required Time:=    0.201
       Launch Clock:=   -0.014
          Data Path:+    0.385
              Slack:=   -0.170

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN        -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g170462/ZN            -      A1->ZN  F     OR2_X4          2  0.010   0.053    0.306  
  FE_OCPC890_n_76/ZN    -      A->ZN   R     INV_X16        33  0.014   0.042    0.348  
  g162066/ZN            -      B1->ZN  F     OAI22_X1        1  0.028   0.023    0.371  
  cpuregs_reg[10][1]/D  -      D       F     DFF_X1          1  0.015   0.000    0.371  
#-------------------------------------------------------------------------------------
Path 1246: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[26][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.178 (P)    0.099 (P)
            Arrival:=    0.214       -0.014

              Setup:-    0.028
      Required Time:=    0.186
       Launch Clock:=   -0.014
          Data Path:+    0.371
              Slack:=   -0.170

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g175000/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.261  
  g174999/ZN              -      A1->ZN  R     NOR2_X4         2  0.013   0.034    0.296  
  FE_OCPC1416_n_15237/ZN  -      A->ZN   F     INV_X8          2  0.024   0.020    0.316  
  FE_OCPC1418_n_15237/ZN  -      A->ZN   R     INV_X16        15  0.011   0.015    0.331  
  g163008/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.343  
  FE_RC_1788_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.356  
  cpuregs_reg[26][0]/D    -      D       R     DFF_X1          1  0.009   0.000    0.356  
#---------------------------------------------------------------------------------------
Path 1247: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[10][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.027
      Required Time:=    0.201
       Launch Clock:=   -0.014
          Data Path:+    0.386
              Slack:=   -0.170

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN        -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g170462/ZN            -      A1->ZN  F     OR2_X4          2  0.010   0.053    0.306  
  FE_OCPC890_n_76/ZN    -      A->ZN   R     INV_X16        33  0.014   0.042    0.348  
  g162067/ZN            -      B1->ZN  F     OAI22_X1        1  0.028   0.023    0.372  
  cpuregs_reg[10][3]/D  -      D       F     DFF_X1          1  0.016   0.000    0.372  
#-------------------------------------------------------------------------------------
Path 1248: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[29][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.025
      Required Time:=    0.205
       Launch Clock:=   -0.014
          Data Path:+    0.390
              Slack:=   -0.170

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g193899/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC7_n_35671/ZN   -      A->ZN   R     INV_X16        35  0.013   0.032    0.354  
  g174376/ZN            -      B1->ZN  F     OAI22_X1        1  0.020   0.021    0.376  
  cpuregs_reg[29][2]/D  -      D       F     DFF_X1          1  0.011   0.000    0.376  
#-------------------------------------------------------------------------------------
Path 1249: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[9][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.025
      Required Time:=    0.205
       Launch Clock:=   -0.014
          Data Path:+    0.389
              Slack:=   -0.170

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.258  
  g189555/ZN              -      A->ZN   R     INV_X1          1  0.012   0.025    0.283  
  g191449/ZN              -      A1->ZN  F     NAND2_X4        3  0.016   0.025    0.308  
  FE_OCPC2053_n_33187/ZN  -      A->ZN   R     INV_X4         17  0.018   0.043    0.351  
  g191450/ZN              -      B1->ZN  F     OAI22_X1        1  0.032   0.024    0.375  
  cpuregs_reg[9][3]/D     -      D       F     DFF_X1          1  0.010   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1250: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[11][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.229       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.380
              Slack:=   -0.170

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055_dup/ZN        -      A1->ZN  F     NAND2_X4        5  0.015   0.025    0.262  
  g163274/ZN            -      A1->ZN  F     OR2_X4          1  0.016   0.047    0.310  
  FE_OCPC1031_n_5673/Z  -      A->Z    F     BUF_X16        29  0.010   0.032    0.341  
  g162296/ZN            -      A1->ZN  R     OAI22_X1        1  0.009   0.025    0.366  
  cpuregs_reg[11][2]/D  -      D       R     DFF_X1          1  0.028   0.000    0.366  
#-------------------------------------------------------------------------------------
Path 1251: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[31][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.033
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.382
              Slack:=   -0.170

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g163312/ZN            -      A1->ZN  F     OR2_X4         29  0.019   0.066    0.335  
  g162005/ZN            -      A1->ZN  R     OAI22_X1        1  0.024   0.033    0.367  
  cpuregs_reg[31][3]/D  -      D       R     DFF_X1          1  0.028   0.000    0.367  
#-------------------------------------------------------------------------------------
Path 1252: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[30][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.216 (P)    0.112 (P)
            Arrival:=    0.253       -0.002

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.170

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.289  
  FE_RC_1151_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.308  
  FE_RC_1149_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.013   0.021    0.329  
  FE_RC_1150_0/ZN         -      A->ZN   F     INV_X8          2  0.013   0.016    0.344  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   R     INV_X16        30  0.009   0.019    0.363  
  g162860/ZN              -      A2->ZN  F     NAND2_X4        1  0.014   0.012    0.375  
  g161971/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.393  
  cpuregs_reg[30][11]/D   -      D       R     DFF_X1          1  0.016   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1253: VIOLATED (-0.170 ns) Setup Check with Pin count_instr_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.119 (P)
            Arrival:=    0.151        0.006

              Setup:-    0.030
      Required Time:=    0.121
       Launch Clock:=    0.006
          Data Path:+    0.285
              Slack:=   -0.170

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_instr_reg[3]/CK                 -      CK      R     (arrival)      65  0.073       -    0.006  
  count_instr_reg[3]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.114  
  FE_OCPC1478_count_instr_3/Z           -      A->Z    R     BUF_X1          3  0.013   0.030    0.143  
  inc_add_1559_34_g1219/ZN              -      A2->ZN  R     AND2_X1         1  0.012   0.037    0.181  
  inc_add_1559_34_g1113/ZN              -      A2->ZN  F     NAND2_X2        2  0.012   0.016    0.196  
  FE_OCPC1499_inc_add_1559_34_n_881/ZN  -      A->ZN   R     INV_X2          3  0.008   0.015    0.212  
  inc_add_1559_34_g181557/ZN            -      A1->ZN  F     NAND2_X1        1  0.009   0.014    0.225  
  inc_add_1559_34_g1038/ZN              -      A->ZN   R     XNOR2_X1        1  0.008   0.027    0.252  
  g168497/ZN                            -      A->ZN   F     INV_X1          1  0.019   0.009    0.262  
  FE_RC_632_0/ZN                        -      B2->ZN  R     OAI21_X1        1  0.006   0.029    0.290  
  count_instr_reg[6]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.290  
#-----------------------------------------------------------------------------------------------------
Path 1254: VIOLATED (-0.170 ns) Setup Check with Pin count_instr_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.032
      Required Time:=    0.119
       Launch Clock:=   -0.011
          Data Path:+    0.300
              Slack:=   -0.170

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.071   0.106    0.095  
  g188308/ZN              -      A1->ZN  F     NAND2_X2        2  0.011   0.020    0.115  
  FE_OCPC2120_n_29819/ZN  -      A->ZN   R     INV_X2          5  0.012   0.031    0.146  
  g190408/ZN              -      A1->ZN  F     NAND2_X2        2  0.022   0.027    0.173  
  FE_OCPC1764_n_32097/ZN  -      A->ZN   R     INV_X4          3  0.015   0.025    0.198  
  FE_OCPC1770_n_32097/ZN  -      A->ZN   F     INV_X8         14  0.014   0.026    0.224  
  FE_OCPC1798_n_35437/ZN  -      A->ZN   R     INV_X4          4  0.017   0.024    0.248  
  FE_OCPC1800_n_35437/ZN  -      A->ZN   F     INV_X4          7  0.013   0.014    0.262  
  g181260/ZN              -      A2->ZN  R     OAI22_X2        1  0.008   0.026    0.289  
  count_instr_reg[4]/D    -      D       R     DFF_X1          1  0.024   0.000    0.289  
#---------------------------------------------------------------------------------------
Path 1255: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[31][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.033
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.381
              Slack:=   -0.169

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g163312/ZN            -      A1->ZN  F     OR2_X4         29  0.019   0.066    0.335  
  g162003/ZN            -      A1->ZN  R     OAI22_X1        1  0.024   0.032    0.367  
  cpuregs_reg[31][1]/D  -      D       R     DFF_X1          1  0.027   0.000    0.367  
#-------------------------------------------------------------------------------------
Path 1256: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[11][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.024
      Required Time:=    0.204
       Launch Clock:=   -0.014
          Data Path:+    0.387
              Slack:=   -0.169

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.257  
  g186697/ZN            -      A1->ZN  F     OR2_X4          1  0.012   0.051    0.309  
  FE_DBTC11_n_27855/ZN  -      A->ZN   R     INV_X16        35  0.013   0.042    0.351  
  g162097/ZN            -      B1->ZN  F     OAI22_X2        1  0.029   0.021    0.373  
  cpuregs_reg[11][3]/D  -      D       F     DFF_X1          1  0.009   0.000    0.373  
#-------------------------------------------------------------------------------------
Path 1257: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[27][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.033
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.380
              Slack:=   -0.169

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g163292/ZN            -      A1->ZN  F     OR2_X4         29  0.019   0.065    0.334  
  g161857/ZN            -      A1->ZN  R     OAI22_X1        1  0.024   0.032    0.366  
  cpuregs_reg[27][1]/D  -      D       R     DFF_X1          1  0.028   0.000    0.366  
#-------------------------------------------------------------------------------------
Path 1258: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[6][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.023
      Required Time:=    0.232
       Launch Clock:=   -0.002
          Data Path:+    0.403
              Slack:=   -0.169

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.298  
  FE_RC_1151_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.019    0.317  
  FE_RC_1149_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.334  
  FE_RC_1150_0/ZN         -      A->ZN   R     INV_X8          2  0.009   0.023    0.357  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   F     INV_X16        30  0.014   0.015    0.372  
  g161359/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.389  
  FE_RC_340_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.401  
  cpuregs_reg[6][11]/D    -      D       F     DFF_X1          1  0.006   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1259: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[26][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.229       -0.014

              Setup:-    0.033
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.380
              Slack:=   -0.169

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g81_dup/ZN            -      A1->ZN  F     NAND2_X2        4  0.015   0.032    0.269  
  g175006/ZN            -      A1->ZN  F     OR2_X4         29  0.020   0.063    0.333  
  g161828/ZN            -      A1->ZN  R     OAI22_X1        1  0.025   0.033    0.365  
  cpuregs_reg[26][3]/D  -      D       R     DFF_X1          1  0.028   0.000    0.365  
#-------------------------------------------------------------------------------------
Path 1260: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[19][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.028
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.169

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.040    0.365  
  g162932/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.382  
  FE_RC_1901_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.396  
  cpuregs_reg[19][8]/D    -      D       R     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 1261: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[7][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.229       -0.014

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=   -0.014
          Data Path:+    0.382
              Slack:=   -0.169

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN    -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN          -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN           -      A->ZN   R     INV_X8          4  0.009   0.018    0.264  
  g182796/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.021    0.285  
  FE_OCPC1053_n_23837/Z   -      A->Z    F     BUF_X8          9  0.013   0.038    0.323  
  FE_OCPC2088_n_23837/ZN  -      A->ZN   R     INV_X2          2  0.012   0.015    0.338  
  g161440/ZN              -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.349  
  g160729/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.367  
  cpuregs_reg[7][1]/D     -      D       R     DFF_X1          1  0.016   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 1262: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[24][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.028
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.397
              Slack:=   -0.168

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.040    0.365  
  g162662/ZN              -      A1->ZN  F     NAND2_X1        1  0.026   0.016    0.382  
  FE_RC_1816_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.396  
  cpuregs_reg[24][8]/D    -      D       R     DFF_X1          1  0.008   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 1263: VIOLATED (-0.168 ns) Setup Check with Pin reg_pc_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.112 (P)
            Arrival:=    0.150       -0.002

              Setup:-    0.031
      Required Time:=    0.119
       Launch Clock:=   -0.002
          Data Path:+    0.289
              Slack:=   -0.168

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   R     DFF_X1          1  0.070   0.113    0.112  
  FE_OFC322_n_10645/Z    -      A->Z    R     BUF_X8          8  0.019   0.034    0.145  
  FE_RC_2604_0/ZN        -      A2->ZN  F     NAND2_X2        1  0.015   0.018    0.164  
  FE_RC_2603_0/ZN        -      A1->ZN  R     NAND2_X4        4  0.010   0.023    0.187  
  g187870/ZN             -      A1->ZN  F     NAND2_X1        1  0.015   0.018    0.205  
  g31/ZN                 -      A2->ZN  R     NAND2_X2        2  0.010   0.020    0.225  
  FE_OCPC1855_n_28574/Z  -      A->Z    R     BUF_X2          2  0.012   0.025    0.250  
  g58/ZN                 -      A->ZN   F     INV_X2          2  0.009   0.014    0.264  
  FE_RC_2077_0/ZN        -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.287  
  reg_pc_reg[12]/D       -      D       R     DFF_X1          1  0.018   0.000    0.287  
#--------------------------------------------------------------------------------------
Path 1264: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[10][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.027
      Required Time:=    0.203
       Launch Clock:=   -0.014
          Data Path:+    0.385
              Slack:=   -0.168

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN        -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g170462/ZN            -      A1->ZN  F     OR2_X4          2  0.010   0.053    0.306  
  FE_OCPC890_n_76/ZN    -      A->ZN   R     INV_X16        33  0.014   0.042    0.348  
  g162295/ZN            -      B1->ZN  F     OAI22_X1        1  0.028   0.023    0.371  
  cpuregs_reg[10][2]/D  -      D       F     DFF_X1          1  0.015   0.000    0.371  
#-------------------------------------------------------------------------------------
Path 1265: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[8][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.099 (P)
            Arrival:=    0.257       -0.014

              Setup:-    0.024
      Required Time:=    0.234
       Launch Clock:=   -0.014
          Data Path:+    0.416
              Slack:=   -0.168

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g189523/ZN              -      A->ZN   R     INV_X1          1  0.010   0.027    0.280  
  g189522/ZN              -      A1->ZN  F     NAND2_X4        3  0.019   0.024    0.304  
  FE_OCPC2067_n_31200/Z   -      A->Z    F     BUF_X4          3  0.018   0.039    0.344  
  FE_OCPC2071_n_31200/ZN  -      A->ZN   R     INV_X2          1  0.011   0.014    0.357  
  FE_OCPC2076_n_31200/ZN  -      A->ZN   F     INV_X2          4  0.007   0.016    0.373  
  FE_RC_1875_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.388  
  FE_RC_1874_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.009   0.014    0.402  
  cpuregs_reg[8][8]/D     -      D       F     DFF_X1          1  0.007   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1266: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[3][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.028
      Required Time:=    0.229
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.168

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.039    0.365  
  g161386/ZN              -      A1->ZN  F     NAND2_X1        1  0.026   0.018    0.382  
  FE_RC_2031_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.397  
  cpuregs_reg[3][8]/D     -      D       R     DFF_X1          1  0.009   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1267: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[14][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.222 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.023
      Required Time:=    0.235
       Launch Clock:=   -0.002
          Data Path:+    0.404
              Slack:=   -0.168

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.298  
  FE_RC_1151_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.019    0.317  
  FE_RC_1149_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.334  
  FE_RC_1150_0/ZN         -      A->ZN   R     INV_X8          2  0.009   0.023    0.357  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   F     INV_X16        30  0.014   0.016    0.373  
  g162830/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.390  
  FE_RC_350_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.402  
  cpuregs_reg[14][11]/D   -      D       F     DFF_X1          1  0.007   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1268: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[25][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.229       -0.014

              Setup:-    0.033
      Required Time:=    0.197
       Launch Clock:=   -0.014
          Data Path:+    0.379
              Slack:=   -0.168

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g163300/ZN            -      A1->ZN  F     OR2_X4         29  0.019   0.063    0.332  
  g161798/ZN            -      A1->ZN  R     OAI22_X1        1  0.024   0.032    0.364  
  cpuregs_reg[25][3]/D  -      D       R     DFF_X1          1  0.028   0.000    0.364  
#-------------------------------------------------------------------------------------
Path 1269: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[17][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.176 (P)    0.099 (P)
            Arrival:=    0.213       -0.014

              Setup:-    0.030
      Required Time:=    0.183
       Launch Clock:=   -0.014
          Data Path:+    0.364
              Slack:=   -0.168

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN       -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  FE_OCPC1411_n_5287/Z  -      A->Z    R     BUF_X2          1  0.013   0.027    0.267  
  g176561/ZN            -      A1->ZN  F     NAND2_X4        2  0.010   0.022    0.289  
  FE_OFC290_n_17183/ZN  -      A->ZN   R     INV_X8         11  0.013   0.027    0.316  
  g162884/ZN            -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.331  
  g161680/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.350  
  cpuregs_reg[17][5]/D  -      D       R     DFF_X1          1  0.017   0.000    0.350  
#-------------------------------------------------------------------------------------
Path 1270: VIOLATED (-0.168 ns) Setup Check with Pin mem_wdata_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.075
      Required Time:=    0.069
       Launch Clock:=   -0.013
          Data Path:+    0.249
              Slack:=   -0.168

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN         -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  FE_OCPC1259_n_7948/ZN          -      A->ZN   R     INV_X4          3  0.024   0.023    0.116  
  FE_OCPC1260_n_7948/ZN          -      A->ZN   F     INV_X1          2  0.012   0.011    0.127  
  FE_OCPC1261_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X2          4  0.006   0.032    0.159  
  FE_OCPC1262_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X4          8  0.010   0.033    0.192  
  g84966__8757/ZN                -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.209  
  g84660__2391/ZN                -      A2->ZN  F     NAND2_X1        2  0.010   0.027    0.236  
  mem_wdata_reg[13]/D            -      D       F     SDFFR_X1        2  0.017   0.000    0.236  
#----------------------------------------------------------------------------------------------
Path 1271: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[9][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.099 (P)
            Arrival:=    0.255       -0.014

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.014
          Data Path:+    0.407
              Slack:=   -0.168

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.258  
  g189555/ZN              -      A->ZN   R     INV_X1          1  0.012   0.025    0.283  
  g191449/ZN              -      A1->ZN  F     NAND2_X4        3  0.016   0.025    0.308  
  FE_OCPC2053_n_33187/ZN  -      A->ZN   R     INV_X4         17  0.018   0.046    0.354  
  g162784/ZN              -      A1->ZN  F     NAND2_X1        1  0.032   0.018    0.372  
  g191460/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.393  
  cpuregs_reg[9][12]/D    -      D       R     DFF_X1          1  0.017   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1272: VIOLATED (-0.167 ns) Setup Check with Pin decoded_imm_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.031
      Required Time:=    0.120
       Launch Clock:=   -0.011
          Data Path:+    0.299
              Slack:=   -0.167

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  FE_OCPC1463_n_22377/ZN  -      A->ZN   F     INV_X1          5  0.012   0.020    0.256  
  g176629/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.031    0.287  
  decoded_imm_reg[8]/D    -      D       R     DFF_X1          1  0.021   0.000    0.287  
#---------------------------------------------------------------------------------------
Path 1273: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[30][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.216 (P)    0.099 (P)
            Arrival:=    0.253       -0.014

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=   -0.014
          Data Path:+    0.404
              Slack:=   -0.167

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN             -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN             -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN   -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g81_dup/ZN             -      A1->ZN  F     NAND2_X2        4  0.015   0.032    0.270  
  g175005/ZN             -      A1->ZN  F     OR2_X4          1  0.020   0.055    0.324  
  g163218/ZN             -      A->ZN   R     INV_X16        35  0.013   0.030    0.355  
  g162861/ZN             -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.370  
  g161972/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.390  
  cpuregs_reg[30][12]/D  -      D       R     DFF_X1          1  0.018   0.000    0.390  
#--------------------------------------------------------------------------------------
Path 1274: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[28][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.028
      Required Time:=    0.229
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.167

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.039    0.365  
  g162737/ZN              -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.382  
  FE_RC_1836_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.396  
  cpuregs_reg[28][8]/D    -      D       R     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 1275: VIOLATED (-0.167 ns) Setup Check with Pin count_instr_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.119 (P)
            Arrival:=    0.157        0.006

              Setup:-    0.031
      Required Time:=    0.126
       Launch Clock:=    0.006
          Data Path:+    0.288
              Slack:=   -0.167

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_instr_reg[3]/CK                 -      CK      R     (arrival)      65  0.073       -    0.006  
  count_instr_reg[3]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.114  
  FE_OCPC1478_count_instr_3/Z           -      A->Z    R     BUF_X1          3  0.013   0.030    0.143  
  inc_add_1559_34_g1219/ZN              -      A2->ZN  R     AND2_X1         1  0.012   0.037    0.181  
  inc_add_1559_34_g1113/ZN              -      A2->ZN  F     NAND2_X2        2  0.012   0.016    0.196  
  FE_OCPC1499_inc_add_1559_34_n_881/ZN  -      A->ZN   R     INV_X2          3  0.008   0.015    0.212  
  inc_add_1559_34_g181555/ZN            -      A1->ZN  F     NAND2_X1        2  0.009   0.016    0.228  
  FE_RC_1573_0/ZN                       -      B1->ZN  R     OAI21_X1        1  0.009   0.027    0.255  
  g168477/ZN                            -      A->ZN   F     INV_X1          1  0.019   0.009    0.264  
  FE_RC_634_0/ZN                        -      B2->ZN  R     OAI21_X1        1  0.006   0.030    0.294  
  count_instr_reg[7]/D                  -      D       R     DFF_X1          1  0.018   0.000    0.294  
#-----------------------------------------------------------------------------------------------------
Path 1276: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[29][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.216 (P)    0.099 (P)
            Arrival:=    0.253       -0.014

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=   -0.014
          Data Path:+    0.404
              Slack:=   -0.167

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN             -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN             -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN   -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN             -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g193899/ZN             -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC7_n_35671/ZN    -      A->ZN   R     INV_X16        35  0.013   0.033    0.355  
  g162756/ZN             -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.371  
  g161928/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.390  
  cpuregs_reg[29][12]/D  -      D       R     DFF_X1          1  0.016   0.000    0.390  
#--------------------------------------------------------------------------------------
Path 1277: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[10][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.028
      Required Time:=    0.229
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.167

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.039    0.365  
  g162795/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.382  
  FE_RC_3488_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.396  
  cpuregs_reg[10][8]/D    -      D       R     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 1278: VIOLATED (-0.167 ns) Setup Check with Pin reg_pc_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.030
      Required Time:=    0.118
       Launch Clock:=   -0.002
          Data Path:+    0.287
              Slack:=   -0.167

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1573_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          3  0.023   0.017    0.142  
  FE_OCPC1578_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8          5  0.010   0.018    0.160  
  g173148/ZN                     -      A1->ZN  F     NAND2_X4        1  0.010   0.015    0.175  
  g173147/ZN                     -      A1->ZN  R     NAND2_X4        3  0.008   0.018    0.193  
  g194028/ZN                     -      A1->ZN  F     NAND2_X4        2  0.012   0.015    0.208  
  g173493/ZN                     -      A1->ZN  R     NAND2_X2        2  0.009   0.020    0.228  
  FE_OCPC1856_n_13464/Z          -      A->Z    R     BUF_X1          1  0.014   0.026    0.254  
  g172383/ZN                     -      A->ZN   F     INV_X1          1  0.009   0.008    0.262  
  g190650/ZN                     -      B1->ZN  R     OAI21_X1        1  0.004   0.023    0.285  
  reg_pc_reg[7]/D                -      D       R     DFF_X1          1  0.017   0.000    0.285  
#----------------------------------------------------------------------------------------------
Path 1279: VIOLATED (-0.167 ns) Setup Check with Pin mem_rdata_q_reg[24]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[24]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.101 (P)
            Arrival:=    0.143       -0.013

              Setup:-    0.085
      Required Time:=    0.058
       Launch Clock:=   -0.013
          Data Path:+    0.238
              Slack:=   -0.167

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.032    0.226  
  mem_rdata_q_reg[24]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.226  
#---------------------------------------------------------------------------------------------------
Path 1280: VIOLATED (-0.167 ns) Setup Check with Pin mem_rdata_q_reg[29]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[29]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.111 (P)    0.101 (P)
            Arrival:=    0.148       -0.013

              Setup:-    0.085
      Required Time:=    0.063
       Launch Clock:=   -0.013
          Data Path:+    0.243
              Slack:=   -0.167

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.036    0.230  
  mem_rdata_q_reg[29]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.230  
#---------------------------------------------------------------------------------------------------
Path 1281: VIOLATED (-0.167 ns) Setup Check with Pin count_cycle_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.150        0.000

              Setup:-    0.024
      Required Time:=    0.126
       Launch Clock:=    0.000
          Data Path:+    0.293
              Slack:=   -0.167

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK       -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q        -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN  -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  g184054/ZN                  -      A1->ZN  R     AND2_X4         2  0.015   0.032    0.186  
  g181224/ZN                  -      A1->ZN  F     NAND2_X4        2  0.009   0.014    0.200  
  inc_add_1428_40_g181230/ZN  -      A->ZN   R     INV_X4          7  0.007   0.016    0.216  
  inc_add_1428_40_g181231/ZN  -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.230  
  inc_add_1428_40_g1007/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.267  
  g170482/ZN                  -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.293  
  count_cycle_reg[10]/D       -      D       F     DFF_X1          1  0.008   0.000    0.293  
#-------------------------------------------------------------------------------------------
Path 1282: VIOLATED (-0.167 ns) Setup Check with Pin reg_pc_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.029
      Required Time:=    0.123
       Launch Clock:=   -0.011
          Data Path:+    0.301
              Slack:=   -0.167

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.071   0.109    0.097  
  FE_RC_902_0/ZN           -      A1->ZN  R     AND2_X4         1  0.014   0.035    0.132  
  FE_RC_903_0/ZN           -      A->ZN   F     INV_X8          6  0.011   0.020    0.152  
  FE_OFC37_n_31871_dup/ZN  -      A->ZN   R     INV_X8          8  0.010   0.030    0.183  
  FE_OFC212_n_31871/Z      -      A->Z    R     BUF_X8          7  0.021   0.031    0.214  
  g194038/ZN               -      A2->ZN  F     NAND3_X2        2  0.012   0.024    0.238  
  FE_RC_858_0/ZN           -      A2->ZN  R     NAND3_X2        2  0.015   0.025    0.263  
  g187848/ZN               -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.277  
  FE_RC_606_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.290  
  reg_pc_reg[29]/D         -      D       R     DFF_X1          1  0.009   0.000    0.290  
#----------------------------------------------------------------------------------------
Path 1283: VIOLATED (-0.167 ns) Setup Check with Pin mem_wdata_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.073
      Required Time:=    0.065
       Launch Clock:=   -0.013
          Data Path:+    0.244
              Slack:=   -0.167

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN         -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  FE_OCPC1259_n_7948/ZN          -      A->ZN   R     INV_X4          3  0.024   0.023    0.116  
  FE_OCPC1260_n_7948/ZN          -      A->ZN   F     INV_X1          2  0.012   0.011    0.127  
  FE_OCPC1261_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X2          4  0.006   0.032    0.159  
  FE_OCPC1262_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X4          8  0.010   0.033    0.192  
  g84967__1786/ZN                -      A1->ZN  R     NAND2_X1        1  0.010   0.020    0.211  
  g84659__2900/ZN                -      A2->ZN  F     NAND2_X2        2  0.014   0.020    0.232  
  mem_wdata_reg[14]/D            -      D       F     SDFFR_X1        2  0.012   0.000    0.232  
#----------------------------------------------------------------------------------------------
Path 1284: VIOLATED (-0.167 ns) Setup Check with Pin mem_rdata_q_reg[30]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[30]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.101 (P)
            Arrival:=    0.143       -0.013

              Setup:-    0.085
      Required Time:=    0.058
       Launch Clock:=   -0.013
          Data Path:+    0.238
              Slack:=   -0.167

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.032    0.225  
  mem_rdata_q_reg[30]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.225  
#---------------------------------------------------------------------------------------------------
Path 1285: VIOLATED (-0.167 ns) Setup Check with Pin mem_rdata_q_reg[23]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[23]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.085
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.243
              Slack:=   -0.167

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.037    0.230  
  mem_rdata_q_reg[23]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.230  
#---------------------------------------------------------------------------------------------------
Path 1286: VIOLATED (-0.166 ns) Setup Check with Pin mem_rdata_q_reg[22]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[22]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.085
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.243
              Slack:=   -0.166

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.037    0.231  
  mem_rdata_q_reg[22]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.231  
#---------------------------------------------------------------------------------------------------
Path 1287: VIOLATED (-0.166 ns) Setup Check with Pin mem_rdata_q_reg[21]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[21]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.085
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.243
              Slack:=   -0.166

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.037    0.230  
  mem_rdata_q_reg[21]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.230  
#---------------------------------------------------------------------------------------------------
Path 1288: VIOLATED (-0.166 ns) Setup Check with Pin mem_rdata_q_reg[15]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[15]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.085
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.243
              Slack:=   -0.166

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.037    0.230  
  mem_rdata_q_reg[15]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.230  
#---------------------------------------------------------------------------------------------------
Path 1289: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[8][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.099 (P)
            Arrival:=    0.258       -0.014

              Setup:-    0.030
      Required Time:=    0.228
       Launch Clock:=   -0.014
          Data Path:+    0.408
              Slack:=   -0.166

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.253  
  g189523/ZN              -      A->ZN   R     INV_X1          1  0.010   0.027    0.280  
  g189522/ZN              -      A1->ZN  F     NAND2_X4        3  0.019   0.024    0.304  
  FE_OCPC2067_n_31200/Z   -      A->Z    F     BUF_X4          3  0.018   0.039    0.344  
  FE_OCPC2072_n_31200/ZN  -      A->ZN   R     INV_X8         10  0.011   0.019    0.363  
  g162769/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.375  
  g161956/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.394  
  cpuregs_reg[8][12]/D    -      D       R     DFF_X1          1  0.017   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1290: VIOLATED (-0.166 ns) Setup Check with Pin mem_rdata_q_reg[16]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[16]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.085
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.243
              Slack:=   -0.166

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.037    0.230  
  mem_rdata_q_reg[16]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.230  
#---------------------------------------------------------------------------------------------------
Path 1291: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[31][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.216 (P)    0.112 (P)
            Arrival:=    0.253       -0.002

              Setup:-    0.023
      Required Time:=    0.230
       Launch Clock:=   -0.002
          Data Path:+    0.398
              Slack:=   -0.166

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184227/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.020    0.261  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.298  
  FE_RC_1151_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.019    0.317  
  FE_RC_1149_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.334  
  FE_RC_1150_0/ZN         -      A->ZN   R     INV_X8          2  0.009   0.023    0.357  
  FE_OCPC1043_n_1864/ZN   -      A->ZN   F     INV_X16        30  0.014   0.013    0.370  
  g162875/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.384  
  FE_RC_3495_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.396  
  cpuregs_reg[31][11]/D   -      D       F     DFF_X1          1  0.006   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 1292: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[25][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.102 (P)
            Arrival:=    0.229       -0.011

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.011
          Data Path:+    0.374
              Slack:=   -0.166

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_branch_reg/CK            -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN            -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN              -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z            -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN           -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z            -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2104_FE_OFN30_n_7940/ZN   -      A->ZN   R     INV_X1          2  0.018   0.035    0.212  
  FE_RC_3469_0/ZN                  -      A2->ZN  F     NAND2_X1        1  0.023   0.028    0.239  
  FE_RC_3467_0/ZN                  -      A2->ZN  R     NAND2_X4        8  0.015   0.031    0.271  
  FE_OCPC2114_FE_OFN14_n_28737/ZN  -      A->ZN   F     INV_X2          4  0.019   0.015    0.285  
  FE_OCPC2115_FE_OFN14_n_28737/Z   -      A->Z    F     BUF_X2         13  0.008   0.044    0.329  
  g161797/ZN                       -      A2->ZN  R     OAI22_X1        1  0.018   0.034    0.363  
  cpuregs_reg[25][1]/D             -      D       R     DFF_X1          1  0.028   0.000    0.363  
#------------------------------------------------------------------------------------------------
Path 1293: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[14][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.102 (P)
            Arrival:=    0.228       -0.011

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.011
          Data Path:+    0.373
              Slack:=   -0.166

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_branch_reg/CK            -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN            -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN              -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z            -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN           -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z            -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2104_FE_OFN30_n_7940/ZN   -      A->ZN   R     INV_X1          2  0.018   0.035    0.212  
  FE_RC_3469_0/ZN                  -      A2->ZN  F     NAND2_X1        1  0.023   0.028    0.239  
  FE_RC_3467_0/ZN                  -      A2->ZN  R     NAND2_X4        8  0.015   0.031    0.271  
  FE_OCPC2114_FE_OFN14_n_28737/ZN  -      A->ZN   F     INV_X2          4  0.019   0.015    0.285  
  FE_OCPC2115_FE_OFN14_n_28737/Z   -      A->Z    F     BUF_X2         13  0.008   0.043    0.328  
  g161588/ZN                       -      A2->ZN  R     OAI22_X1        1  0.018   0.034    0.362  
  cpuregs_reg[14][1]/D             -      D       R     DFF_X1          1  0.028   0.000    0.362  
#------------------------------------------------------------------------------------------------
Path 1294: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[26][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.102 (P)
            Arrival:=    0.229       -0.011

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.011
          Data Path:+    0.373
              Slack:=   -0.166

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_branch_reg/CK            -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN            -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN              -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z            -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN           -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z            -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2104_FE_OFN30_n_7940/ZN   -      A->ZN   R     INV_X1          2  0.018   0.035    0.212  
  FE_RC_3469_0/ZN                  -      A2->ZN  F     NAND2_X1        1  0.023   0.028    0.239  
  FE_RC_3467_0/ZN                  -      A2->ZN  R     NAND2_X4        8  0.015   0.031    0.271  
  FE_OCPC2114_FE_OFN14_n_28737/ZN  -      A->ZN   F     INV_X2          4  0.019   0.015    0.285  
  FE_OCPC2115_FE_OFN14_n_28737/Z   -      A->Z    F     BUF_X2         13  0.008   0.043    0.328  
  g161827/ZN                       -      A2->ZN  R     OAI22_X1        1  0.018   0.034    0.362  
  cpuregs_reg[26][1]/D             -      D       R     DFF_X1          1  0.028   0.000    0.362  
#------------------------------------------------------------------------------------------------
Path 1295: VIOLATED (-0.166 ns) Setup Check with Pin count_instr_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=   -0.011
          Data Path:+    0.298
              Slack:=   -0.166

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.071   0.106    0.095  
  g188308/ZN              -      A1->ZN  F     NAND2_X2        2  0.011   0.020    0.115  
  FE_OCPC2120_n_29819/ZN  -      A->ZN   R     INV_X2          5  0.012   0.031    0.146  
  g190408/ZN              -      A1->ZN  F     NAND2_X2        2  0.022   0.027    0.173  
  FE_OCPC1764_n_32097/ZN  -      A->ZN   R     INV_X4          3  0.015   0.025    0.198  
  FE_OCPC1770_n_32097/ZN  -      A->ZN   F     INV_X8         14  0.014   0.026    0.224  
  FE_OCPC1799_n_35437/ZN  -      A->ZN   R     INV_X8          4  0.017   0.020    0.244  
  FE_OCPC1805_n_35437/ZN  -      A->ZN   F     INV_X2          5  0.010   0.018    0.262  
  FE_RC_633_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.287  
  count_instr_reg[8]/D    -      D       R     DFF_X1          1  0.016   0.000    0.287  
#---------------------------------------------------------------------------------------
Path 1296: VIOLATED (-0.166 ns) Setup Check with Pin count_instr_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.102 (P)
            Arrival:=    0.157       -0.011

              Setup:-    0.030
      Required Time:=    0.126
       Launch Clock:=   -0.011
          Data Path:+    0.304
              Slack:=   -0.166

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.071   0.106    0.095  
  g188308/ZN              -      A1->ZN  F     NAND2_X2        2  0.011   0.020    0.115  
  FE_OCPC2120_n_29819/ZN  -      A->ZN   R     INV_X2          5  0.012   0.031    0.146  
  g190408/ZN              -      A1->ZN  F     NAND2_X2        2  0.022   0.027    0.173  
  FE_OCPC1764_n_32097/ZN  -      A->ZN   R     INV_X4          3  0.015   0.025    0.198  
  FE_OCPC1770_n_32097/ZN  -      A->ZN   F     INV_X8         14  0.014   0.026    0.224  
  FE_OCPC1799_n_35437/ZN  -      A->ZN   R     INV_X8          4  0.017   0.020    0.244  
  FE_OCPC1805_n_35437/ZN  -      A->ZN   F     INV_X2          5  0.010   0.018    0.261  
  FE_RC_3494_0/ZN         -      B2->ZN  R     OAI21_X1        1  0.011   0.031    0.292  
  count_instr_reg[5]/D    -      D       R     DFF_X1          1  0.017   0.000    0.292  
#---------------------------------------------------------------------------------------
Path 1297: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[28][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.191 (P)    0.102 (P)
            Arrival:=    0.228       -0.011

              Setup:-    0.033
      Required Time:=    0.195
       Launch Clock:=   -0.011
          Data Path:+    0.373
              Slack:=   -0.166

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_branch_reg/CK            -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN            -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN              -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z            -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN           -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z            -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2104_FE_OFN30_n_7940/ZN   -      A->ZN   R     INV_X1          2  0.018   0.035    0.212  
  FE_RC_3469_0/ZN                  -      A2->ZN  F     NAND2_X1        1  0.023   0.028    0.239  
  FE_RC_3467_0/ZN                  -      A2->ZN  R     NAND2_X4        8  0.015   0.031    0.271  
  FE_OCPC2114_FE_OFN14_n_28737/ZN  -      A->ZN   F     INV_X2          4  0.019   0.015    0.285  
  FE_OCPC2115_FE_OFN14_n_28737/Z   -      A->Z    F     BUF_X2         13  0.008   0.042    0.327  
  g161887/ZN                       -      A2->ZN  R     OAI22_X1        1  0.018   0.034    0.361  
  cpuregs_reg[28][1]/D             -      D       R     DFF_X1          1  0.028   0.000    0.361  
#------------------------------------------------------------------------------------------------
Path 1298: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[12][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.028
      Required Time:=    0.229
       Launch Clock:=   -0.002
          Data Path:+    0.397
              Slack:=   -0.166

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184228/Z   -      A->Z    R     XOR2_X1         1  0.011   0.055    0.296  
  g167530/ZN              -      B1->ZN  F     AOI21_X2        1  0.029   0.029    0.326  
  fopt176219/ZN           -      A->ZN   R     INV_X8         31  0.017   0.039    0.365  
  g162616/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.381  
  FE_RC_1929_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.395  
  cpuregs_reg[12][8]/D    -      D       R     DFF_X1          1  0.008   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 1299: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[5][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.099 (P)
            Arrival:=    0.230       -0.014

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=   -0.014
          Data Path:+    0.379
              Slack:=   -0.165

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182794/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.287  
  g175275/ZN            -      A->ZN   R     INV_X16        64  0.014   0.044    0.330  
  g161412/ZN            -      A1->ZN  F     NAND2_X2        1  0.034   0.015    0.345  
  g160757/ZN            -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.365  
  cpuregs_reg[5][4]/D   -      D       R     DFF_X1          1  0.017   0.000    0.365  
#-------------------------------------------------------------------------------------
Path 1300: VIOLATED (-0.165 ns) Setup Check with Pin mem_rdata_q_reg[20]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[20]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.085
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.242
              Slack:=   -0.165

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.036    0.229  
  mem_rdata_q_reg[20]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.229  
#---------------------------------------------------------------------------------------------------
Path 1301: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[26][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.112 (P)
            Arrival:=    0.229       -0.002

              Setup:-    0.028
      Required Time:=    0.201
       Launch Clock:=   -0.002
          Data Path:+    0.368
              Slack:=   -0.165

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7047/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.021    0.221  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.013   0.044    0.265  
  FE_RC_495_0/ZN          -      A1->ZN  F     AOI22_X2        1  0.029   0.030    0.295  
  g178062/ZN              -      A->ZN   R     INV_X8         31  0.020   0.041    0.336  
  g162344/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.017    0.353  
  FE_RC_1396_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.366  
  cpuregs_reg[26][6]/D    -      D       R     DFF_X1          1  0.009   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 1302: VIOLATED (-0.165 ns) Setup Check with Pin mem_wdata_reg[14]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[14]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.080
      Required Time:=    0.058
       Launch Clock:=   -0.013
          Data Path:+    0.236
              Slack:=   -0.165

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                    -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                    -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1244_n_21543/Z              -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC1795_FE_OFN32596_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.223  
  mem_wdata_reg[14]/SE               -      SE      R     SDFFR_X1       12  0.012   0.000    0.223  
#--------------------------------------------------------------------------------------------------
Path 1303: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[23][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.216 (P)    0.112 (P)
            Arrival:=    0.253       -0.002

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=   -0.002
          Data Path:+    0.389
              Slack:=   -0.165

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN  -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN    -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN    -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN    -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN  -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN              -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260/ZN     -      A->ZN   R     INV_X8         16  0.016   0.028    0.354  
  g163000/ZN              -      A2->ZN  F     NAND2_X1        1  0.017   0.015    0.369  
  g162142/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.388  
  cpuregs_reg[23][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1304: VIOLATED (-0.165 ns) Setup Check with Pin mem_wdata_reg[29]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[29]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.080
      Required Time:=    0.058
       Launch Clock:=   -0.013
          Data Path:+    0.236
              Slack:=   -0.165

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                 -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                 -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                 -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                 -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                     -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                 -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                     -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1245_n_21543/Z               -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC36036_FE_OFN32597_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.223  
  mem_wdata_reg[29]/SE                -      SE      R     SDFFR_X1       12  0.013   0.000    0.223  
#---------------------------------------------------------------------------------------------------
Path 1305: VIOLATED (-0.165 ns) Setup Check with Pin mem_wdata_reg[28]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[28]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.080
      Required Time:=    0.058
       Launch Clock:=   -0.013
          Data Path:+    0.236
              Slack:=   -0.165

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                 -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                 -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                 -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                 -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                     -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                 -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                     -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1245_n_21543/Z               -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC36036_FE_OFN32597_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.223  
  mem_wdata_reg[28]/SE                -      SE      R     SDFFR_X1       12  0.013   0.000    0.223  
#---------------------------------------------------------------------------------------------------
Path 1306: VIOLATED (-0.165 ns) Setup Check with Pin mem_wdata_reg[24]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[24]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.080
      Required Time:=    0.058
       Launch Clock:=   -0.013
          Data Path:+    0.236
              Slack:=   -0.165

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                 -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                 -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                 -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                 -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                     -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                 -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                     -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1245_n_21543/Z               -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC36036_FE_OFN32597_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.223  
  mem_wdata_reg[24]/SE                -      SE      R     SDFFR_X1       12  0.013   0.000    0.223  
#---------------------------------------------------------------------------------------------------
Path 1307: VIOLATED (-0.165 ns) Setup Check with Pin mem_wdata_reg[26]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[26]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.080
      Required Time:=    0.058
       Launch Clock:=   -0.013
          Data Path:+    0.236
              Slack:=   -0.165

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                 -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                 -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                 -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                 -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                     -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                 -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                     -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1245_n_21543/Z               -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC36036_FE_OFN32597_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.223  
  mem_wdata_reg[26]/SE                -      SE      R     SDFFR_X1       12  0.013   0.000    0.223  
#---------------------------------------------------------------------------------------------------
Path 1308: VIOLATED (-0.165 ns) Setup Check with Pin decoded_imm_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.102 (P)
            Arrival:=    0.149       -0.011

              Setup:-    0.030
      Required Time:=    0.119
       Launch Clock:=   -0.011
          Data Path:+    0.295
              Slack:=   -0.165

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  FE_OCPC1463_n_22377/ZN  -      A->ZN   F     INV_X1          5  0.012   0.020    0.256  
  g180711/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.283  
  decoded_imm_reg[6]/D    -      D       R     DFF_X1          1  0.018   0.000    0.283  
#---------------------------------------------------------------------------------------
Path 1309: VIOLATED (-0.164 ns) Setup Check with Pin mem_rdata_q_reg[17]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[17]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.101 (P)
            Arrival:=    0.151       -0.013

              Setup:-    0.085
      Required Time:=    0.066
       Launch Clock:=   -0.013
          Data Path:+    0.243
              Slack:=   -0.164

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.037    0.231  
  mem_rdata_q_reg[17]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.231  
#---------------------------------------------------------------------------------------------------
Path 1310: VIOLATED (-0.164 ns) Setup Check with Pin mem_wdata_reg[25]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[25]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.080
      Required Time:=    0.058
       Launch Clock:=   -0.013
          Data Path:+    0.235
              Slack:=   -0.164

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                 -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                 -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                 -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                 -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                     -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                 -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                     -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1245_n_21543/Z               -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC36036_FE_OFN32597_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.028    0.222  
  mem_wdata_reg[25]/SE                -      SE      R     SDFFR_X1       12  0.012   0.000    0.222  
#---------------------------------------------------------------------------------------------------
Path 1311: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[25][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.099 (P)
            Arrival:=    0.256       -0.014

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.014
          Data Path:+    0.404
              Slack:=   -0.164

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN             -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN             -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN   -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN             -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g186680/ZN             -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC18_n_27838/ZN   -      A->ZN   R     INV_X16        35  0.013   0.032    0.354  
  g162610/ZN             -      A2->ZN  F     NAND2_X1        1  0.020   0.016    0.370  
  g161807/ZN             -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.390  
  cpuregs_reg[25][12]/D  -      D       R     DFF_X1          1  0.017   0.000    0.390  
#--------------------------------------------------------------------------------------
Path 1312: VIOLATED (-0.164 ns) Setup Check with Pin mem_wdata_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.075
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.240
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  g185161/ZN              -      A1->ZN  R     NAND2_X2        3  0.024   0.029    0.122  
  g185164/ZN              -      A->ZN   F     INV_X2          4  0.017   0.016    0.138  
  FE_OFC243_n_16589/Z     -      A->Z    F     BUF_X4         16  0.009   0.038    0.175  
  g84767__185174/ZN       -      A1->ZN  R     NAND2_X1        1  0.014   0.026    0.201  
  g84552__7675/ZN         -      A1->ZN  F     NAND3_X2        2  0.018   0.026    0.228  
  mem_wdata_reg[28]/D     -      D       F     SDFFR_X1        2  0.015   0.000    0.228  
#---------------------------------------------------------------------------------------
Path 1313: VIOLATED (-0.164 ns) Setup Check with Pin decoded_imm_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.102 (P)
            Arrival:=    0.149       -0.011

              Setup:-    0.030
      Required Time:=    0.119
       Launch Clock:=   -0.011
          Data Path:+    0.294
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  FE_OCPC1463_n_22377/ZN  -      A->ZN   F     INV_X1          5  0.012   0.020    0.256  
  g180862/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.283  
  decoded_imm_reg[10]/D   -      D       R     DFF_X1          1  0.017   0.000    0.283  
#---------------------------------------------------------------------------------------
Path 1314: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[27][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.216 (P)    0.112 (P)
            Arrival:=    0.253       -0.002

              Setup:-    0.024
      Required Time:=    0.228
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g162726/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.375  
  g179950/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.392  
  cpuregs_reg[27][12]/D   -      D       F     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1315: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[26][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.194 (P)    0.099 (P)
            Arrival:=    0.231       -0.014

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=   -0.014
          Data Path:+    0.379
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g175000/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.261  
  g174999/ZN              -      A1->ZN  R     NOR2_X4         2  0.013   0.034    0.296  
  FE_OCPC1416_n_15237/ZN  -      A->ZN   F     INV_X8          2  0.024   0.020    0.316  
  FE_OCPC1418_n_15237/ZN  -      A->ZN   R     INV_X16        15  0.011   0.018    0.334  
  g162346/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.346  
  g161829/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.364  
  cpuregs_reg[26][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.364  
#---------------------------------------------------------------------------------------
Path 1316: VIOLATED (-0.164 ns) Setup Check with Pin instr_rdinstr_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdinstr_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.150       -0.011

              Setup:-    0.028
      Required Time:=    0.122
       Launch Clock:=   -0.011
          Data Path:+    0.297
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.137  
  FE_OCPC1187_n_32584/ZN  -      A->ZN   R     INV_X4          5  0.015   0.020    0.158  
  g190893/ZN              -      A1->ZN  R     AND4_X2         1  0.011   0.055    0.212  
  g181539/ZN              -      A1->ZN  F     NAND3_X4        3  0.016   0.030    0.243  
  FE_OCPC1477_n_22528/ZN  -      A->ZN   R     INV_X2          2  0.019   0.017    0.260  
  g177597/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.273  
  g177596/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.286  
  instr_rdinstr_reg/D     -      D       R     DFF_X1          1  0.009   0.000    0.286  
#---------------------------------------------------------------------------------------
Path 1317: VIOLATED (-0.164 ns) Setup Check with Pin decoded_imm_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.102 (P)
            Arrival:=    0.149       -0.011

              Setup:-    0.030
      Required Time:=    0.119
       Launch Clock:=   -0.011
          Data Path:+    0.294
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  FE_OCPC1463_n_22377/ZN  -      A->ZN   F     INV_X1          5  0.012   0.020    0.256  
  g189330/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.282  
  decoded_imm_reg[7]/D    -      D       R     DFF_X1          1  0.017   0.000    0.282  
#---------------------------------------------------------------------------------------
Path 1318: VIOLATED (-0.164 ns) Setup Check with Pin mem_rdata_q_reg[28]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[28]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.101 (P)
            Arrival:=    0.151       -0.013

              Setup:-    0.085
      Required Time:=    0.067
       Launch Clock:=   -0.013
          Data Path:+    0.243
              Slack:=   -0.164

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.037    0.230  
  mem_rdata_q_reg[28]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.230  
#---------------------------------------------------------------------------------------------------
Path 1319: VIOLATED (-0.164 ns) Setup Check with Pin mem_rdata_q_reg[26]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[26]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.101 (P)
            Arrival:=    0.151       -0.013

              Setup:-    0.085
      Required Time:=    0.067
       Launch Clock:=   -0.013
          Data Path:+    0.243
              Slack:=   -0.164

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.037    0.230  
  mem_rdata_q_reg[26]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.230  
#---------------------------------------------------------------------------------------------------
Path 1320: VIOLATED (-0.164 ns) Setup Check with Pin reg_pc_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.143       -0.002

              Setup:-    0.028
      Required Time:=    0.115
       Launch Clock:=   -0.002
          Data Path:+    0.280
              Slack:=   -0.164

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1573_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          3  0.023   0.017    0.142  
  FE_RC_2673_0/ZN                -      A->ZN   R     INV_X2          1  0.010   0.013    0.156  
  FE_RC_2672_0/ZN                -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.170  
  FE_RC_663_0/ZN                 -      A1->ZN  R     NAND2_X4        3  0.009   0.020    0.190  
  g194024/ZN                     -      A2->ZN  F     NAND2_X4        1  0.013   0.014    0.204  
  FE_RC_933_0/ZN                 -      A1->ZN  R     NAND2_X4        2  0.009   0.015    0.220  
  FE_OCPC1334_n_35794/Z          -      A->Z    R     BUF_X2          2  0.010   0.022    0.242  
  g189325/ZN                     -      A1->ZN  F     NAND2_X1        1  0.007   0.020    0.262  
  FE_RC_3490_0/ZN                -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.278  
  reg_pc_reg[1]/D                -      D       R     DFF_X1          1  0.009   0.000    0.278  
#----------------------------------------------------------------------------------------------
Path 1321: VIOLATED (-0.164 ns) Setup Check with Pin mem_rdata_q_reg[25]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[25]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.101 (P)
            Arrival:=    0.151       -0.013

              Setup:-    0.085
      Required Time:=    0.067
       Launch Clock:=   -0.013
          Data Path:+    0.243
              Slack:=   -0.164

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.037    0.230  
  mem_rdata_q_reg[25]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.230  
#---------------------------------------------------------------------------------------------------
Path 1322: VIOLATED (-0.164 ns) Setup Check with Pin mem_wdata_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.075
      Required Time:=    0.069
       Launch Clock:=   -0.013
          Data Path:+    0.246
              Slack:=   -0.164

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN         -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  FE_OCPC1259_n_7948/ZN          -      A->ZN   R     INV_X4          3  0.024   0.023    0.116  
  FE_OCPC1260_n_7948/ZN          -      A->ZN   F     INV_X1          2  0.012   0.011    0.127  
  FE_OCPC1261_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X2          4  0.006   0.032    0.159  
  FE_OCPC1262_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X4          8  0.010   0.033    0.192  
  g84968__5953/ZN                -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.207  
  g84662__7118/ZN                -      A2->ZN  F     NAND2_X1        2  0.010   0.026    0.233  
  mem_wdata_reg[11]/D            -      D       F     SDFFR_X1        2  0.016   0.000    0.233  
#----------------------------------------------------------------------------------------------
Path 1323: VIOLATED (-0.164 ns) Setup Check with Pin reg_pc_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.029
      Required Time:=    0.123
       Launch Clock:=   -0.011
          Data Path:+    0.297
              Slack:=   -0.164

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.071   0.109    0.097  
  FE_RC_902_0/ZN           -      A1->ZN  R     AND2_X4         1  0.014   0.035    0.132  
  FE_RC_903_0/ZN           -      A->ZN   F     INV_X8          6  0.011   0.020    0.152  
  FE_OFC37_n_31871_dup/ZN  -      A->ZN   R     INV_X8          8  0.010   0.030    0.183  
  FE_OFC212_n_31871/Z      -      A->Z    R     BUF_X8          7  0.021   0.031    0.214  
  g84609__176674/ZN        -      A1->ZN  F     NAND3_X2        2  0.012   0.022    0.235  
  FE_RC_605_0/ZN           -      A2->ZN  R     NAND3_X2        2  0.015   0.023    0.259  
  g185151/ZN               -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.272  
  FE_RC_612_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.286  
  reg_pc_reg[30]/D         -      D       R     DFF_X1          1  0.009   0.000    0.286  
#----------------------------------------------------------------------------------------
Path 1324: VIOLATED (-0.163 ns) Setup Check with Pin instr_rdinstrh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdinstrh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.150       -0.011

              Setup:-    0.028
      Required Time:=    0.122
       Launch Clock:=   -0.011
          Data Path:+    0.296
              Slack:=   -0.163

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.137  
  FE_OCPC1187_n_32584/ZN  -      A->ZN   R     INV_X4          5  0.015   0.020    0.158  
  g190893/ZN              -      A1->ZN  R     AND4_X2         1  0.011   0.055    0.212  
  g181539/ZN              -      A1->ZN  F     NAND3_X4        3  0.016   0.030    0.243  
  FE_OCPC1477_n_22528/ZN  -      A->ZN   R     INV_X2          2  0.019   0.017    0.260  
  g177604/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.273  
  g177603/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.285  
  instr_rdinstrh_reg/D    -      D       R     DFF_X1          1  0.009   0.000    0.285  
#---------------------------------------------------------------------------------------
Path 1325: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[13][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.373
              Slack:=   -0.163

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055_dup/ZN        -      A1->ZN  F     NAND2_X4        5  0.015   0.025    0.262  
  g163310/ZN            -      A1->ZN  F     OR2_X4         29  0.016   0.063    0.326  
  g162278/ZN            -      A1->ZN  R     OAI22_X1        1  0.025   0.033    0.359  
  cpuregs_reg[13][2]/D  -      D       R     DFF_X1          1  0.029   0.000    0.359  
#-------------------------------------------------------------------------------------
Path 1326: VIOLATED (-0.163 ns) Setup Check with Pin decoded_imm_j_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.139       -0.013

              Setup:-    0.063
      Required Time:=    0.075
       Launch Clock:=   -0.013
          Data Path:+    0.251
              Slack:=   -0.163

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                          -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_OFC210_n_21134/Z                 -      A->Z    R     BUF_X4          2  0.012   0.024    0.160  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   F     INV_X4          3  0.009   0.009    0.169  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          4  0.005   0.024    0.193  
  g167725/ZN                          -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.212  
  g167504/ZN                          -      A->ZN   R     OAI21_X2        3  0.010   0.026    0.238  
  decoded_imm_j_reg[13]/D             -      D       R     SDFF_X1         3  0.028   0.000    0.238  
#---------------------------------------------------------------------------------------------------
Path 1327: VIOLATED (-0.163 ns) Setup Check with Pin reg_pc_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.030
      Required Time:=    0.118
       Launch Clock:=   -0.002
          Data Path:+    0.283
              Slack:=   -0.163

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1573_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          3  0.023   0.017    0.142  
  FE_OCPC1578_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8          5  0.010   0.018    0.160  
  g191508/ZN                     -      A1->ZN  F     NAND2_X4        1  0.010   0.014    0.174  
  g189724/ZN                     -      A1->ZN  R     NAND2_X4        3  0.007   0.020    0.194  
  g172167/ZN                     -      A1->ZN  F     NAND2_X4        2  0.014   0.017    0.211  
  g84068__171451/ZN              -      A1->ZN  R     NAND2_X4        2  0.010   0.015    0.227  
  FE_OCPC2005_n_10710/Z          -      A->Z    R     BUF_X1          1  0.010   0.023    0.250  
  g168464/ZN                     -      A->ZN   F     INV_X1          1  0.008   0.008    0.258  
  g190659/ZN                     -      B1->ZN  R     OAI21_X1        1  0.004   0.023    0.281  
  reg_pc_reg[6]/D                -      D       R     DFF_X1          1  0.017   0.000    0.281  
#----------------------------------------------------------------------------------------------
Path 1328: VIOLATED (-0.163 ns) Setup Check with Pin mem_wdata_reg[5]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[5]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.145       -0.013

              Setup:-    0.084
      Required Time:=    0.061
       Launch Clock:=   -0.013
          Data Path:+    0.236
              Slack:=   -0.163

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                    -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                    -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1244_n_21543/Z              -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC1795_FE_OFN32596_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.224  
  mem_wdata_reg[5]/SE                -      SE      R     SDFF_X1        12  0.012   0.000    0.224  
#--------------------------------------------------------------------------------------------------
Path 1329: VIOLATED (-0.163 ns) Setup Check with Pin mem_wdata_reg[0]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[0]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.145       -0.013

              Setup:-    0.084
      Required Time:=    0.061
       Launch Clock:=   -0.013
          Data Path:+    0.236
              Slack:=   -0.163

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                    -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                    -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1244_n_21543/Z              -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC1795_FE_OFN32596_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.224  
  mem_wdata_reg[0]/SE                -      SE      R     SDFF_X1        12  0.012   0.000    0.224  
#--------------------------------------------------------------------------------------------------
Path 1330: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[13][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.373
              Slack:=   -0.163

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055_dup/ZN        -      A1->ZN  F     NAND2_X4        5  0.015   0.025    0.262  
  g163310/ZN            -      A1->ZN  F     OR2_X4         29  0.016   0.063    0.325  
  g161557/ZN            -      A1->ZN  R     OAI22_X1        1  0.025   0.033    0.358  
  cpuregs_reg[13][3]/D  -      D       R     DFF_X1          1  0.029   0.000    0.358  
#-------------------------------------------------------------------------------------
Path 1331: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[6][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.026
      Required Time:=    0.230
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.163

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g161360/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.021    0.375  
  g160809/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.393  
  cpuregs_reg[6][12]/D    -      D       F     DFF_X1          1  0.012   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1332: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[28][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.373
              Slack:=   -0.163

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g175000/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.262  
  g175004/ZN            -      A1->ZN  F     OR2_X4         29  0.013   0.063    0.325  
  g162289/ZN            -      A1->ZN  R     OAI22_X1        1  0.027   0.034    0.358  
  cpuregs_reg[28][2]/D  -      D       R     DFF_X1          1  0.028   0.000    0.358  
#-------------------------------------------------------------------------------------
Path 1333: VIOLATED (-0.163 ns) Setup Check with Pin mem_wordsize_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wordsize_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.096 (P)
            Arrival:=    0.137       -0.017

              Setup:-    0.029
      Required Time:=    0.108
       Launch Clock:=   -0.017
          Data Path:+    0.288
              Slack:=   -0.163

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      63  0.071       -   -0.017  
  mem_do_rinst_reg/Q     -      CK->Q   R     DFFS_X1         3  0.071   0.125    0.108  
  g192736/ZN             -      A1->ZN  F     NAND3_X4        3  0.027   0.028    0.137  
  FE_RC_1575_0/ZN        -      A1->ZN  R     NAND2_X4        1  0.016   0.018    0.154  
  FE_RC_1576_0/ZN        -      A->ZN   F     INV_X4          2  0.010   0.010    0.165  
  g164959/ZN             -      A2->ZN  R     NAND2_X4        3  0.005   0.019    0.183  
  g164722/ZN             -      A1->ZN  F     NAND2_X4        4  0.012   0.017    0.200  
  g190654/ZN             -      A1->ZN  R     NAND3_X2        5  0.010   0.024    0.224  
  g163323/ZN             -      A1->ZN  F     NAND3_X1        1  0.019   0.022    0.247  
  g184677/ZN             -      A3->ZN  R     NAND3_X1        1  0.013   0.024    0.271  
  mem_wordsize_reg[1]/D  -      D       R     DFF_X1          1  0.014   0.000    0.271  
#--------------------------------------------------------------------------------------
Path 1334: VIOLATED (-0.163 ns) Setup Check with Pin decoded_imm_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.102 (P)
            Arrival:=    0.149       -0.011

              Setup:-    0.030
      Required Time:=    0.119
       Launch Clock:=   -0.011
          Data Path:+    0.293
              Slack:=   -0.163

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  FE_OCPC1463_n_22377/ZN  -      A->ZN   F     INV_X1          5  0.012   0.020    0.256  
  g164684/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.282  
  decoded_imm_reg[5]/D    -      D       R     DFF_X1          1  0.016   0.000    0.282  
#---------------------------------------------------------------------------------------
Path 1335: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[19][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.372
              Slack:=   -0.163

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN       -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN  -      A->ZN   R     INV_X8          6  0.013   0.022    0.284  
  g163295/ZN            -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.300  
  FE_OCPC1467_n_5638/Z  -      A->Z    F     BUF_X16        29  0.010   0.031    0.331  
  g162283/ZN            -      A1->ZN  R     OAI22_X1        1  0.013   0.027    0.358  
  cpuregs_reg[19][2]/D  -      D       R     DFF_X1          1  0.028   0.000    0.358  
#-------------------------------------------------------------------------------------
Path 1336: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[2][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.218 (P)    0.112 (P)
            Arrival:=    0.254       -0.002

              Setup:-    0.023
      Required Time:=    0.231
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.163

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1399_n_24071/ZN  -      A->ZN   F     INV_X8         11  0.028   0.016    0.362  
  g183052/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.381  
  FE_RC_551_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.013   0.012    0.393  
  cpuregs_reg[2][13]/D    -      D       F     DFF_X1          1  0.007   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1337: VIOLATED (-0.162 ns) Setup Check with Pin mem_rdata_q_reg[27]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[27]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.085
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.239
              Slack:=   -0.162

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.033    0.226  
  mem_rdata_q_reg[27]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.226  
#---------------------------------------------------------------------------------------------------
Path 1338: VIOLATED (-0.162 ns) Setup Check with Pin mem_rdata_q_reg[31]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[31]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.085
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.239
              Slack:=   -0.162

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.033    0.226  
  mem_rdata_q_reg[31]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.226  
#---------------------------------------------------------------------------------------------------
Path 1339: VIOLATED (-0.162 ns) Setup Check with Pin cpuregs_reg[7][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.176 (P)    0.099 (P)
            Arrival:=    0.213       -0.014

              Setup:-    0.024
      Required Time:=    0.188
       Launch Clock:=   -0.014
          Data Path:+    0.365
              Slack:=   -0.162

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN    -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN          -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN           -      A->ZN   R     INV_X8          4  0.009   0.018    0.264  
  g182796/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.021    0.285  
  FE_OCPC1053_n_23837/Z   -      A->Z    F     BUF_X8          9  0.013   0.035    0.320  
  FE_OCPC2086_n_23837/ZN  -      A->ZN   R     INV_X2          3  0.012   0.017    0.338  
  g160726/ZN              -      B1->ZN  F     OAI21_X1        1  0.010   0.013    0.351  
  cpuregs_reg[7][5]/D     -      D       F     DFF_X1          1  0.009   0.000    0.351  
#---------------------------------------------------------------------------------------
Path 1340: VIOLATED (-0.162 ns) Setup Check with Pin mem_wdata_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.076
      Required Time:=    0.062
       Launch Clock:=   -0.013
          Data Path:+    0.237
              Slack:=   -0.162

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  g185161/ZN              -      A1->ZN  R     NAND2_X2        3  0.024   0.029    0.122  
  g185164/ZN              -      A->ZN   F     INV_X2          4  0.017   0.016    0.138  
  FE_OFC243_n_16589/Z     -      A->Z    F     BUF_X4         16  0.009   0.037    0.175  
  g84781__185176/ZN       -      A1->ZN  R     NAND2_X1        1  0.014   0.021    0.196  
  FE_RC_2076_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.013   0.028    0.224  
  mem_wdata_reg[25]/D     -      D       F     SDFFR_X1        2  0.018   0.000    0.224  
#---------------------------------------------------------------------------------------
Path 1341: VIOLATED (-0.162 ns) Setup Check with Pin cpuregs_reg[31][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.099 (P)
            Arrival:=    0.256       -0.014

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.014
          Data Path:+    0.402
              Slack:=   -0.162

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN             -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN             -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN   -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN             -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g170460/ZN             -      A1->ZN  F     OR2_X4          1  0.019   0.054    0.323  
  g163214/ZN             -      A->ZN   R     INV_X16        35  0.013   0.030    0.353  
  g162876/ZN             -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.368  
  g162016/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.388  
  cpuregs_reg[31][12]/D  -      D       R     DFF_X1          1  0.018   0.000    0.388  
#--------------------------------------------------------------------------------------
Path 1342: VIOLATED (-0.162 ns) Setup Check with Pin mem_wdata_reg[6]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[6]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.145       -0.013

              Setup:-    0.084
      Required Time:=    0.061
       Launch Clock:=   -0.013
          Data Path:+    0.236
              Slack:=   -0.162

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                    -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                    -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1244_n_21543/Z              -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC1795_FE_OFN32596_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.028    0.223  
  mem_wdata_reg[6]/SE                -      SE      R     SDFF_X1        12  0.012   0.000    0.223  
#--------------------------------------------------------------------------------------------------
Path 1343: VIOLATED (-0.162 ns) Setup Check with Pin count_cycle_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.171 (P)    0.114 (P)
            Arrival:=    0.207        0.000

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=    0.000
          Data Path:+    0.346
              Slack:=   -0.162

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK          -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q           -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN     -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  inc_add_1428_40_g1086/ZN       -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.169  
  inc_add_1428_40_g1081/ZN       -      A2->ZN  R     NOR2_X4         1  0.008   0.027    0.195  
  g176785/ZN                     -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.214  
  FE_DBTC14_n_17415/ZN           -      A->ZN   R     INV_X4          3  0.010   0.017    0.231  
  FE_OFC208_FE_DBTN14_n_17415/Z  -      A->Z    R     BUF_X4         15  0.010   0.035    0.266  
  inc_add_1428_40_g1039/ZN       -      A1->ZN  F     NAND2_X1        1  0.019   0.017    0.283  
  inc_add_1428_40_g979/ZN        -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.321  
  g170476/ZN                     -      A1->ZN  F     AND2_X2         1  0.009   0.025    0.346  
  count_cycle_reg[22]/D          -      D       F     DFF_X1          1  0.006   0.000    0.346  
#----------------------------------------------------------------------------------------------
Path 1344: VIOLATED (-0.162 ns) Setup Check with Pin mem_rdata_q_reg[11]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[11]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.085
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.239
              Slack:=   -0.162

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.032    0.226  
  mem_rdata_q_reg[11]/SE              -      SE      R     SDFF_X1        18  0.018   0.000    0.226  
#---------------------------------------------------------------------------------------------------
Path 1345: VIOLATED (-0.162 ns) Setup Check with Pin cpuregs_reg[2][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.026
      Required Time:=    0.231
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.162

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g161300/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.375  
  g160869/ZN              -      A->ZN   F     OAI21_X1        1  0.014   0.019    0.393  
  cpuregs_reg[2][12]/D    -      D       F     DFF_X1          1  0.014   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1346: VIOLATED (-0.162 ns) Setup Check with Pin mem_rdata_q_reg[8]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[8]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.085
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.239
              Slack:=   -0.162

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.032    0.226  
  mem_rdata_q_reg[8]/SE               -      SE      R     SDFF_X1        18  0.018   0.000    0.226  
#---------------------------------------------------------------------------------------------------
Path 1347: VIOLATED (-0.162 ns) Setup Check with Pin mem_rdata_q_reg[7]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[7]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.085
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.239
              Slack:=   -0.162

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          4  0.009   0.015    0.176  
  FE_OCPC1812_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.194  
  FE_OCPC36033_FE_OFN32099_n_21134/Z  -      A->Z    R     BUF_X8         18  0.011   0.032    0.226  
  mem_rdata_q_reg[7]/SE               -      SE      R     SDFF_X1        18  0.018   0.000    0.226  
#---------------------------------------------------------------------------------------------------
Path 1348: VIOLATED (-0.162 ns) Setup Check with Pin cpuregs_reg[13][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.371
              Slack:=   -0.162

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055_dup/ZN        -      A1->ZN  F     NAND2_X4        5  0.015   0.025    0.262  
  g163310/ZN            -      A1->ZN  F     OR2_X4         29  0.016   0.063    0.325  
  g161556/ZN            -      A1->ZN  R     OAI22_X1        1  0.024   0.032    0.357  
  cpuregs_reg[13][1]/D  -      D       R     DFF_X1          1  0.028   0.000    0.357  
#-------------------------------------------------------------------------------------
Path 1349: VIOLATED (-0.162 ns) Setup Check with Pin mem_wdata_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.072
      Required Time:=    0.073
       Launch Clock:=   -0.013
          Data Path:+    0.247
              Slack:=   -0.162

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  R     DFF_X1          3  0.071   0.113    0.100  
  FE_OCPC1259_n_7948/ZN   -      A->ZN   F     INV_X4          3  0.037   0.014    0.114  
  g85064__189261/ZN       -      A1->ZN  R     NAND2_X4        4  0.011   0.019    0.133  
  FE_OCPC1509_n_30940/Z   -      A->Z    R     BUF_X2          1  0.013   0.024    0.157  
  g177335/ZN              -      A2->ZN  R     AND2_X4         8  0.008   0.038    0.195  
  FE_RC_638_0/ZN          -      A->ZN   F     INV_X1          1  0.015   0.012    0.207  
  FE_RC_637_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.220  
  FE_RC_636_0/ZN          -      A1->ZN  F     NAND2_X2        2  0.009   0.014    0.234  
  mem_wdata_reg[17]/D     -      D       F     SDFFR_X1        2  0.008   0.000    0.234  
#---------------------------------------------------------------------------------------
Path 1350: VIOLATED (-0.162 ns) Setup Check with Pin cpuregs_reg[19][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.371
              Slack:=   -0.162

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN       -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN  -      A->ZN   R     INV_X8          6  0.013   0.022    0.284  
  g163295/ZN            -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.300  
  FE_OCPC1467_n_5638/Z  -      A->Z    F     BUF_X16        29  0.010   0.030    0.330  
  g161707/ZN            -      A1->ZN  R     OAI22_X1        1  0.012   0.027    0.357  
  cpuregs_reg[19][1]/D  -      D       R     DFF_X1          1  0.028   0.000    0.357  
#-------------------------------------------------------------------------------------
Path 1351: VIOLATED (-0.162 ns) Setup Check with Pin mem_wdata_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.075
      Required Time:=    0.063
       Launch Clock:=   -0.013
          Data Path:+    0.238
              Slack:=   -0.162

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  g185161/ZN              -      A1->ZN  R     NAND2_X2        3  0.024   0.029    0.122  
  g185164/ZN              -      A->ZN   F     INV_X2          4  0.017   0.016    0.138  
  FE_OFC243_n_16589/Z     -      A->Z    F     BUF_X4         16  0.009   0.037    0.175  
  g84762__185181/ZN       -      A1->ZN  R     NAND2_X1        1  0.014   0.023    0.198  
  g84551__2391/ZN         -      A1->ZN  F     NAND3_X2        2  0.015   0.027    0.225  
  mem_wdata_reg[29]/D     -      D       F     SDFFR_X1        2  0.016   0.000    0.225  
#---------------------------------------------------------------------------------------
Path 1352: VIOLATED (-0.162 ns) Setup Check with Pin cpuregs_reg[28][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.191 (P)    0.099 (P)
            Arrival:=    0.227       -0.014

              Setup:-    0.033
      Required Time:=    0.195
       Launch Clock:=   -0.014
          Data Path:+    0.371
              Slack:=   -0.162

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g175000/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.262  
  g175004/ZN            -      A1->ZN  F     OR2_X4         29  0.013   0.062    0.323  
  g161888/ZN            -      A1->ZN  R     OAI22_X1        1  0.026   0.033    0.356  
  cpuregs_reg[28][3]/D  -      D       R     DFF_X1          1  0.028   0.000    0.356  
#-------------------------------------------------------------------------------------
Path 1353: VIOLATED (-0.162 ns) Setup Check with Pin cpuregs_reg[15][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.218 (P)    0.112 (P)
            Arrival:=    0.254       -0.002

              Setup:-    0.023
      Required Time:=    0.231
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.162

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1399_n_24071/ZN  -      A->ZN   F     INV_X8         11  0.028   0.016    0.362  
  g183047/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.380  
  FE_RC_1265_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.392  
  cpuregs_reg[15][13]/D   -      D       F     DFF_X1          1  0.007   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1354: VIOLATED (-0.162 ns) Setup Check with Pin count_instr_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.120 (P)
            Arrival:=    0.177        0.007

              Setup:-    0.030
      Required Time:=    0.147
       Launch Clock:=    0.007
          Data Path:+    0.302
              Slack:=   -0.162

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                           -      CK      R     (arrival)      65  0.073       -    0.007  
  count_instr_reg[7]/Q                            -      CK->Q   F     DFF_X1          4  0.073   0.104    0.111  
  inc_add_1559_34_g192315/ZN                      -      A1->ZN  F     AND2_X2         1  0.010   0.028    0.138  
  inc_add_1559_34_g192313/ZN                      -      A2->ZN  R     NAND2_X2        2  0.006   0.022    0.161  
  inc_add_1559_34_g192312/ZN                      -      A2->ZN  F     NOR2_X4         1  0.016   0.012    0.172  
  inc_add_1559_34_g1055/ZN                        -      A2->ZN  R     NAND2_X4        2  0.007   0.024    0.196  
  FE_DBTC37_inc_add_1559_34_n_821/ZN              -      A->ZN   F     INV_X8          2  0.016   0.010    0.206  
  FE_OCPC1711_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   R     INV_X2          1  0.005   0.022    0.228  
  FE_OCPC1712_FE_DBTN37_inc_add_1559_34_n_821/ZN  -      A->ZN   F     INV_X8         17  0.016   0.013    0.241  
  inc_add_1559_34_g1006/ZN                        -      B1->ZN  R     OAI22_X2        1  0.008   0.034    0.275  
  g169417/ZN                                      -      A->ZN   F     INV_X1          1  0.026   0.009    0.285  
  g166860/ZN                                      -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.309  
  count_instr_reg[16]/D                           -      D       R     DFF_X1          1  0.017   0.000    0.309  
#---------------------------------------------------------------------------------------------------------------
Path 1355: VIOLATED (-0.162 ns) Setup Check with Pin count_cycle_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.151        0.000

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=    0.000
          Data Path:+    0.283
              Slack:=   -0.162

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      65  0.073       -    0.000  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.073   0.117    0.117  
  inc_add_1428_40_g1227/ZN              -      A1->ZN  R     AND2_X4         2  0.022   0.035    0.152  
  FE_OCPC1502_inc_add_1428_40_n_1064/Z  -      A->Z    R     BUF_X2          3  0.009   0.023    0.175  
  inc_add_1428_40_g1157/ZN              -      A1->ZN  F     NAND2_X1        4  0.008   0.023    0.198  
  inc_add_1428_40_g1144/ZN              -      A->ZN   R     INV_X1          2  0.015   0.020    0.219  
  g181229/ZN                            -      A2->ZN  F     NAND3_X1        1  0.011   0.021    0.239  
  FE_RC_2082_0/ZN                       -      A1->ZN  R     NAND3_X1        1  0.010   0.015    0.254  
  g170502/ZN                            -      A1->ZN  R     AND2_X1         1  0.010   0.029    0.283  
  count_cycle_reg[12]/D                 -      D       R     DFF_X1          1  0.010   0.000    0.283  
#-----------------------------------------------------------------------------------------------------
Path 1356: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[19][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.371
              Slack:=   -0.161

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN       -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_DBTC26_n_11522/ZN  -      A->ZN   R     INV_X8          6  0.013   0.022    0.284  
  g163295/ZN            -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.300  
  FE_OCPC1467_n_5638/Z  -      A->Z    F     BUF_X16        29  0.010   0.030    0.331  
  g161708/ZN            -      A1->ZN  R     OAI22_X1        1  0.012   0.026    0.357  
  cpuregs_reg[19][3]/D  -      D       R     DFF_X1          1  0.027   0.000    0.357  
#-------------------------------------------------------------------------------------
Path 1357: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[15][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.025
      Required Time:=    0.231
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.161

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g162846/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.375  
  g182963/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.392  
  cpuregs_reg[15][12]/D   -      D       F     DFF_X1          1  0.010   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1358: VIOLATED (-0.161 ns) Setup Check with Pin count_cycle_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.119 (P)    0.114 (P)
            Arrival:=    0.156        0.000

              Setup:-    0.024
      Required Time:=    0.132
       Launch Clock:=    0.000
          Data Path:+    0.293
              Slack:=   -0.161

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK       -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q        -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN  -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  g184054/ZN                  -      A1->ZN  R     AND2_X4         2  0.015   0.032    0.186  
  g181224/ZN                  -      A1->ZN  F     NAND2_X4        2  0.009   0.014    0.200  
  inc_add_1428_40_g181230/ZN  -      A->ZN   R     INV_X4          7  0.007   0.016    0.216  
  inc_add_1428_40_g181232/ZN  -      A1->ZN  F     NAND2_X1        1  0.010   0.015    0.231  
  inc_add_1428_40_g1004/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.267  
  g170504/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.293  
  count_cycle_reg[11]/D       -      D       F     DFF_X1          1  0.008   0.000    0.293  
#-------------------------------------------------------------------------------------------
Path 1359: VIOLATED (-0.161 ns) Setup Check with Pin reg_pc_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.152       -0.002

              Setup:-    0.031
      Required Time:=    0.121
       Launch Clock:=   -0.002
          Data Path:+    0.284
              Slack:=   -0.161

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.041    0.156  
  FE_OCPC1581_FE_OFN8_n_7941/Z   -      A->Z    R     BUF_X4          4  0.030   0.031    0.187  
  g84962__191133/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.013    0.200  
  g191131/ZN                     -      A2->ZN  R     NAND2_X4        3  0.008   0.019    0.218  
  g83915__194033/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.017    0.235  
  FE_RC_716_0/ZN                 -      A1->ZN  R     NAND2_X4        2  0.009   0.016    0.251  
  g168453/ZN                     -      A->ZN   F     INV_X1          1  0.011   0.008    0.259  
  g190642/ZN                     -      B1->ZN  R     OAI21_X1        1  0.004   0.023    0.282  
  reg_pc_reg[18]/D               -      D       R     DFF_X1          1  0.019   0.000    0.282  
#----------------------------------------------------------------------------------------------
Path 1360: VIOLATED (-0.161 ns) Setup Check with Pin decoded_imm_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=   -0.011
          Data Path:+    0.294
              Slack:=   -0.161

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.137  
  FE_OCPC1187_n_32584/ZN  -      A->ZN   R     INV_X4          5  0.015   0.021    0.158  
  g190905/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.175  
  FE_RC_1555_0/ZN         -      A->ZN   R     INV_X4          7  0.010   0.021    0.196  
  g193784/ZN              -      A1->ZN  F     NAND2_X1        2  0.013   0.033    0.229  
  FE_OCPC1784_n_35556/Z   -      A->Z    F     BUF_X4          8  0.022   0.036    0.265  
  FE_RC_610_0/ZN          -      A2->ZN  R     NAND3_X1        1  0.008   0.018    0.283  
  decoded_imm_reg[30]/D   -      D       R     DFF_X1          1  0.012   0.000    0.283  
#---------------------------------------------------------------------------------------
Path 1361: VIOLATED (-0.161 ns) Setup Check with Pin mem_wdata_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.055
      Required Time:=    0.089
       Launch Clock:=   -0.013
          Data Path:+    0.263
              Slack:=   -0.161

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  R     DFF_X1          3  0.071   0.113    0.100  
  g185161/ZN              -      A1->ZN  F     NAND2_X2        3  0.037   0.027    0.127  
  g185164/ZN              -      A->ZN   R     INV_X2          4  0.016   0.027    0.154  
  FE_OFC243_n_16589/Z     -      A->Z    R     BUF_X4         16  0.016   0.044    0.198  
  g84749__185169/ZN       -      A1->ZN  F     NAND2_X1        1  0.025   0.027    0.225  
  g84538__190329/ZN       -      A->ZN   R     OAI21_X2        2  0.015   0.025    0.250  
  mem_wdata_reg[18]/D     -      D       R     SDFFR_X1        2  0.023   0.000    0.250  
#---------------------------------------------------------------------------------------
Path 1362: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[16][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.217 (P)    0.112 (P)
            Arrival:=    0.253       -0.002

              Setup:-    0.023
      Required Time:=    0.230
       Launch Clock:=   -0.002
          Data Path:+    0.393
              Slack:=   -0.161

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1399_n_24071/ZN  -      A->ZN   F     INV_X8         11  0.028   0.016    0.362  
  g183057/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.017    0.380  
  FE_RC_1163_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.391  
  cpuregs_reg[16][13]/D   -      D       F     DFF_X1          1  0.006   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 1363: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[11][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.099 (P)
            Arrival:=    0.258       -0.014

              Setup:-    0.030
      Required Time:=    0.227
       Launch Clock:=   -0.014
          Data Path:+    0.402
              Slack:=   -0.161

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN             -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN             -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN   -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.257  
  g186697/ZN             -      A1->ZN  F     OR2_X4          1  0.012   0.051    0.309  
  FE_DBTC11_n_27855/ZN   -      A->ZN   R     INV_X16        35  0.013   0.042    0.351  
  g162815/ZN             -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.368  
  g162105/ZN             -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.388  
  cpuregs_reg[11][12]/D  -      D       R     DFF_X1          1  0.018   0.000    0.388  
#--------------------------------------------------------------------------------------
Path 1364: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[1][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.099 (P)
            Arrival:=    0.255       -0.014

              Setup:-    0.023
      Required Time:=    0.232
       Launch Clock:=   -0.014
          Data Path:+    0.407
              Slack:=   -0.160

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK                           -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN                           -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN                                    -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN                                    -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN                                    -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN                                    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN                                    -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN                          -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN                                    -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  g188899/ZN                                    -      A1->ZN  R     NOR2_X4         1  0.009   0.023    0.270  
  FE_OFC718_n_30495/ZN                          -      A->ZN   F     INV_X4         15  0.015   0.025    0.295  
  FE_OCPC2011_FE_OFN32610_FE_DBTN17_n_30495/Z   -      A->Z    F     BUF_X4          1  0.016   0.031    0.326  
  FE_OCPC2017_FE_OFN32610_FE_DBTN17_n_30495/ZN  -      A->ZN   R     INV_X8         18  0.007   0.027    0.354  
  FE_RC_2067_0/ZN                               -      A->ZN   F     INV_X2          2  0.019   0.012    0.366  
  FE_RC_2042_0/ZN                               -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.380  
  FE_RC_2041_0/ZN                               -      A2->ZN  F     NAND2_X1        1  0.009   0.013    0.393  
  cpuregs_reg[1][12]/D                          -      D       F     DFF_X1          1  0.006   0.000    0.393  
#-------------------------------------------------------------------------------------------------------------
Path 1365: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[21][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.218 (P)    0.112 (P)
            Arrival:=    0.254       -0.002

              Setup:-    0.023
      Required Time:=    0.231
       Launch Clock:=   -0.002
          Data Path:+    0.393
              Slack:=   -0.160

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1399_n_24071/ZN  -      A->ZN   F     INV_X8         11  0.028   0.016    0.362  
  g183046/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.380  
  FE_RC_1696_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.391  
  cpuregs_reg[21][13]/D   -      D       F     DFF_X1          1  0.006   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 1366: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[10][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.025
      Required Time:=    0.233
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.160

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g162799/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.375  
  g162076/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.393  
  cpuregs_reg[10][12]/D   -      D       F     DFF_X1          1  0.011   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1367: VIOLATED (-0.160 ns) Setup Check with Pin instr_srl_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) instr_srl_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.099 (P)    0.115 (P)
            Arrival:=    0.135        0.001

              Setup:-    0.030
      Required Time:=    0.105
       Launch Clock:=    0.001
          Data Path:+    0.264
              Slack:=   -0.160

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK      R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[28]/QN  -      CK->QN  R     SDFF_X1         2  0.071   0.115    0.116  
  g183577/ZN              -      A2->ZN  R     AND2_X4         3  0.020   0.038    0.153  
  g186678/ZN              -      A1->ZN  R     AND2_X2         1  0.011   0.031    0.184  
  g175951/ZN              -      A1->ZN  R     AND2_X4         4  0.009   0.035    0.219  
  g183530/ZN              -      A2->ZN  F     NAND2_X4        8  0.013   0.021    0.241  
  g164692/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.266  
  instr_srl_reg/D         -      D       R     DFF_X1          1  0.016   0.000    0.266  
#---------------------------------------------------------------------------------------
Path 1368: VIOLATED (-0.160 ns) Setup Check with Pin mem_wdata_reg[22]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[22]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.080
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.237
              Slack:=   -0.160

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                 -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                 -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                 -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                 -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                     -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                 -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                     -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1245_n_21543/Z               -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC36036_FE_OFN32597_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.030    0.224  
  mem_wdata_reg[22]/SE                -      SE      R     SDFFR_X1       12  0.013   0.000    0.224  
#---------------------------------------------------------------------------------------------------
Path 1369: VIOLATED (-0.160 ns) Setup Check with Pin mem_wdata_reg[21]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[21]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.080
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.237
              Slack:=   -0.160

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                 -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                 -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                 -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                 -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                     -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                 -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                     -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1245_n_21543/Z               -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC36036_FE_OFN32597_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.030    0.224  
  mem_wdata_reg[21]/SE                -      SE      R     SDFFR_X1       12  0.013   0.000    0.224  
#---------------------------------------------------------------------------------------------------
Path 1370: VIOLATED (-0.160 ns) Setup Check with Pin instr_xor_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) instr_xor_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.115 (P)
            Arrival:=    0.137        0.001

              Setup:-    0.030
      Required Time:=    0.107
       Launch Clock:=    0.001
          Data Path:+    0.266
              Slack:=   -0.160

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK      R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[28]/QN  -      CK->QN  R     SDFF_X1         2  0.071   0.115    0.116  
  g183577/ZN              -      A2->ZN  R     AND2_X4         3  0.020   0.038    0.153  
  g186678/ZN              -      A1->ZN  R     AND2_X2         1  0.011   0.031    0.184  
  g175951/ZN              -      A1->ZN  R     AND2_X4         4  0.009   0.035    0.219  
  g183530/ZN              -      A2->ZN  F     NAND2_X4        8  0.013   0.022    0.241  
  g164555/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.267  
  instr_xor_reg/D         -      D       R     DFF_X1          1  0.017   0.000    0.267  
#---------------------------------------------------------------------------------------
Path 1371: VIOLATED (-0.160 ns) Setup Check with Pin mem_wdata_reg[23]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[23]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.080
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.237
              Slack:=   -0.160

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                 -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                 -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                 -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                 -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                     -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                 -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                     -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1245_n_21543/Z               -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC36036_FE_OFN32597_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.030    0.224  
  mem_wdata_reg[23]/SE                -      SE      R     SDFFR_X1       12  0.013   0.000    0.224  
#---------------------------------------------------------------------------------------------------
Path 1372: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[3][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.023
      Required Time:=    0.232
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.160

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1399_n_24071/ZN  -      A->ZN   F     INV_X8         11  0.028   0.016    0.361  
  g183056/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.379  
  FE_RC_555_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.013   0.012    0.392  
  cpuregs_reg[3][13]/D    -      D       F     DFF_X1          1  0.007   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1373: VIOLATED (-0.160 ns) Setup Check with Pin mem_wdata_reg[30]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[30]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.080
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.237
              Slack:=   -0.160

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                 -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                 -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                 -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                 -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                     -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                 -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                     -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1245_n_21543/Z               -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC36036_FE_OFN32597_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.224  
  mem_wdata_reg[30]/SE                -      SE      R     SDFFR_X1       12  0.013   0.000    0.224  
#---------------------------------------------------------------------------------------------------
Path 1374: VIOLATED (-0.160 ns) Setup Check with Pin mem_wdata_reg[27]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[27]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.080
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.237
              Slack:=   -0.160

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                 -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                 -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                 -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                 -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                     -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                 -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                     -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1245_n_21543/Z               -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC36036_FE_OFN32597_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.224  
  mem_wdata_reg[27]/SE                -      SE      R     SDFFR_X1       12  0.013   0.000    0.224  
#---------------------------------------------------------------------------------------------------
Path 1375: VIOLATED (-0.160 ns) Setup Check with Pin mem_wdata_reg[18]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[18]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.080
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.237
              Slack:=   -0.160

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                 -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                 -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                 -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                 -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                     -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                 -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                     -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1245_n_21543/Z               -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC36036_FE_OFN32597_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.224  
  mem_wdata_reg[18]/SE                -      SE      R     SDFFR_X1       12  0.013   0.000    0.224  
#---------------------------------------------------------------------------------------------------
Path 1376: VIOLATED (-0.160 ns) Setup Check with Pin mem_wdata_reg[15]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[15]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.080
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.236
              Slack:=   -0.160

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                    -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                    -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1244_n_21543/Z              -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC1795_FE_OFN32596_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.224  
  mem_wdata_reg[15]/SE               -      SE      R     SDFFR_X1       12  0.012   0.000    0.224  
#--------------------------------------------------------------------------------------------------
Path 1377: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[24][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.023
      Required Time:=    0.232
       Launch Clock:=   -0.002
          Data Path:+    0.393
              Slack:=   -0.160

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1398_n_24071/ZN  -      A->ZN   F     INV_X8         12  0.028   0.018    0.364  
  g183038/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.379  
  FE_RC_1166_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.392  
  cpuregs_reg[24][13]/D   -      D       F     DFF_X1          1  0.007   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1378: VIOLATED (-0.160 ns) Setup Check with Pin mem_wdata_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.074
      Required Time:=    0.070
       Launch Clock:=   -0.013
          Data Path:+    0.243
              Slack:=   -0.160

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN         -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  FE_OCPC1259_n_7948/ZN          -      A->ZN   R     INV_X4          3  0.024   0.023    0.116  
  FE_OCPC1260_n_7948/ZN          -      A->ZN   F     INV_X1          2  0.012   0.011    0.127  
  FE_OCPC1261_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X2          4  0.006   0.032    0.159  
  FE_OCPC1262_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X4          8  0.010   0.033    0.192  
  g84969__193362/ZN              -      A2->ZN  R     NAND2_X2        1  0.010   0.015    0.207  
  g84664__1786/ZN                -      A2->ZN  F     NAND2_X1        2  0.008   0.022    0.230  
  mem_wdata_reg[8]/D             -      D       F     SDFFR_X1        2  0.014   0.000    0.230  
#----------------------------------------------------------------------------------------------
Path 1379: VIOLATED (-0.160 ns) Setup Check with Pin mem_wordsize_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wordsize_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.096 (P)
            Arrival:=    0.137       -0.017

              Setup:-    0.029
      Required Time:=    0.108
       Launch Clock:=   -0.017
          Data Path:+    0.285
              Slack:=   -0.160

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      63  0.071       -   -0.017  
  mem_do_rinst_reg/Q     -      CK->Q   R     DFFS_X1         3  0.071   0.125    0.108  
  g192736/ZN             -      A1->ZN  F     NAND3_X4        3  0.027   0.028    0.137  
  FE_RC_1575_0/ZN        -      A1->ZN  R     NAND2_X4        1  0.016   0.018    0.154  
  FE_RC_1576_0/ZN        -      A->ZN   F     INV_X4          2  0.010   0.010    0.165  
  g164959/ZN             -      A2->ZN  R     NAND2_X4        3  0.005   0.019    0.183  
  g164722/ZN             -      A1->ZN  F     NAND2_X4        4  0.012   0.017    0.200  
  g190654/ZN             -      A1->ZN  R     NAND3_X2        5  0.010   0.024    0.224  
  g163229/ZN             -      A1->ZN  F     NAND3_X1        1  0.019   0.021    0.245  
  g191444/ZN             -      A3->ZN  R     NAND3_X1        1  0.012   0.023    0.268  
  mem_wordsize_reg[0]/D  -      D       R     DFF_X1          1  0.013   0.000    0.268  
#--------------------------------------------------------------------------------------
Path 1380: VIOLATED (-0.160 ns) Setup Check with Pin mem_wdata_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.058
      Required Time:=    0.087
       Launch Clock:=   -0.013
          Data Path:+    0.259
              Slack:=   -0.160

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  R     DFF_X1          3  0.071   0.113    0.100  
  g185161/ZN              -      A1->ZN  F     NAND2_X2        3  0.037   0.027    0.127  
  g185164/ZN              -      A->ZN   R     INV_X2          4  0.016   0.027    0.154  
  FE_OFC243_n_16589/Z     -      A->Z    R     BUF_X4         16  0.016   0.044    0.197  
  g185165/ZN              -      A1->ZN  F     NAND2_X1        1  0.025   0.019    0.217  
  g185014/ZN              -      A->ZN   R     OAI21_X1        2  0.011   0.029    0.246  
  mem_wdata_reg[23]/D     -      D       R     SDFFR_X1        2  0.034   0.000    0.246  
#---------------------------------------------------------------------------------------
Path 1381: VIOLATED (-0.160 ns) Setup Check with Pin mem_wdata_reg[12]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[12]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.080
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.237
              Slack:=   -0.160

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                    -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                    -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1244_n_21543/Z              -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC1795_FE_OFN32596_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.224  
  mem_wdata_reg[12]/SE               -      SE      R     SDFFR_X1       12  0.012   0.000    0.224  
#--------------------------------------------------------------------------------------------------
Path 1382: VIOLATED (-0.160 ns) Setup Check with Pin mem_wdata_reg[16]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[16]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.080
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.237
              Slack:=   -0.160

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                    -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                    -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1244_n_21543/Z              -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC1795_FE_OFN32596_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.224  
  mem_wdata_reg[16]/SE               -      SE      R     SDFFR_X1       12  0.012   0.000    0.224  
#--------------------------------------------------------------------------------------------------
Path 1383: VIOLATED (-0.159 ns) Setup Check with Pin mem_wdata_reg[8]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[8]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.080
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.236
              Slack:=   -0.159

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                    -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                    -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1244_n_21543/Z              -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC1795_FE_OFN32596_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.224  
  mem_wdata_reg[8]/SE                -      SE      R     SDFFR_X1       12  0.012   0.000    0.224  
#--------------------------------------------------------------------------------------------------
Path 1384: VIOLATED (-0.159 ns) Setup Check with Pin mem_wdata_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.074
      Required Time:=    0.070
       Launch Clock:=   -0.013
          Data Path:+    0.242
              Slack:=   -0.159

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN         -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  FE_OCPC1259_n_7948/ZN          -      A->ZN   R     INV_X4          3  0.024   0.023    0.116  
  FE_OCPC1260_n_7948/ZN          -      A->ZN   F     INV_X1          2  0.012   0.011    0.127  
  FE_OCPC1261_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X2          4  0.006   0.032    0.159  
  FE_OCPC1262_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X4          8  0.010   0.033    0.192  
  g84970__7114/ZN                -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.207  
  g84658__6877/ZN                -      A2->ZN  F     NAND2_X1        2  0.009   0.022    0.229  
  mem_wdata_reg[15]/D            -      D       F     SDFFR_X1        2  0.014   0.000    0.229  
#----------------------------------------------------------------------------------------------
Path 1385: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[12][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.024
      Required Time:=    0.233
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g177881/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.375  
  g177880/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.393  
  cpuregs_reg[12][12]/D   -      D       F     DFF_X1          1  0.009   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1386: VIOLATED (-0.159 ns) Setup Check with Pin mem_wdata_reg[31]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[31]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.080
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.236
              Slack:=   -0.159

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                 -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                 -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                 -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                 -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                     -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                 -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                     -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1245_n_21543/Z               -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC36036_FE_OFN32597_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.224  
  mem_wdata_reg[31]/SE                -      SE      R     SDFFR_X1       12  0.013   0.000    0.224  
#---------------------------------------------------------------------------------------------------
Path 1387: VIOLATED (-0.159 ns) Setup Check with Pin mem_wdata_reg[11]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[11]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.080
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.236
              Slack:=   -0.159

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                    -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                    -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1244_n_21543/Z              -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC1795_FE_OFN32596_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.224  
  mem_wdata_reg[11]/SE               -      SE      R     SDFFR_X1       12  0.012   0.000    0.224  
#--------------------------------------------------------------------------------------------------
Path 1388: VIOLATED (-0.159 ns) Setup Check with Pin mem_wdata_reg[10]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[10]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.080
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.236
              Slack:=   -0.159

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                    -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                    -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1244_n_21543/Z              -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC1795_FE_OFN32596_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.224  
  mem_wdata_reg[10]/SE               -      SE      R     SDFFR_X1       12  0.012   0.000    0.224  
#--------------------------------------------------------------------------------------------------
Path 1389: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[14][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.025
      Required Time:=    0.233
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g162831/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.375  
  g161600/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.392  
  cpuregs_reg[14][12]/D   -      D       F     DFF_X1          1  0.010   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1390: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[2][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.031
      Required Time:=    0.226
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g161297/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.018    0.364  
  g160873/ZN              -      A->ZN   R     OAI21_X1        1  0.014   0.021    0.385  
  cpuregs_reg[2][9]/D     -      D       R     DFF_X1          1  0.019   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 1391: VIOLATED (-0.159 ns) Setup Check with Pin decoded_imm_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.031
      Required Time:=    0.121
       Launch Clock:=   -0.011
          Data Path:+    0.291
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.137  
  FE_OCPC1187_n_32584/ZN  -      A->ZN   R     INV_X4          5  0.015   0.021    0.158  
  g190905/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.175  
  FE_RC_1555_0/ZN         -      A->ZN   R     INV_X4          7  0.010   0.021    0.195  
  FE_OCPC1792_n_1516/Z    -      A->Z    R     BUF_X2          7  0.013   0.044    0.239  
  g186490/ZN              -      A1->ZN  F     AOI22_X1        1  0.026   0.018    0.257  
  g186489/ZN              -      A->ZN   R     OAI21_X1        1  0.013   0.022    0.280  
  decoded_imm_reg[9]/D    -      D       R     DFF_X1          1  0.020   0.000    0.280  
#---------------------------------------------------------------------------------------
Path 1392: VIOLATED (-0.159 ns) Setup Check with Pin mem_wdata_reg[13]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[13]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.080
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.236
              Slack:=   -0.159

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                    -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                    -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1244_n_21543/Z              -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC1795_FE_OFN32596_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.223  
  mem_wdata_reg[13]/SE               -      SE      R     SDFFR_X1       12  0.012   0.000    0.223  
#--------------------------------------------------------------------------------------------------
Path 1393: VIOLATED (-0.159 ns) Setup Check with Pin mem_wdata_reg[9]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[9]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.145       -0.013

              Setup:-    0.080
      Required Time:=    0.065
       Launch Clock:=   -0.013
          Data Path:+    0.236
              Slack:=   -0.159

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK                -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN                -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN                -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN                -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN                    -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN                -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN                    -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1244_n_21543/Z              -      A->Z    R     BUF_X2          1  0.014   0.028    0.195  
  FE_OCPC1795_FE_OFN32596_n_21543/Z  -      A->Z    R     BUF_X8         12  0.011   0.029    0.224  
  mem_wdata_reg[9]/SE                -      SE      R     SDFFR_X1       12  0.012   0.000    0.224  
#--------------------------------------------------------------------------------------------------
Path 1394: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[13][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.025
      Required Time:=    0.233
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g162635/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.375  
  g161566/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.392  
  cpuregs_reg[13][12]/D   -      D       F     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1395: VIOLATED (-0.159 ns) Setup Check with Pin instr_slt_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) instr_slt_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.115 (P)
            Arrival:=    0.138        0.001

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=    0.001
          Data Path:+    0.266
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK      R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[28]/QN  -      CK->QN  R     SDFF_X1         2  0.071   0.115    0.116  
  g183577/ZN              -      A2->ZN  R     AND2_X4         3  0.020   0.038    0.153  
  g186678/ZN              -      A1->ZN  R     AND2_X2         1  0.011   0.031    0.184  
  g175951/ZN              -      A1->ZN  R     AND2_X4         4  0.009   0.035    0.219  
  g183530/ZN              -      A2->ZN  F     NAND2_X4        8  0.013   0.021    0.241  
  g192472/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.267  
  instr_slt_reg/D         -      D       R     DFF_X1          1  0.018   0.000    0.267  
#---------------------------------------------------------------------------------------
Path 1396: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[20][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.023
      Required Time:=    0.232
       Launch Clock:=   -0.002
          Data Path:+    0.393
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1399_n_24071/ZN  -      A->ZN   F     INV_X8         11  0.028   0.016    0.362  
  g183053/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.379  
  FE_RC_1804_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.391  
  cpuregs_reg[20][13]/D   -      D       F     DFF_X1          1  0.006   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 1397: VIOLATED (-0.159 ns) Setup Check with Pin mem_wdata_reg[2]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[2]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.086
      Required Time:=    0.052
       Launch Clock:=   -0.013
          Data Path:+    0.224
              Slack:=   -0.159

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_state_reg[1]/CK    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN    -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN    -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN    -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN        -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN    -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN        -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1243_n_21543/Z  -      A->Z    R     BUF_X2          8  0.014   0.044    0.211  
  mem_wdata_reg[2]/SE    -      SE      R     SDFF_X1         8  0.026   0.000    0.211  
#--------------------------------------------------------------------------------------
Path 1398: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[5][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.025
      Required Time:=    0.231
       Launch Clock:=   -0.002
          Data Path:+    0.392
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g161420/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.372  
  g160749/ZN              -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.390  
  cpuregs_reg[5][12]/D    -      D       F     DFF_X1          1  0.012   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 1399: VIOLATED (-0.159 ns) Setup Check with Pin mem_wdata_reg[7]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[7]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.086
      Required Time:=    0.052
       Launch Clock:=   -0.013
          Data Path:+    0.224
              Slack:=   -0.159

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_state_reg[1]/CK    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN    -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN    -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN    -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN        -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN    -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN        -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1243_n_21543/Z  -      A->Z    R     BUF_X2          8  0.014   0.044    0.211  
  mem_wdata_reg[7]/SE    -      SE      R     SDFF_X1         8  0.026   0.000    0.211  
#--------------------------------------------------------------------------------------
Path 1400: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[25][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.099 (P)
            Arrival:=    0.257       -0.014

              Setup:-    0.030
      Required Time:=    0.227
       Launch Clock:=   -0.014
          Data Path:+    0.400
              Slack:=   -0.159

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g186680/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC18_n_27838/ZN  -      A->ZN   R     INV_X16        35  0.013   0.032    0.354  
  g162673/ZN            -      A1->ZN  F     NAND2_X2        1  0.020   0.013    0.367  
  g161799/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.385  
  cpuregs_reg[25][4]/D  -      D       R     DFF_X1          1  0.016   0.000    0.385  
#-------------------------------------------------------------------------------------
Path 1401: VIOLATED (-0.159 ns) Setup Check with Pin mem_wdata_reg[4]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[4]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.086
      Required Time:=    0.052
       Launch Clock:=   -0.013
          Data Path:+    0.224
              Slack:=   -0.159

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_state_reg[1]/CK    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN    -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN    -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN    -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN        -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN    -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN        -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1243_n_21543/Z  -      A->Z    R     BUF_X2          8  0.014   0.044    0.211  
  mem_wdata_reg[4]/SE    -      SE      R     SDFF_X1         8  0.026   0.000    0.211  
#--------------------------------------------------------------------------------------
Path 1402: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[28][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.023
      Required Time:=    0.232
       Launch Clock:=   -0.002
          Data Path:+    0.393
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3328_0/ZN         -      B2->ZN  R     OAI21_X2        1  0.015   0.030    0.250  
  FE_RC_3254_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.015   0.017    0.268  
  g174796/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.023    0.290  
  g183030/ZN              -      A1->ZN  R     AND2_X4         3  0.016   0.056    0.346  
  FE_OCPC1398_n_24071/ZN  -      A->ZN   F     INV_X8         12  0.028   0.018    0.364  
  g183036/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.379  
  FE_RC_505_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.391  
  cpuregs_reg[28][13]/D   -      D       F     DFF_X1          1  0.006   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 1403: VIOLATED (-0.159 ns) Setup Check with Pin decoded_imm_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.102 (P)
            Arrival:=    0.142       -0.011

              Setup:-    0.029
      Required Time:=    0.113
       Launch Clock:=   -0.011
          Data Path:+    0.283
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190897/ZN              -      A1->ZN  F     NAND2_X2        2  0.015   0.020    0.184  
  g176554/ZN              -      A2->ZN  R     NAND3_X4        1  0.013   0.020    0.204  
  FE_OFC335_n_17175/ZN    -      A->ZN   F     INV_X4          4  0.012   0.014    0.218  
  FE_OFC337_n_17175/ZN    -      A->ZN   R     INV_X2          4  0.007   0.019    0.238  
  g179132/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.253  
  FE_RC_618_0/ZN          -      A2->ZN  R     NAND3_X1        1  0.008   0.019    0.272  
  decoded_imm_reg[1]/D    -      D       R     DFF_X1          1  0.013   0.000    0.272  
#---------------------------------------------------------------------------------------
Path 1404: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[19][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.025
      Required Time:=    0.233
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g162936/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.374  
  g161717/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.392  
  cpuregs_reg[19][12]/D   -      D       F     DFF_X1          1  0.010   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1405: VIOLATED (-0.159 ns) Setup Check with Pin instr_sltu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) instr_sltu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.115 (P)
            Arrival:=    0.138        0.001

              Setup:-    0.030
      Required Time:=    0.107
       Launch Clock:=    0.001
          Data Path:+    0.265
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK      R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[28]/QN  -      CK->QN  R     SDFF_X1         2  0.071   0.115    0.116  
  g183577/ZN              -      A2->ZN  R     AND2_X4         3  0.020   0.038    0.153  
  g186678/ZN              -      A1->ZN  R     AND2_X2         1  0.011   0.031    0.184  
  g175951/ZN              -      A1->ZN  R     AND2_X4         4  0.009   0.035    0.219  
  g183530/ZN              -      A2->ZN  F     NAND2_X4        8  0.013   0.021    0.241  
  g164710/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.266  
  instr_sltu_reg/D        -      D       R     DFF_X1          1  0.017   0.000    0.266  
#---------------------------------------------------------------------------------------
Path 1406: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[17][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.102 (P)
            Arrival:=    0.228       -0.011

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.011
          Data Path:+    0.366
              Slack:=   -0.159

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_branch_reg/CK            -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN            -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN              -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z            -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN           -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z            -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2104_FE_OFN30_n_7940/ZN   -      A->ZN   R     INV_X1          2  0.018   0.035    0.212  
  FE_RC_3469_0/ZN                  -      A2->ZN  F     NAND2_X1        1  0.023   0.028    0.239  
  FE_RC_3467_0/ZN                  -      A2->ZN  R     NAND2_X4        8  0.015   0.031    0.271  
  FE_OCPC2114_FE_OFN14_n_28737/ZN  -      A->ZN   F     INV_X2          4  0.019   0.015    0.285  
  FE_OCPC2116_FE_OFN14_n_28737/Z   -      A->Z    F     BUF_X2          9  0.008   0.037    0.323  
  g161676/ZN                       -      A2->ZN  R     OAI22_X1        1  0.013   0.032    0.354  
  cpuregs_reg[17][1]/D             -      D       R     DFF_X1          1  0.027   0.000    0.354  
#------------------------------------------------------------------------------------------------
Path 1407: VIOLATED (-0.159 ns) Setup Check with Pin decoder_pseudo_trigger_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoder_pseudo_trigger_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.100 (P)    0.101 (P)
            Arrival:=    0.136       -0.013

              Setup:-    0.028
      Required Time:=    0.107
       Launch Clock:=   -0.013
          Data Path:+    0.279
              Slack:=   -0.159

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK              -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q               -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                    -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_RC_1692_0/ZN               -      A1->ZN  F     NAND3_X4        3  0.012   0.025    0.161  
  FE_RC_1213_0/ZN               -      A2->ZN  R     NAND2_X2        4  0.016   0.032    0.193  
  FE_RC_3412_0/ZN               -      A1->ZN  F     NAND2_X2        1  0.020   0.015    0.209  
  FE_RC_3413_0/ZN               -      A->ZN   R     INV_X2          3  0.009   0.018    0.227  
  g184118/ZN                    -      A1->ZN  R     AND3_X1         1  0.011   0.039    0.266  
  decoder_pseudo_trigger_reg/D  -      D       R     DFF_X1          1  0.009   0.000    0.266  
#---------------------------------------------------------------------------------------------
Path 1408: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[20][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.222 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.025
      Required Time:=    0.234
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g192468/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.375  
  g162228/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.392  
  cpuregs_reg[20][12]/D   -      D       F     DFF_X1          1  0.010   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1409: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[16][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.218 (P)    0.099 (P)
            Arrival:=    0.254       -0.014

              Setup:-    0.031
      Required Time:=    0.223
       Launch Clock:=   -0.014
          Data Path:+    0.396
              Slack:=   -0.158

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN             -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN             -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_3233_0/ZN        -      A->ZN   R     INV_X4          4  0.019   0.024    0.241  
  FE_RC_3232_0/ZN        -      A2->ZN  R     AND2_X4         4  0.013   0.044    0.285  
  g163278/ZN             -      A1->ZN  F     NAND2_X4        2  0.018   0.023    0.308  
  FE_OCPC1983_n_5665/ZN  -      A->ZN   R     INV_X8         18  0.014   0.036    0.344  
  g162900/ZN             -      A1->ZN  F     NAND2_X1        1  0.023   0.016    0.360  
  g162163/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.021    0.382  
  cpuregs_reg[16][6]/D   -      D       R     DFF_X1          1  0.020   0.000    0.382  
#--------------------------------------------------------------------------------------
Path 1410: VIOLATED (-0.158 ns) Setup Check with Pin instr_or_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) instr_or_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.115 (P)
            Arrival:=    0.138        0.001

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=    0.001
          Data Path:+    0.265
              Slack:=   -0.158

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK      R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[28]/QN  -      CK->QN  R     SDFF_X1         2  0.071   0.115    0.116  
  g183577/ZN              -      A2->ZN  R     AND2_X4         3  0.020   0.038    0.153  
  g186678/ZN              -      A1->ZN  R     AND2_X2         1  0.011   0.031    0.184  
  g175951/ZN              -      A1->ZN  R     AND2_X4         4  0.009   0.035    0.219  
  g183530/ZN              -      A2->ZN  F     NAND2_X4        8  0.013   0.021    0.241  
  g164694/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.266  
  instr_or_reg/D          -      D       R     DFF_X1          1  0.016   0.000    0.266  
#---------------------------------------------------------------------------------------
Path 1411: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[20][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.002
          Data Path:+    0.386
              Slack:=   -0.158

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g192464/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.018    0.364  
  g162225/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.384  
  cpuregs_reg[20][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1412: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[28][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.024
      Required Time:=    0.234
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.158

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g162741/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.375  
  g161897/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.392  
  cpuregs_reg[28][12]/D   -      D       F     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1413: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[25][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.099 (P)
            Arrival:=    0.257       -0.014

              Setup:-    0.030
      Required Time:=    0.227
       Launch Clock:=   -0.014
          Data Path:+    0.399
              Slack:=   -0.158

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.030    0.267  
  g186680/ZN            -      A1->ZN  F     OR2_X4          1  0.019   0.055    0.322  
  FE_DBTC18_n_27838/ZN  -      A->ZN   R     INV_X16        35  0.013   0.032    0.353  
  g162678/ZN            -      A1->ZN  F     NAND2_X2        1  0.020   0.013    0.366  
  g161804/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.385  
  cpuregs_reg[25][9]/D  -      D       R     DFF_X1          1  0.016   0.000    0.385  
#-------------------------------------------------------------------------------------
Path 1414: VIOLATED (-0.158 ns) Setup Check with Pin mem_state_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_prefetch_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_state_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.096 (P)
            Arrival:=    0.137       -0.017

              Setup:-    0.029
      Required Time:=    0.109
       Launch Clock:=   -0.017
          Data Path:+    0.284
              Slack:=   -0.158

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.017  
  mem_do_prefetch_reg/Q   -      CK->Q   R     DFF_X1          4  0.071   0.130    0.113  
  g85066__192734/ZN       -      A2->ZN  F     NOR2_X1         1  0.035   0.018    0.131  
  FE_OCPC1442_n_34495/Z   -      A->Z    F     BUF_X4          2  0.012   0.032    0.162  
  g84790__2391/ZN         -      A1->ZN  R     NAND2_X4        3  0.008   0.014    0.177  
  g167910/ZN              -      A1->ZN  F     NAND3_X2        1  0.009   0.022    0.198  
  g180687/ZN              -      A2->ZN  R     NAND2_X4        5  0.014   0.037    0.235  
  g179141/ZN              -      A1->ZN  F     NAND2_X1        1  0.025   0.017    0.251  
  FE_RC_1450_0/ZN         -      A1->ZN  R     NAND3_X1        1  0.010   0.015    0.267  
  mem_state_reg[0]/D      -      D       R     DFF_X1          1  0.011   0.000    0.267  
#---------------------------------------------------------------------------------------
Path 1415: VIOLATED (-0.158 ns) Setup Check with Pin instr_and_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) instr_and_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.115 (P)
            Arrival:=    0.138        0.001

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=    0.001
          Data Path:+    0.265
              Slack:=   -0.158

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK      R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[28]/QN  -      CK->QN  R     SDFF_X1         2  0.071   0.115    0.116  
  g183577/ZN              -      A2->ZN  R     AND2_X4         3  0.020   0.038    0.153  
  g186678/ZN              -      A1->ZN  R     AND2_X2         1  0.011   0.031    0.184  
  g175951/ZN              -      A1->ZN  R     AND2_X4         4  0.009   0.035    0.219  
  g183530/ZN              -      A2->ZN  F     NAND2_X4        8  0.013   0.021    0.241  
  g192667/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.266  
  instr_and_reg/D         -      D       R     DFF_X1          1  0.017   0.000    0.266  
#---------------------------------------------------------------------------------------
Path 1416: VIOLATED (-0.158 ns) Setup Check with Pin count_cycle_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.150       -0.000

              Setup:-    0.029
      Required Time:=    0.121
       Launch Clock:=   -0.000
          Data Path:+    0.279
              Slack:=   -0.158

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[4]/CK                -      CK      R     (arrival)      65  0.073       -   -0.000  
  count_cycle_reg[4]/QN                -      CK->QN  F     DFF_X1          1  0.073   0.080    0.080  
  FE_OFC429_inc_add_1428_40_n_1220/ZN  -      A->ZN   R     INV_X1          2  0.012   0.017    0.097  
  FE_OFC430_inc_add_1428_40_n_1220/Z   -      A->Z    R     BUF_X1          4  0.010   0.040    0.137  
  inc_add_1428_40_g1220/ZN             -      A2->ZN  R     AND2_X1         2  0.023   0.037    0.174  
  inc_add_1428_40_g1154/ZN             -      A1->ZN  R     AND2_X1         1  0.010   0.031    0.205  
  inc_add_1428_40_g1068/ZN             -      A1->ZN  F     NAND2_X1        1  0.009   0.014    0.219  
  inc_add_1428_40_g1036/ZN             -      A->ZN   R     XNOR2_X1        1  0.008   0.029    0.248  
  g170517/ZN                           -      A1->ZN  R     AND2_X2         1  0.021   0.031    0.279  
  count_cycle_reg[7]/D                 -      D       R     DFF_X1          1  0.009   0.000    0.279  
#----------------------------------------------------------------------------------------------------
Path 1417: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[7][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.024
      Required Time:=    0.231
       Launch Clock:=   -0.002
          Data Path:+    0.391
              Slack:=   -0.158

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g161451/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.372  
  g160719/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.389  
  cpuregs_reg[7][12]/D    -      D       F     DFF_X1          1  0.008   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 1418: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[18][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.222 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.024
      Required Time:=    0.234
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.158

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g162921/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.375  
  g162198/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.392  
  cpuregs_reg[18][12]/D   -      D       F     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1419: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[21][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.222 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.024
      Required Time:=    0.234
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.158

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g162966/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.375  
  g161747/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.392  
  cpuregs_reg[21][12]/D   -      D       F     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1420: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[5][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.030
      Required Time:=    0.226
       Launch Clock:=   -0.002
          Data Path:+    0.386
              Slack:=   -0.158

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.039    0.346  
  g161417/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.017    0.363  
  g160752/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.384  
  cpuregs_reg[5][9]/D     -      D       R     DFF_X1          1  0.018   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1421: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[17][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.002
          Data Path:+    0.385
              Slack:=   -0.158

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g162888/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.017    0.364  
  g161684/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.383  
  cpuregs_reg[17][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1422: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[21][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.002
          Data Path:+    0.385
              Slack:=   -0.158

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g162963/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.017    0.364  
  g161744/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.383  
  cpuregs_reg[21][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1423: VIOLATED (-0.157 ns) Setup Check with Pin cpuregs_reg[6][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.221 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.030
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.386
              Slack:=   -0.157

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g161357/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.018    0.364  
  g160812/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.384  
  cpuregs_reg[6][9]/D     -      D       R     DFF_X1          1  0.018   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1424: VIOLATED (-0.157 ns) Setup Check with Pin cpuregs_reg[17][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.367
              Slack:=   -0.157

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK       -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN       -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN                -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN                -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN                -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN                -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN                -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN           -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  FE_OCPC1411_n_5287/Z      -      A->Z    R     BUF_X2          1  0.013   0.027    0.267  
  g176561/ZN                -      A1->ZN  F     NAND2_X4        2  0.010   0.022    0.289  
  FE_OFC290_n_17183_dup/ZN  -      A->ZN   R     INV_X8          3  0.013   0.022    0.311  
  FE_OFC294_n_17183/ZN      -      A->ZN   F     INV_X4         12  0.012   0.016    0.327  
  g162282/ZN                -      A1->ZN  R     OAI22_X1        1  0.010   0.026    0.353  
  cpuregs_reg[17][2]/D      -      D       R     DFF_X1          1  0.028   0.000    0.353  
#-----------------------------------------------------------------------------------------
Path 1425: VIOLATED (-0.157 ns) Setup Check with Pin mem_wdata_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.145       -0.013

              Setup:-    0.073
      Required Time:=    0.071
       Launch Clock:=   -0.013
          Data Path:+    0.241
              Slack:=   -0.157

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN         -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  FE_OCPC1259_n_7948/ZN          -      A->ZN   R     INV_X4          3  0.024   0.023    0.116  
  FE_OCPC1260_n_7948/ZN          -      A->ZN   F     INV_X1          2  0.012   0.011    0.127  
  FE_OCPC1261_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X2          4  0.006   0.032    0.159  
  FE_OCPC1262_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X4          8  0.010   0.033    0.192  
  g84963__2391/ZN                -      A2->ZN  R     NAND2_X2        1  0.010   0.018    0.210  
  g84663__8757/ZN                -      A2->ZN  F     NAND2_X2        2  0.010   0.018    0.228  
  mem_wdata_reg[9]/D             -      D       F     SDFFR_X1        2  0.012   0.000    0.228  
#----------------------------------------------------------------------------------------------
Path 1426: VIOLATED (-0.157 ns) Setup Check with Pin reg_pc_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_pc_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.112 (P)
            Arrival:=    0.180       -0.002

              Setup:-    0.028
      Required Time:=    0.151
       Launch Clock:=   -0.002
          Data Path:+    0.310
              Slack:=   -0.157

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.042    0.156  
  g171148/Z                      -      S->Z    F     MUX2_X1         4  0.030   0.078    0.234  
  g194043/ZN                     -      A2->ZN  R     NAND2_X1        2  0.018   0.027    0.261  
  g187391/ZN                     -      A1->ZN  R     AND2_X1         1  0.015   0.034    0.295  
  g190636/ZN                     -      B1->ZN  F     OAI21_X1        1  0.009   0.013    0.308  
  reg_pc_reg[24]/D               -      D       F     DFF_X1          1  0.019   0.000    0.308  
#----------------------------------------------------------------------------------------------
Path 1427: VIOLATED (-0.157 ns) Setup Check with Pin instr_sll_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) instr_sll_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.115 (P)
            Arrival:=    0.138        0.001

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=    0.001
          Data Path:+    0.264
              Slack:=   -0.157

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK      R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[28]/QN  -      CK->QN  R     SDFF_X1         2  0.071   0.115    0.116  
  g183577/ZN              -      A2->ZN  R     AND2_X4         3  0.020   0.038    0.153  
  g186678/ZN              -      A1->ZN  R     AND2_X2         1  0.011   0.031    0.184  
  g175951/ZN              -      A1->ZN  R     AND2_X4         4  0.009   0.035    0.219  
  g183530/ZN              -      A2->ZN  F     NAND2_X4        8  0.013   0.021    0.240  
  g191239/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.265  
  instr_sll_reg/D         -      D       R     DFF_X1          1  0.016   0.000    0.265  
#---------------------------------------------------------------------------------------
Path 1428: VIOLATED (-0.157 ns) Setup Check with Pin cpuregs_reg[14][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.367
              Slack:=   -0.157

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.259  
  g163307/ZN            -      A1->ZN  F     OR2_X4         29  0.013   0.062    0.321  
  g161589/ZN            -      A1->ZN  R     OAI22_X1        1  0.024   0.032    0.353  
  cpuregs_reg[14][3]/D  -      D       R     DFF_X1          1  0.028   0.000    0.353  
#-------------------------------------------------------------------------------------
Path 1429: VIOLATED (-0.157 ns) Setup Check with Pin cpuregs_reg[15][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.030
      Required Time:=    0.226
       Launch Clock:=   -0.002
          Data Path:+    0.385
              Slack:=   -0.157

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g162843/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.017    0.364  
  g182961/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.383  
  cpuregs_reg[15][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1430: VIOLATED (-0.157 ns) Setup Check with Pin mem_wdata_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.057
      Required Time:=    0.088
       Launch Clock:=   -0.013
          Data Path:+    0.258
              Slack:=   -0.157

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  R     DFF_X1          3  0.071   0.113    0.100  
  g185161/ZN              -      A1->ZN  F     NAND2_X2        3  0.037   0.027    0.127  
  g185164/ZN              -      A->ZN   R     INV_X2          4  0.016   0.027    0.154  
  FE_OFC243_n_16589/Z     -      A->Z    R     BUF_X4         16  0.016   0.044    0.198  
  g84747__185166/ZN       -      A1->ZN  F     NAND2_X1        1  0.025   0.020    0.218  
  g84537__1840/ZN         -      A->ZN   R     OAI21_X1        2  0.012   0.027    0.245  
  mem_wdata_reg[19]/D     -      D       R     SDFFR_X1        2  0.028   0.000    0.245  
#---------------------------------------------------------------------------------------
Path 1431: VIOLATED (-0.157 ns) Setup Check with Pin cpuregs_reg[7][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.216 (P)    0.112 (P)
            Arrival:=    0.253       -0.002

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=   -0.002
          Data Path:+    0.383
              Slack:=   -0.157

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK         -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q          -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190344/ZN   -      A1->ZN  R     AND2_X2         1  0.034   0.039    0.166  
  add_1312_30_g7093/ZN     -      A2->ZN  F     NAND2_X2        1  0.010   0.017    0.183  
  add_1312_30_g7060/ZN     -      A1->ZN  R     NOR2_X4         1  0.009   0.024    0.207  
  add_1312_30_g7058/ZN     -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.231  
  add_1312_30_g7051/ZN     -      A->ZN   R     INV_X8         12  0.013   0.023    0.254  
  add_1312_30_g181294/ZN   -      A->ZN   R     XNOR2_X2        1  0.015   0.042    0.297  
  g181292/ZN               -      B1->ZN  F     AOI21_X4        2  0.026   0.029    0.326  
  FE_DBTC8_n_22260_dup/ZN  -      A->ZN   R     INV_X8         15  0.016   0.027    0.353  
  g161454/ZN               -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.368  
  FE_RC_1971_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.381  
  cpuregs_reg[7][16]/D     -      D       R     DFF_X1          1  0.009   0.000    0.381  
#----------------------------------------------------------------------------------------
Path 1432: VIOLATED (-0.157 ns) Setup Check with Pin cpuregs_reg[28][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.030
      Required Time:=    0.226
       Launch Clock:=   -0.002
          Data Path:+    0.385
              Slack:=   -0.157

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g162738/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.018    0.364  
  g161894/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.383  
  cpuregs_reg[28][9]/D    -      D       R     DFF_X1          1  0.016   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1433: VIOLATED (-0.156 ns) Setup Check with Pin mem_wdata_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.056
      Required Time:=    0.088
       Launch Clock:=   -0.013
          Data Path:+    0.257
              Slack:=   -0.156

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  R     DFF_X1          3  0.071   0.113    0.100  
  g185161/ZN              -      A1->ZN  F     NAND2_X2        3  0.037   0.027    0.127  
  g185164/ZN              -      A->ZN   R     INV_X2          4  0.016   0.027    0.154  
  FE_OFC243_n_16589/Z     -      A->Z    R     BUF_X4         16  0.016   0.044    0.198  
  g84844__185173/ZN       -      A1->ZN  F     NAND2_X1        1  0.025   0.021    0.219  
  g84525__7118/ZN         -      A->ZN   R     OAI21_X1        2  0.012   0.026    0.245  
  mem_wdata_reg[16]/D     -      D       R     SDFFR_X1        2  0.027   0.000    0.245  
#---------------------------------------------------------------------------------------
Path 1434: VIOLATED (-0.156 ns) Setup Check with Pin cpuregs_reg[17][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.366
              Slack:=   -0.156

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK       -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN       -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN                -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN                -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN                -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN                -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN                -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN           -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  FE_OCPC1411_n_5287/Z      -      A->Z    R     BUF_X2          1  0.013   0.027    0.267  
  g176561/ZN                -      A1->ZN  F     NAND2_X4        2  0.010   0.022    0.289  
  FE_OFC290_n_17183_dup/ZN  -      A->ZN   R     INV_X8          3  0.013   0.022    0.311  
  FE_OFC294_n_17183/ZN      -      A->ZN   F     INV_X4         12  0.012   0.016    0.326  
  g161678/ZN                -      A1->ZN  R     OAI22_X1        1  0.010   0.026    0.352  
  cpuregs_reg[17][3]/D      -      D       R     DFF_X1          1  0.028   0.000    0.352  
#-----------------------------------------------------------------------------------------
Path 1435: VIOLATED (-0.156 ns) Setup Check with Pin decoded_imm_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.102 (P)
            Arrival:=    0.149       -0.011

              Setup:-    0.029
      Required Time:=    0.120
       Launch Clock:=   -0.011
          Data Path:+    0.287
              Slack:=   -0.156

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.022    0.258  
  g164103/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.018    0.276  
  decoded_imm_reg[12]/D   -      D       R     DFF_X1          1  0.010   0.000    0.276  
#---------------------------------------------------------------------------------------
Path 1436: VIOLATED (-0.156 ns) Setup Check with Pin cpuregs_reg[14][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.032
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.367
              Slack:=   -0.156

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.237  
  g174725/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.259  
  g163307/ZN            -      A1->ZN  F     OR2_X4         29  0.013   0.065    0.324  
  g162279/ZN            -      A1->ZN  R     OAI22_X2        1  0.025   0.029    0.352  
  cpuregs_reg[14][2]/D  -      D       R     DFF_X1          1  0.024   0.000    0.352  
#-------------------------------------------------------------------------------------
Path 1437: VIOLATED (-0.156 ns) Setup Check with Pin cpuregs_reg[20][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.191 (P)    0.102 (P)
            Arrival:=    0.227       -0.011

              Setup:-    0.033
      Required Time:=    0.195
       Launch Clock:=   -0.011
          Data Path:+    0.362
              Slack:=   -0.156

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_branch_reg/CK            -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN            -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN              -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z            -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN           -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z            -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2104_FE_OFN30_n_7940/ZN   -      A->ZN   R     INV_X1          2  0.018   0.035    0.212  
  FE_RC_3469_0/ZN                  -      A2->ZN  F     NAND2_X1        1  0.023   0.028    0.239  
  FE_RC_3467_0/ZN                  -      A2->ZN  R     NAND2_X4        8  0.015   0.031    0.271  
  FE_OCPC2114_FE_OFN14_n_28737/ZN  -      A->ZN   F     INV_X2          4  0.019   0.015    0.285  
  FE_OCPC2116_FE_OFN14_n_28737/Z   -      A->Z    F     BUF_X2          9  0.008   0.037    0.322  
  g192461/ZN                       -      A1->ZN  R     OAI22_X1        1  0.013   0.028    0.351  
  cpuregs_reg[20][1]/D             -      D       R     DFF_X1          1  0.029   0.000    0.351  
#------------------------------------------------------------------------------------------------
Path 1438: VIOLATED (-0.156 ns) Setup Check with Pin cpuregs_reg[21][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.191 (P)    0.102 (P)
            Arrival:=    0.227       -0.011

              Setup:-    0.033
      Required Time:=    0.195
       Launch Clock:=   -0.011
          Data Path:+    0.362
              Slack:=   -0.156

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_branch_reg/CK            -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_branch_reg/QN            -      CK->QN  F     DFF_X1          1  0.071   0.084    0.073  
  FE_OFC313_n_7940/ZN              -      A->ZN   R     INV_X2          3  0.013   0.020    0.092  
  FE_OCPC2009_n_12185/Z            -      A->Z    R     BUF_X1          1  0.011   0.027    0.119  
  FE_OCPC2038_n_12185/ZN           -      A->ZN   F     INV_X2          2  0.010   0.012    0.131  
  FE_OCPC2040_n_12185/Z            -      A->Z    F     CLKBUF_X3       5  0.006   0.046    0.176  
  FE_OCPC2104_FE_OFN30_n_7940/ZN   -      A->ZN   R     INV_X1          2  0.018   0.035    0.212  
  FE_RC_3469_0/ZN                  -      A2->ZN  F     NAND2_X1        1  0.023   0.028    0.239  
  FE_RC_3467_0/ZN                  -      A2->ZN  R     NAND2_X4        8  0.015   0.031    0.271  
  FE_OCPC2114_FE_OFN14_n_28737/ZN  -      A->ZN   F     INV_X2          4  0.019   0.015    0.285  
  FE_OCPC2116_FE_OFN14_n_28737/Z   -      A->Z    F     BUF_X2          9  0.008   0.037    0.323  
  g192917/ZN                       -      A1->ZN  R     OAI22_X1        1  0.013   0.028    0.350  
  cpuregs_reg[21][1]/D             -      D       R     DFF_X1          1  0.029   0.000    0.350  
#------------------------------------------------------------------------------------------------
Path 1439: VIOLATED (-0.156 ns) Setup Check with Pin reg_pc_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.112 (P)
            Arrival:=    0.179       -0.002

              Setup:-    0.031
      Required Time:=    0.149
       Launch Clock:=   -0.002
          Data Path:+    0.306
              Slack:=   -0.156

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8         22  0.023   0.028    0.154  
  g187820/ZN                     -      A1->ZN  F     OR2_X4          1  0.016   0.044    0.198  
  g189096/ZN                     -      A1->ZN  R     NAND2_X4        3  0.009   0.019    0.217  
  FE_OCPC1358_n_30777/Z          -      A->Z    R     BUF_X2          2  0.013   0.024    0.241  
  g189103/ZN                     -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.253  
  g192848/ZN                     -      A2->ZN  R     NAND2_X1        1  0.007   0.016    0.269  
  fopt193562/ZN                  -      A->ZN   F     INV_X1          2  0.009   0.011    0.280  
  g190663/ZN                     -      B1->ZN  R     OAI21_X1        1  0.006   0.025    0.304  
  reg_pc_reg[22]/D               -      D       R     DFF_X1          1  0.019   0.000    0.304  
#----------------------------------------------------------------------------------------------
Path 1440: VIOLATED (-0.156 ns) Setup Check with Pin cpuregs_reg[17][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.222 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.025
      Required Time:=    0.234
       Launch Clock:=   -0.002
          Data Path:+    0.391
              Slack:=   -0.156

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g162891/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.372  
  g161687/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.390  
  cpuregs_reg[17][12]/D   -      D       F     DFF_X1          1  0.009   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 1441: VIOLATED (-0.155 ns) Setup Check with Pin mem_wdata_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.056
      Required Time:=    0.088
       Launch Clock:=   -0.013
          Data Path:+    0.256
              Slack:=   -0.155

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  R     DFF_X1          3  0.071   0.113    0.100  
  g185161/ZN              -      A1->ZN  F     NAND2_X2        3  0.037   0.027    0.127  
  g185164/ZN              -      A->ZN   R     INV_X2          4  0.016   0.027    0.154  
  FE_OFC243_n_16589/Z     -      A->Z    R     BUF_X4         16  0.016   0.044    0.198  
  g84760__185167/ZN       -      A1->ZN  F     NAND2_X1        1  0.025   0.019    0.217  
  g84534__2703/ZN         -      A->ZN   R     OAI21_X1        2  0.011   0.026    0.243  
  mem_wdata_reg[22]/D     -      D       R     SDFFR_X1        2  0.028   0.000    0.243  
#---------------------------------------------------------------------------------------
Path 1442: VIOLATED (-0.155 ns) Setup Check with Pin reg_pc_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.112 (P)
            Arrival:=    0.151       -0.002

              Setup:-    0.029
      Required Time:=    0.123
       Launch Clock:=   -0.002
          Data Path:+    0.280
              Slack:=   -0.155

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.023    0.115  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8         22  0.013   0.041    0.156  
  FE_OCPC1581_FE_OFN8_n_7941/Z   -      A->Z    R     BUF_X4          4  0.030   0.031    0.187  
  g184586/ZN                     -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.200  
  g176369/ZN                     -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.215  
  g176683/ZN                     -      A1->ZN  F     NAND2_X1        1  0.010   0.017    0.232  
  g176367/ZN                     -      A1->ZN  R     NAND2_X2        3  0.010   0.019    0.251  
  g175183/ZN                     -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.265  
  FE_RC_621_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.278  
  reg_pc_reg[31]/D               -      D       R     DFF_X1          1  0.009   0.000    0.278  
#----------------------------------------------------------------------------------------------
Path 1443: VIOLATED (-0.155 ns) Setup Check with Pin decoded_imm_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.102 (P)
            Arrival:=    0.148       -0.011

              Setup:-    0.029
      Required Time:=    0.120
       Launch Clock:=   -0.011
          Data Path:+    0.286
              Slack:=   -0.155

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.022    0.258  
  g164104/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.275  
  decoded_imm_reg[13]/D   -      D       R     DFF_X1          1  0.009   0.000    0.275  
#---------------------------------------------------------------------------------------
Path 1444: VIOLATED (-0.155 ns) Setup Check with Pin mem_wdata_reg[20]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[20]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.082
      Required Time:=    0.056
       Launch Clock:=   -0.013
          Data Path:+    0.224
              Slack:=   -0.155

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_state_reg[1]/CK    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN    -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN    -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN    -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN        -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN    -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN        -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1243_n_21543/Z  -      A->Z    R     BUF_X2          8  0.014   0.044    0.211  
  mem_wdata_reg[20]/SE   -      SE      R     SDFFR_X1        8  0.026   0.000    0.211  
#--------------------------------------------------------------------------------------
Path 1445: VIOLATED (-0.155 ns) Setup Check with Pin reg_pc_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.028
      Required Time:=    0.120
       Launch Clock:=   -0.002
          Data Path:+    0.276
              Slack:=   -0.155

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1573_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          3  0.023   0.017    0.142  
  FE_OCPC1578_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8          5  0.010   0.018    0.160  
  g172144/ZN                     -      A1->ZN  F     NAND2_X4        1  0.010   0.013    0.174  
  g172143/ZN                     -      A1->ZN  R     NAND2_X4        3  0.007   0.019    0.192  
  g173071/ZN                     -      A1->ZN  F     NAND2_X4        2  0.012   0.015    0.207  
  g463/ZN                        -      A2->ZN  R     NAND2_X4        3  0.009   0.019    0.226  
  FE_OCPC1851_n_13891/Z          -      A->Z    R     BUF_X1          1  0.011   0.023    0.249  
  g189089/ZN                     -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.261  
  g179010/ZN                     -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.275  
  reg_pc_reg[4]/D                -      D       R     DFF_X1          1  0.009   0.000    0.275  
#----------------------------------------------------------------------------------------------
Path 1446: VIOLATED (-0.155 ns) Setup Check with Pin instr_add_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) instr_add_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.115 (P)
            Arrival:=    0.138        0.001

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=    0.001
          Data Path:+    0.262
              Slack:=   -0.155

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK      R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[28]/QN  -      CK->QN  R     SDFF_X1         2  0.071   0.115    0.116  
  g183577/ZN              -      A2->ZN  R     AND2_X4         3  0.020   0.038    0.153  
  g186678/ZN              -      A1->ZN  R     AND2_X2         1  0.011   0.031    0.184  
  g175951/ZN              -      A1->ZN  R     AND2_X4         4  0.009   0.035    0.219  
  g183530/ZN              -      A2->ZN  F     NAND2_X4        8  0.013   0.021    0.241  
  g189141/ZN              -      B1->ZN  R     OAI21_X2        1  0.011   0.023    0.263  
  instr_add_reg/D         -      D       R     DFF_X1          1  0.015   0.000    0.263  
#---------------------------------------------------------------------------------------
Path 1447: VIOLATED (-0.155 ns) Setup Check with Pin is_slli_srli_srai_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) is_slli_srli_srai_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.115 (P)
            Arrival:=    0.138        0.001

              Setup:-    0.030
      Required Time:=    0.107
       Launch Clock:=    0.001
          Data Path:+    0.261
              Slack:=   -0.155

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK   -      CK      R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[28]/QN   -      CK->QN  R     SDFF_X1         2  0.071   0.115    0.116  
  g183577/ZN               -      A2->ZN  R     AND2_X4         3  0.020   0.038    0.153  
  g167933/ZN               -      A1->ZN  F     NAND2_X2        1  0.011   0.017    0.170  
  g167500/ZN               -      A1->ZN  R     NOR2_X4         2  0.010   0.025    0.195  
  g166926/ZN               -      A1->ZN  F     NAND2_X2        3  0.017   0.018    0.213  
  g175950/ZN               -      A->ZN   R     INV_X1          1  0.010   0.013    0.227  
  g175949/ZN               -      A1->ZN  F     NOR2_X1         2  0.007   0.010    0.237  
  g163755/ZN               -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.262  
  is_slli_srli_srai_reg/D  -      D       R     DFF_X1          1  0.018   0.000    0.262  
#----------------------------------------------------------------------------------------
Path 1448: VIOLATED (-0.155 ns) Setup Check with Pin mem_wdata_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.075
      Required Time:=    0.070
       Launch Clock:=   -0.013
          Data Path:+    0.237
              Slack:=   -0.155

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  g185161/ZN              -      A1->ZN  R     NAND2_X2        3  0.024   0.029    0.122  
  g185164/ZN              -      A->ZN   F     INV_X2          4  0.017   0.016    0.138  
  FE_OFC243_n_16589/Z     -      A->Z    F     BUF_X4         16  0.009   0.038    0.175  
  g84751__185175/ZN       -      A1->ZN  R     NAND2_X1        1  0.014   0.024    0.199  
  FE_RC_2085_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.015   0.025    0.224  
  mem_wdata_reg[31]/D     -      D       F     SDFFR_X1        2  0.015   0.000    0.224  
#---------------------------------------------------------------------------------------
Path 1449: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[21][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.193 (P)    0.112 (P)
            Arrival:=    0.230       -0.002

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.002
          Data Path:+    0.352
              Slack:=   -0.154

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1573_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          3  0.023   0.017    0.142  
  FE_OCPC1578_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8          5  0.010   0.018    0.160  
  g187335/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.176  
  g188507/ZN                     -      A1->ZN  R     NAND2_X4        3  0.009   0.021    0.197  
  FE_OCPC1359_n_30019/Z          -      A->Z    R     BUF_X1          1  0.014   0.024    0.221  
  g173751/ZN                     -      A2->ZN  F     NAND2_X1        1  0.007   0.022    0.244  
  g173750/ZN                     -      A1->ZN  R     NAND2_X4        8  0.015   0.032    0.276  
  FE_OCPC1743_n_2044/ZN          -      A->ZN   F     INV_X1          1  0.022   0.013    0.289  
  FE_OCPC36031_n_2044/Z          -      A->Z    F     BUF_X4         14  0.009   0.034    0.323  
  g192915/ZN                     -      A1->ZN  R     OAI22_X1        1  0.012   0.027    0.351  
  cpuregs_reg[21][2]/D           -      D       R     DFF_X1          1  0.029   0.000    0.351  
#----------------------------------------------------------------------------------------------
Path 1450: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[26][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.023
      Required Time:=    0.232
       Launch Clock:=   -0.002
          Data Path:+    0.388
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g162712/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.374  
  FE_RC_1453_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.386  
  cpuregs_reg[26][12]/D   -      D       F     DFF_X1          1  0.007   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1451: VIOLATED (-0.154 ns) Setup Check with Pin latched_is_lh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) latched_is_lh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.096 (P)
            Arrival:=    0.143       -0.017

              Setup:-    0.031
      Required Time:=    0.112
       Launch Clock:=   -0.017
          Data Path:+    0.284
              Slack:=   -0.154

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.017  
  mem_do_rinst_reg/Q   -      CK->Q   R     DFFS_X1         3  0.071   0.125    0.108  
  g192736/ZN           -      A1->ZN  F     NAND3_X4        3  0.027   0.028    0.137  
  FE_RC_1575_0/ZN      -      A1->ZN  R     NAND2_X4        1  0.016   0.018    0.154  
  FE_RC_1576_0/ZN      -      A->ZN   F     INV_X4          2  0.010   0.010    0.165  
  g164959/ZN           -      A2->ZN  R     NAND2_X4        3  0.005   0.019    0.183  
  g164722/ZN           -      A1->ZN  F     NAND2_X4        4  0.012   0.017    0.200  
  g190653/ZN           -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.215  
  g163638/ZN           -      A1->ZN  F     NAND2_X1        3  0.010   0.023    0.238  
  g163063/ZN           -      B1->ZN  R     OAI21_X1        1  0.015   0.029    0.267  
  latched_is_lh_reg/D  -      D       R     DFF_X1          1  0.018   0.000    0.267  
#------------------------------------------------------------------------------------
Path 1452: VIOLATED (-0.154 ns) Setup Check with Pin mem_wdata_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.075
      Required Time:=    0.063
       Launch Clock:=   -0.013
          Data Path:+    0.230
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  g185161/ZN              -      A1->ZN  R     NAND2_X2        3  0.024   0.029    0.122  
  g185164/ZN              -      A->ZN   F     INV_X2          4  0.017   0.016    0.138  
  FE_OFC243_n_16589/Z     -      A->Z    F     BUF_X4         16  0.009   0.037    0.175  
  g84774__185178/ZN       -      A1->ZN  R     NAND2_X2        1  0.014   0.017    0.192  
  FE_RC_2084_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.010   0.025    0.217  
  mem_wdata_reg[24]/D     -      D       F     SDFFR_X1        2  0.017   0.000    0.217  
#---------------------------------------------------------------------------------------
Path 1453: VIOLATED (-0.154 ns) Setup Check with Pin mem_wdata_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.073
      Required Time:=    0.071
       Launch Clock:=   -0.013
          Data Path:+    0.238
              Slack:=   -0.154

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN         -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  FE_OCPC1259_n_7948/ZN          -      A->ZN   R     INV_X4          3  0.024   0.023    0.116  
  FE_OCPC1260_n_7948/ZN          -      A->ZN   F     INV_X1          2  0.012   0.011    0.127  
  FE_OCPC1261_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X2          4  0.006   0.032    0.159  
  FE_OCPC1262_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X4          8  0.010   0.032    0.190  
  g84964__7675/ZN                -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.206  
  g84665__5953/ZN                -      A2->ZN  F     NAND2_X1        2  0.010   0.020    0.225  
  mem_wdata_reg[10]/D            -      D       F     SDFFR_X1        2  0.012   0.000    0.225  
#----------------------------------------------------------------------------------------------
Path 1454: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[3][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.112 (P)
            Arrival:=    0.257       -0.002

              Setup:-    0.031
      Required Time:=    0.226
       Launch Clock:=   -0.002
          Data Path:+    0.382
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g161387/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.014    0.360  
  g160783/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.380  
  cpuregs_reg[3][9]/D     -      D       R     DFF_X1          1  0.020   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1455: VIOLATED (-0.154 ns) Setup Check with Pin count_cycle_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.140 (P)    0.114 (P)
            Arrival:=    0.176        0.000

              Setup:-    0.023
      Required Time:=    0.153
       Launch Clock:=    0.000
          Data Path:+    0.307
              Slack:=   -0.154

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK       -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q        -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN  -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  inc_add_1428_40_g1086/ZN    -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.169  
  inc_add_1428_40_g1081/ZN    -      A2->ZN  R     NOR2_X4         1  0.008   0.027    0.195  
  g176785/ZN                  -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.214  
  FE_DBTC14_n_17415/ZN        -      A->ZN   R     INV_X4          3  0.010   0.017    0.231  
  inc_add_1428_40_g1031/ZN    -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.245  
  inc_add_1428_40_g923/ZN     -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.282  
  g170503/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.307  
  count_cycle_reg[17]/D       -      D       F     DFF_X1          1  0.007   0.000    0.307  
#-------------------------------------------------------------------------------------------
Path 1456: VIOLATED (-0.154 ns) Setup Check with Pin instr_lh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.096 (P)    0.102 (P)
            Arrival:=    0.132       -0.011

              Setup:-    0.033
      Required Time:=    0.100
       Launch Clock:=   -0.011
          Data Path:+    0.265
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190895/ZN              -      A1->ZN  F     NAND2_X2        2  0.015   0.020    0.184  
  FE_OCPC36032_n_32595/Z  -      A->Z    F     BUF_X1          5  0.012   0.042    0.225  
  g188735/ZN              -      A1->ZN  R     OAI22_X1        1  0.014   0.028    0.253  
  instr_lh_reg/D          -      D       R     DFF_X1          1  0.029   0.000    0.253  
#---------------------------------------------------------------------------------------
Path 1457: VIOLATED (-0.154 ns) Setup Check with Pin mem_wdata_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.053
      Required Time:=    0.091
       Launch Clock:=   -0.013
          Data Path:+    0.257
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  R     DFF_X1          3  0.071   0.113    0.100  
  g185161/ZN              -      A1->ZN  F     NAND2_X2        3  0.037   0.027    0.127  
  g185164/ZN              -      A->ZN   R     INV_X2          4  0.016   0.027    0.154  
  FE_OFC243_n_16589/Z     -      A->Z    R     BUF_X4         16  0.016   0.044    0.198  
  g84758__185177/ZN       -      A1->ZN  F     NAND2_X1        1  0.025   0.025    0.223  
  g84550__2900/ZN         -      A1->ZN  R     NAND3_X2        2  0.014   0.022    0.245  
  mem_wdata_reg[30]/D     -      D       R     SDFFR_X1        2  0.014   0.000    0.245  
#---------------------------------------------------------------------------------------
Path 1458: VIOLATED (-0.153 ns) Setup Check with Pin reg_pc_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.102 (P)
            Arrival:=    0.179       -0.011

              Setup:-    0.031
      Required Time:=    0.149
       Launch Clock:=   -0.011
          Data Path:+    0.313
              Slack:=   -0.153

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.071   0.109    0.097  
  FE_RC_902_0/ZN           -      A1->ZN  R     AND2_X4         1  0.014   0.035    0.132  
  FE_RC_903_0/ZN           -      A->ZN   F     INV_X8          6  0.011   0.020    0.152  
  FE_OFC37_n_31871_dup/ZN  -      A->ZN   R     INV_X8          8  0.010   0.031    0.183  
  FE_OFC211_n_31871/Z      -      A->Z    R     BUF_X16        14  0.021   0.034    0.217  
  g188616/ZN               -      A2->ZN  F     NAND2_X4        2  0.014   0.017    0.234  
  g172350/ZN               -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.249  
  FE_OCPC1345_n_12050/Z    -      A->Z    R     BUF_X1          1  0.010   0.023    0.272  
  g172354/ZN               -      A->ZN   F     INV_X1          1  0.008   0.007    0.279  
  g190657/ZN               -      B1->ZN  R     OAI21_X1        1  0.004   0.023    0.302  
  reg_pc_reg[20]/D         -      D       R     DFF_X1          1  0.018   0.000    0.302  
#----------------------------------------------------------------------------------------
Path 1459: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[15][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.192 (P)    0.099 (P)
            Arrival:=    0.228       -0.014

              Setup:-    0.033
      Required Time:=    0.196
       Launch Clock:=   -0.014
          Data Path:+    0.363
              Slack:=   -0.153

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055_dup/ZN        -      A1->ZN  F     NAND2_X4        5  0.015   0.024    0.262  
  g163305/ZN            -      A1->ZN  F     OR2_X4         18  0.016   0.058    0.319  
  g161626/ZN            -      A1->ZN  R     OAI22_X1        1  0.020   0.030    0.349  
  cpuregs_reg[15][1]/D  -      D       R     DFF_X1          1  0.028   0.000    0.349  
#-------------------------------------------------------------------------------------
Path 1460: VIOLATED (-0.153 ns) Setup Check with Pin decoded_imm_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=   -0.011
          Data Path:+    0.287
              Slack:=   -0.153

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.137  
  FE_OCPC1187_n_32584/ZN  -      A->ZN   R     INV_X4          5  0.015   0.021    0.158  
  g190905/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.175  
  FE_RC_1555_0/ZN         -      A->ZN   R     INV_X4          7  0.010   0.021    0.195  
  FE_OCPC1792_n_1516/Z    -      A->Z    R     BUF_X2          7  0.013   0.044    0.239  
  g185337/ZN              -      B2->ZN  F     AOI21_X1        1  0.026   0.019    0.259  
  g164106/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.017    0.276  
  decoded_imm_reg[15]/D   -      D       R     DFF_X1          1  0.009   0.000    0.276  
#---------------------------------------------------------------------------------------
Path 1461: VIOLATED (-0.153 ns) Setup Check with Pin mem_wdata_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.073
      Required Time:=    0.071
       Launch Clock:=   -0.013
          Data Path:+    0.237
              Slack:=   -0.153

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN         -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  FE_OCPC1259_n_7948/ZN          -      A->ZN   R     INV_X4          3  0.024   0.023    0.116  
  FE_OCPC1260_n_7948/ZN          -      A->ZN   F     INV_X1          2  0.012   0.011    0.127  
  FE_OCPC1261_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X2          4  0.006   0.032    0.159  
  FE_OCPC1262_FE_OFN35_n_7948/Z  -      A->Z    F     BUF_X4          8  0.010   0.032    0.191  
  g84965__7118/ZN                -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.206  
  g84661__7675/ZN                -      A2->ZN  F     NAND2_X1        2  0.010   0.018    0.225  
  mem_wdata_reg[12]/D            -      D       F     SDFFR_X1        2  0.011   0.000    0.225  
#----------------------------------------------------------------------------------------------
Path 1462: VIOLATED (-0.153 ns) Setup Check with Pin is_sll_srl_sra_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) is_sll_srl_sra_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.115 (P)
            Arrival:=    0.138        0.001

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=    0.001
          Data Path:+    0.260
              Slack:=   -0.153

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK      R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[28]/QN  -      CK->QN  R     SDFF_X1         2  0.071   0.115    0.116  
  g183577/ZN              -      A2->ZN  R     AND2_X4         3  0.020   0.038    0.153  
  g167933/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.017    0.170  
  g167500/ZN              -      A1->ZN  R     NOR2_X4         2  0.010   0.025    0.195  
  g166926/ZN              -      A1->ZN  F     NAND2_X2        3  0.017   0.018    0.213  
  g175950/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.227  
  g175949/ZN              -      A1->ZN  F     NOR2_X1         2  0.007   0.010    0.237  
  g163754/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.261  
  is_sll_srl_sra_reg/D    -      D       R     DFF_X1          1  0.016   0.000    0.261  
#---------------------------------------------------------------------------------------
Path 1463: VIOLATED (-0.153 ns) Setup Check with Pin latched_is_lb_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) latched_is_lb_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.096 (P)
            Arrival:=    0.143       -0.017

              Setup:-    0.030
      Required Time:=    0.112
       Launch Clock:=   -0.017
          Data Path:+    0.283
              Slack:=   -0.153

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.017  
  mem_do_rinst_reg/Q   -      CK->Q   R     DFFS_X1         3  0.071   0.125    0.108  
  g192736/ZN           -      A1->ZN  F     NAND3_X4        3  0.027   0.028    0.137  
  FE_RC_1575_0/ZN      -      A1->ZN  R     NAND2_X4        1  0.016   0.018    0.154  
  FE_RC_1576_0/ZN      -      A->ZN   F     INV_X4          2  0.010   0.010    0.165  
  g164959/ZN           -      A2->ZN  R     NAND2_X4        3  0.005   0.019    0.183  
  g164722/ZN           -      A1->ZN  F     NAND2_X4        4  0.012   0.017    0.200  
  g190653/ZN           -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.215  
  g163638/ZN           -      A1->ZN  F     NAND2_X1        3  0.010   0.023    0.238  
  g163062/ZN           -      B1->ZN  R     OAI21_X1        1  0.015   0.028    0.266  
  latched_is_lb_reg/D  -      D       R     DFF_X1          1  0.017   0.000    0.266  
#------------------------------------------------------------------------------------
Path 1464: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[15][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.218 (P)    0.099 (P)
            Arrival:=    0.254       -0.014

              Setup:-    0.030
      Required Time:=    0.224
       Launch Clock:=   -0.014
          Data Path:+    0.391
              Slack:=   -0.153

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN             -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN             -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN   -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.019    0.257  
  g186705/ZN             -      A1->ZN  F     OR2_X4          2  0.012   0.052    0.309  
  FE_OCPC978_n_27863/ZN  -      A->ZN   R     INV_X16        34  0.013   0.033    0.342  
  g182949/ZN             -      A1->ZN  F     NAND2_X1        1  0.023   0.016    0.358  
  g182948/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.377  
  cpuregs_reg[15][6]/D   -      D       R     DFF_X1          1  0.017   0.000    0.377  
#--------------------------------------------------------------------------------------
Path 1465: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[15][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.099 (P)
            Arrival:=    0.256       -0.014

              Setup:-    0.030
      Required Time:=    0.226
       Launch Clock:=   -0.014
          Data Path:+    0.393
              Slack:=   -0.153

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN             -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN             -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN             -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN             -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN   -      A->ZN   R     INV_X8          7  0.012   0.024    0.238  
  g173055/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.019    0.257  
  g186705/ZN             -      A1->ZN  F     OR2_X4          2  0.012   0.052    0.309  
  FE_OCPC978_n_27863/ZN  -      A->ZN   R     INV_X16        34  0.013   0.034    0.343  
  g162838/ZN             -      A1->ZN  F     NAND2_X1        1  0.023   0.016    0.359  
  g182964/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.378  
  cpuregs_reg[15][4]/D   -      D       R     DFF_X1          1  0.017   0.000    0.378  
#--------------------------------------------------------------------------------------
Path 1466: VIOLATED (-0.153 ns) Setup Check with Pin mem_wdata_reg[1]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[1]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.145       -0.013

              Setup:-    0.086
      Required Time:=    0.059
       Launch Clock:=   -0.013
          Data Path:+    0.224
              Slack:=   -0.153

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_state_reg[1]/CK    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN    -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN    -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN    -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN        -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN    -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN        -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1243_n_21543/Z  -      A->Z    R     BUF_X2          8  0.014   0.045    0.211  
  mem_wdata_reg[1]/SE    -      SE      R     SDFF_X1         8  0.026   0.000    0.211  
#--------------------------------------------------------------------------------------
Path 1467: VIOLATED (-0.153 ns) Setup Check with Pin mem_wdata_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.056
      Required Time:=    0.089
       Launch Clock:=   -0.013
          Data Path:+    0.255
              Slack:=   -0.153

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  R     DFF_X1          3  0.071   0.113    0.100  
  g185161/ZN              -      A1->ZN  F     NAND2_X2        3  0.037   0.027    0.127  
  g185164/ZN              -      A->ZN   R     INV_X2          4  0.016   0.027    0.154  
  FE_OFC243_n_16589/Z     -      A->Z    R     BUF_X4         16  0.016   0.044    0.198  
  g84848__185172/ZN       -      A1->ZN  F     NAND2_X1        1  0.025   0.020    0.217  
  g84535__5795/ZN         -      A->ZN   R     OAI21_X1        2  0.012   0.024    0.242  
  mem_wdata_reg[21]/D     -      D       R     SDFFR_X1        2  0.024   0.000    0.242  
#---------------------------------------------------------------------------------------
Path 1468: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[3][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.024
      Required Time:=    0.232
       Launch Clock:=   -0.002
          Data Path:+    0.387
              Slack:=   -0.153

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g161390/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.372  
  FE_RC_3497_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.014   0.013    0.385  
  cpuregs_reg[3][12]/D    -      D       F     DFF_X1          1  0.007   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 1469: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[21][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.218 (P)    0.099 (P)
            Arrival:=    0.254       -0.014

              Setup:-    0.030
      Required Time:=    0.224
       Launch Clock:=   -0.014
          Data Path:+    0.391
              Slack:=   -0.153

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN       -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_RC_1329_0_dup/ZN   -      A1->ZN  F     OR2_X4          2  0.013   0.055    0.316  
  FE_OFC74_n_5563/ZN    -      A->ZN   R     INV_X16        25  0.014   0.027    0.343  
  g162960/ZN            -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.358  
  g161741/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.377  
  cpuregs_reg[21][6]/D  -      D       R     DFF_X1          1  0.016   0.000    0.377  
#-------------------------------------------------------------------------------------
Path 1470: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[21][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.099 (P)
            Arrival:=    0.255       -0.014

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.014
          Data Path:+    0.392
              Slack:=   -0.153

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173058/ZN            -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.187  
  g178725/ZN            -      A1->ZN  F     NAND3_X2        2  0.015   0.030    0.217  
  FE_RC_1380_0/ZN       -      A->ZN   R     INV_X2          2  0.019   0.024    0.240  
  g106/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.021    0.262  
  FE_RC_1329_0_dup/ZN   -      A1->ZN  F     OR2_X4          2  0.013   0.055    0.316  
  FE_OFC74_n_5563/ZN    -      A->ZN   R     INV_X16        25  0.014   0.028    0.344  
  g162958/ZN            -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.359  
  g161739/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.378  
  cpuregs_reg[21][4]/D  -      D       R     DFF_X1          1  0.017   0.000    0.378  
#-------------------------------------------------------------------------------------
Path 1471: VIOLATED (-0.153 ns) Setup Check with Pin mem_wdata_reg[3]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[3]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.145       -0.013

              Setup:-    0.086
      Required Time:=    0.059
       Launch Clock:=   -0.013
          Data Path:+    0.224
              Slack:=   -0.153

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_state_reg[1]/CK    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN    -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN    -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN    -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN        -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN    -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN        -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1243_n_21543/Z  -      A->Z    R     BUF_X2          8  0.014   0.044    0.211  
  mem_wdata_reg[3]/SE    -      SE      R     SDFF_X1         8  0.026   0.000    0.211  
#--------------------------------------------------------------------------------------
Path 1472: VIOLATED (-0.152 ns) Setup Check with Pin latched_is_lu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) latched_is_lu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.106 (P)    0.096 (P)
            Arrival:=    0.143       -0.017

              Setup:-    0.030
      Required Time:=    0.113
       Launch Clock:=   -0.017
          Data Path:+    0.282
              Slack:=   -0.152

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.017  
  mem_do_rinst_reg/Q   -      CK->Q   R     DFFS_X1         3  0.071   0.125    0.108  
  g192736/ZN           -      A1->ZN  F     NAND3_X4        3  0.027   0.028    0.137  
  FE_RC_1575_0/ZN      -      A1->ZN  R     NAND2_X4        1  0.016   0.018    0.154  
  FE_RC_1576_0/ZN      -      A->ZN   F     INV_X4          2  0.010   0.010    0.165  
  g164959/ZN           -      A2->ZN  R     NAND2_X4        3  0.005   0.019    0.183  
  g164722/ZN           -      A1->ZN  F     NAND2_X4        4  0.012   0.017    0.200  
  g190653/ZN           -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.215  
  g163638/ZN           -      A1->ZN  F     NAND2_X1        3  0.010   0.023    0.238  
  g163064/ZN           -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.265  
  latched_is_lu_reg/D  -      D       R     DFF_X1          1  0.017   0.000    0.265  
#------------------------------------------------------------------------------------
Path 1473: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[17][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.218 (P)    0.112 (P)
            Arrival:=    0.254       -0.002

              Setup:-    0.030
      Required Time:=    0.224
       Launch Clock:=   -0.002
          Data Path:+    0.378
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7047/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.021    0.221  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.013   0.044    0.265  
  FE_RC_495_0/ZN          -      A1->ZN  F     AOI22_X2        1  0.029   0.030    0.295  
  g178062/ZN              -      A->ZN   R     INV_X8         31  0.020   0.044    0.339  
  g162885/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.018    0.357  
  g161681/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.376  
  cpuregs_reg[17][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1474: VIOLATED (-0.152 ns) Setup Check with Pin decoded_imm_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.028
      Required Time:=    0.123
       Launch Clock:=   -0.011
          Data Path:+    0.286
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.184  
  g167984_dup/ZN          -      A2->ZN  F     AND2_X2         1  0.012   0.033    0.217  
  g181386/ZN              -      A2->ZN  R     NAND2_X4        3  0.007   0.019    0.236  
  g193783/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.023    0.259  
  g164105/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.275  
  decoded_imm_reg[14]/D   -      D       R     DFF_X1          1  0.009   0.000    0.275  
#---------------------------------------------------------------------------------------
Path 1475: VIOLATED (-0.152 ns) Setup Check with Pin instr_lbu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lbu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.096 (P)    0.102 (P)
            Arrival:=    0.133       -0.011

              Setup:-    0.033
      Required Time:=    0.100
       Launch Clock:=   -0.011
          Data Path:+    0.263
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190895/ZN              -      A1->ZN  F     NAND2_X2        2  0.015   0.020    0.184  
  FE_OCPC36032_n_32595/Z  -      A->Z    F     BUF_X1          5  0.012   0.042    0.225  
  g190913/ZN              -      A1->ZN  R     OAI22_X1        1  0.014   0.027    0.252  
  instr_lbu_reg/D         -      D       R     DFF_X1          1  0.028   0.000    0.252  
#---------------------------------------------------------------------------------------
Path 1476: VIOLATED (-0.152 ns) Setup Check with Pin instr_lw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.096 (P)    0.102 (P)
            Arrival:=    0.133       -0.011

              Setup:-    0.033
      Required Time:=    0.100
       Launch Clock:=   -0.011
          Data Path:+    0.263
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190895/ZN              -      A1->ZN  F     NAND2_X2        2  0.015   0.020    0.184  
  FE_OCPC36032_n_32595/Z  -      A->Z    F     BUF_X1          5  0.012   0.042    0.225  
  g190894/ZN              -      A1->ZN  R     OAI22_X1        1  0.014   0.027    0.252  
  instr_lw_reg/D          -      D       R     DFF_X1          1  0.028   0.000    0.252  
#---------------------------------------------------------------------------------------
Path 1477: VIOLATED (-0.152 ns) Setup Check with Pin reg_pc_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.030
      Required Time:=    0.119
       Launch Clock:=   -0.002
          Data Path:+    0.272
              Slack:=   -0.152

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1573_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X4          3  0.023   0.017    0.142  
  FE_OCPC1578_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8          5  0.010   0.018    0.160  
  g173305/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.177  
  g173304/ZN                     -      A1->ZN  R     NAND2_X4        3  0.009   0.022    0.199  
  g187589/ZN                     -      A2->ZN  F     NAND2_X4        3  0.015   0.017    0.216  
  FE_RC_671_0/ZN                 -      A2->ZN  F     AND2_X2         1  0.011   0.033    0.249  
  g190641/ZN                     -      B1->ZN  R     OAI21_X2        1  0.007   0.021    0.270  
  reg_pc_reg[10]/D               -      D       R     DFF_X1          1  0.014   0.000    0.270  
#----------------------------------------------------------------------------------------------
Path 1478: VIOLATED (-0.152 ns) Setup Check with Pin reg_pc_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.112 (P)
            Arrival:=    0.151       -0.002

              Setup:-    0.031
      Required Time:=    0.120
       Launch Clock:=   -0.002
          Data Path:+    0.273
              Slack:=   -0.152

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8         22  0.023   0.027    0.153  
  FE_OCPC1580_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X8          5  0.016   0.023    0.176  
  g172922/ZN                     -      A1->ZN  F     NAND2_X4        2  0.012   0.016    0.193  
  g172921_dup/ZN                 -      A1->ZN  R     NAND2_X4        1  0.009   0.016    0.208  
  g190141/ZN                     -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.223  
  g190140/ZN                     -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.238  
  fopt191301/ZN                  -      A->ZN   F     INV_X1          2  0.010   0.011    0.249  
  g190639/ZN                     -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.272  
  reg_pc_reg[16]/D               -      D       R     DFF_X1          1  0.018   0.000    0.272  
#----------------------------------------------------------------------------------------------
Path 1479: VIOLATED (-0.152 ns) Setup Check with Pin instr_rdcycle_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdcycle_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.150       -0.011

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=   -0.011
          Data Path:+    0.283
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.137  
  FE_OCPC1187_n_32584/ZN  -      A->ZN   R     INV_X4          5  0.015   0.020    0.158  
  g190893/ZN              -      A1->ZN  R     AND4_X2         1  0.011   0.055    0.212  
  g181539/ZN              -      A1->ZN  F     NAND3_X4        3  0.016   0.030    0.243  
  g163752/ZN              -      B1->ZN  R     OAI21_X1        1  0.019   0.029    0.272  
  instr_rdcycle_reg/D     -      D       R     DFF_X1          1  0.017   0.000    0.272  
#---------------------------------------------------------------------------------------
Path 1480: VIOLATED (-0.152 ns) Setup Check with Pin instr_rdcycleh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdcycleh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.150       -0.011

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=   -0.011
          Data Path:+    0.283
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.137  
  FE_OCPC1187_n_32584/ZN  -      A->ZN   R     INV_X4          5  0.015   0.020    0.158  
  g190893/ZN              -      A1->ZN  R     AND4_X2         1  0.011   0.055    0.212  
  g181539/ZN              -      A1->ZN  F     NAND3_X4        3  0.016   0.030    0.243  
  g163753/ZN              -      B1->ZN  R     OAI21_X1        1  0.019   0.029    0.271  
  instr_rdcycleh_reg/D    -      D       R     DFF_X1          1  0.017   0.000    0.271  
#---------------------------------------------------------------------------------------
Path 1481: VIOLATED (-0.152 ns) Setup Check with Pin instr_lhu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lhu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.096 (P)    0.102 (P)
            Arrival:=    0.133       -0.011

              Setup:-    0.031
      Required Time:=    0.102
       Launch Clock:=   -0.011
          Data Path:+    0.265
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190895/ZN              -      A1->ZN  F     NAND2_X2        2  0.015   0.020    0.184  
  FE_OCPC36032_n_32595/Z  -      A->Z    F     BUF_X1          5  0.012   0.042    0.225  
  g166898/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.028    0.254  
  instr_lhu_reg/D         -      D       R     DFF_X1          1  0.018   0.000    0.254  
#---------------------------------------------------------------------------------------
Path 1482: VIOLATED (-0.151 ns) Setup Check with Pin reg_pc_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.102 (P)
            Arrival:=    0.180       -0.011

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.011
          Data Path:+    0.313
              Slack:=   -0.151

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.071   0.109    0.097  
  FE_RC_902_0/ZN           -      A1->ZN  R     AND2_X4         1  0.014   0.035    0.132  
  FE_RC_903_0/ZN           -      A->ZN   F     INV_X8          6  0.011   0.020    0.152  
  FE_OFC37_n_31871_dup/ZN  -      A->ZN   R     INV_X8          8  0.010   0.031    0.183  
  FE_OFC211_n_31871/Z      -      A->Z    R     BUF_X16        14  0.021   0.036    0.219  
  g194030/ZN               -      A1->ZN  F     NAND2_X4        1  0.014   0.014    0.233  
  g181344/ZN               -      A1->ZN  R     NAND2_X4        3  0.009   0.015    0.249  
  FE_OCPC1931_n_22323/Z    -      A->Z    R     BUF_X1          1  0.010   0.023    0.272  
  fopt181343/ZN            -      A->ZN   F     INV_X1          1  0.007   0.010    0.282  
  g192854/ZN               -      B1->ZN  R     OAI21_X2        1  0.005   0.020    0.301  
  reg_pc_reg[27]/D         -      D       R     DFF_X1          1  0.015   0.000    0.301  
#----------------------------------------------------------------------------------------
Path 1483: VIOLATED (-0.151 ns) Setup Check with Pin reg_pc_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.111 (P)    0.102 (P)
            Arrival:=    0.148       -0.011

              Setup:-    0.030
      Required Time:=    0.118
       Launch Clock:=   -0.011
          Data Path:+    0.280
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.071   0.106    0.095  
  g188308/ZN              -      A1->ZN  F     NAND2_X2        2  0.011   0.020    0.115  
  FE_OCPC2120_n_29819/ZN  -      A->ZN   R     INV_X2          5  0.012   0.031    0.146  
  FE_OCPC2123_n_29819/Z   -      A->Z    R     BUF_X2          3  0.022   0.039    0.185  
  FE_OFC299_n_29819/Z     -      A->Z    R     BUF_X2          8  0.019   0.046    0.231  
  g185152/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.019    0.250  
  g167496/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.269  
  reg_pc_reg[5]/D         -      D       R     DFF_X1          1  0.017   0.000    0.269  
#---------------------------------------------------------------------------------------
Path 1484: VIOLATED (-0.151 ns) Setup Check with Pin count_instr_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.102 (P)
            Arrival:=    0.156       -0.011

              Setup:-    0.059
      Required Time:=    0.097
       Launch Clock:=   -0.011
          Data Path:+    0.259
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.071   0.106    0.095  
  g188308/ZN              -      A1->ZN  F     NAND2_X2        2  0.011   0.020    0.115  
  FE_OCPC2120_n_29819/ZN  -      A->ZN   R     INV_X2          5  0.012   0.031    0.146  
  g190408/ZN              -      A1->ZN  F     NAND2_X2        2  0.022   0.027    0.173  
  FE_OCPC1764_n_32097/ZN  -      A->ZN   R     INV_X4          3  0.015   0.025    0.198  
  FE_OCPC1770_n_32097/ZN  -      A->ZN   F     INV_X8         14  0.014   0.026    0.224  
  FE_OCPC1798_n_35437/ZN  -      A->ZN   R     INV_X4          4  0.017   0.024    0.248  
  count_instr_reg[0]/D    -      D       R     SDFF_X1         4  0.013   0.000    0.248  
#---------------------------------------------------------------------------------------
Path 1485: VIOLATED (-0.151 ns) Setup Check with Pin mem_wdata_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.074
      Required Time:=    0.064
       Launch Clock:=   -0.013
          Data Path:+    0.228
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  g185161/ZN              -      A1->ZN  R     NAND2_X2        3  0.024   0.029    0.122  
  g185164/ZN              -      A->ZN   F     INV_X2          4  0.017   0.016    0.138  
  FE_OFC243_n_16589/Z     -      A->Z    F     BUF_X4         16  0.009   0.035    0.173  
  g84776__185180/ZN       -      A1->ZN  R     NAND2_X2        1  0.013   0.018    0.191  
  g84554__8757/ZN         -      A1->ZN  F     NAND3_X2        2  0.011   0.024    0.215  
  mem_wdata_reg[26]/D     -      D       F     SDFFR_X1        2  0.015   0.000    0.215  
#---------------------------------------------------------------------------------------
Path 1486: VIOLATED (-0.151 ns) Setup Check with Pin decoded_imm_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=   -0.011
          Data Path:+    0.285
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.137  
  FE_OCPC1187_n_32584/ZN  -      A->ZN   R     INV_X4          5  0.015   0.021    0.158  
  g190905/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.175  
  FE_RC_1555_0/ZN         -      A->ZN   R     INV_X4          7  0.010   0.021    0.196  
  FE_OCPC1793_n_1516/ZN   -      A->ZN   F     INV_X1          5  0.013   0.022    0.218  
  g167665/ZN              -      A1->ZN  R     NOR2_X2         1  0.013   0.025    0.243  
  g166822/ZN              -      A2->ZN  F     NOR2_X2         1  0.016   0.012    0.254  
  g164102/ZN              -      A2->ZN  R     NAND2_X2        1  0.010   0.019    0.273  
  decoded_imm_reg[11]/D   -      D       R     DFF_X1          1  0.011   0.000    0.273  
#---------------------------------------------------------------------------------------
Path 1487: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[4][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.218 (P)    0.099 (P)
            Arrival:=    0.255       -0.014

              Setup:-    0.023
      Required Time:=    0.231
       Launch Clock:=   -0.014
          Data Path:+    0.397
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN    -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN              -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903/ZN           -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g186661/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.280  
  FE_OCPC1401_n_27819/ZN  -      A->ZN   R     INV_X8          3  0.009   0.019    0.299  
  FE_OCPC1403_n_27819/ZN  -      A->ZN   F     INV_X4          2  0.012   0.011    0.309  
  FE_OCPC1405_n_27819/ZN  -      A->ZN   R     INV_X4          9  0.006   0.026    0.335  
  FE_OCPC1410_n_27819/ZN  -      A->ZN   F     INV_X1          2  0.019   0.019    0.354  
  FE_RC_572_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.369  
  FE_RC_571_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.009   0.013    0.382  
  cpuregs_reg[4][6]/D     -      D       F     DFF_X1          1  0.007   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1488: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[24][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.222 (P)    0.112 (P)
            Arrival:=    0.258       -0.002

              Setup:-    0.023
      Required Time:=    0.235
       Launch Clock:=   -0.002
          Data Path:+    0.388
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184221/ZN  -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.258  
  FE_RC_1417_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.276  
  FE_RC_1415_0/ZN         -      B2->ZN  F     AOI21_X2        1  0.011   0.018    0.294  
  FE_RC_1414_0/ZN         -      B1->ZN  R     AOI21_X4        1  0.010   0.034    0.328  
  FE_OCPC1045_n_1860/ZN   -      A->ZN   F     INV_X8         31  0.028   0.026    0.354  
  g162666/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.374  
  FE_RC_2023_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.386  
  cpuregs_reg[24][12]/D   -      D       F     DFF_X1          1  0.006   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1489: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[24][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.256       -0.002

              Setup:-    0.028
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.380
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          4  0.070   0.126    0.124  
  add_1312_30_g184216/ZN  -      A1->ZN  R     AND2_X4         3  0.031   0.039    0.164  
  FE_OCPC1959_n_25290/Z   -      A->Z    R     BUF_X2          3  0.011   0.031    0.195  
  FE_RC_3253_0/ZN         -      A1->ZN  F     NAND3_X4        3  0.015   0.025    0.220  
  FE_RC_3260_0/ZN         -      A->ZN   R     INV_X4          6  0.015   0.021    0.241  
  add_1312_30_g184226/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.015    0.256  
  FE_RC_1249_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.030    0.285  
  FE_RC_1245_0/ZN         -      B2->ZN  F     AOI21_X4        1  0.022   0.021    0.306  
  fopt176223/ZN           -      A->ZN   R     INV_X8         31  0.013   0.040    0.346  
  g162663/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.018    0.365  
  FE_RC_2057_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.378  
  cpuregs_reg[24][9]/D    -      D       R     DFF_X1          1  0.008   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1490: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[20][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.002
          Data Path:+    0.377
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7047/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.021    0.221  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.013   0.044    0.265  
  FE_RC_495_0/ZN          -      A1->ZN  F     AOI22_X2        1  0.029   0.030    0.295  
  g178062/ZN              -      A->ZN   R     INV_X8         31  0.020   0.043    0.338  
  g162945/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.017    0.356  
  g162222/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.375  
  cpuregs_reg[20][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1491: VIOLATED (-0.151 ns) Setup Check with Pin mem_wdata_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.075
      Required Time:=    0.070
       Launch Clock:=   -0.013
          Data Path:+    0.233
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          3  0.071   0.105    0.092  
  g185161/ZN              -      A1->ZN  R     NAND2_X2        3  0.024   0.029    0.122  
  g185164/ZN              -      A->ZN   F     INV_X2          4  0.017   0.016    0.138  
  FE_OFC243_n_16589/Z     -      A->Z    F     BUF_X4         16  0.009   0.037    0.175  
  g84772__185179/ZN       -      A1->ZN  R     NAND2_X1        1  0.014   0.020    0.195  
  g84553__7118/ZN         -      A1->ZN  F     NAND3_X2        2  0.013   0.025    0.220  
  mem_wdata_reg[27]/D     -      D       F     SDFFR_X1        2  0.015   0.000    0.220  
#---------------------------------------------------------------------------------------
Path 1492: VIOLATED (-0.150 ns) Setup Check with Pin reg_pc_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.102 (P)
            Arrival:=    0.180       -0.011

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.011
          Data Path:+    0.311
              Slack:=   -0.150

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.071   0.109    0.097  
  FE_RC_902_0/ZN           -      A1->ZN  R     AND2_X4         1  0.014   0.035    0.132  
  FE_RC_903_0/ZN           -      A->ZN   F     INV_X8          6  0.011   0.020    0.152  
  FE_OFC37_n_31871_dup/ZN  -      A->ZN   R     INV_X8          8  0.010   0.031    0.183  
  FE_OFC211_n_31871/Z      -      A->Z    R     BUF_X16        14  0.021   0.035    0.218  
  g83909__183129_dup/ZN    -      A2->ZN  F     NAND2_X4        1  0.014   0.015    0.233  
  g173317/ZN               -      A1->ZN  R     NAND2_X4        2  0.013   0.018    0.251  
  FE_OCPC1940_n_13243/Z    -      A->Z    R     BUF_X2          1  0.011   0.021    0.272  
  g172580/ZN               -      A->ZN   F     INV_X1          1  0.006   0.009    0.280  
  FE_RC_1567_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.004   0.020    0.300  
  reg_pc_reg[23]/D         -      D       R     DFF_X1          1  0.015   0.000    0.300  
#----------------------------------------------------------------------------------------
Path 1493: VIOLATED (-0.150 ns) Setup Check with Pin reg_pc_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.102 (P)
            Arrival:=    0.148       -0.011

              Setup:-    0.030
      Required Time:=    0.118
       Launch Clock:=   -0.011
          Data Path:+    0.279
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.071   0.106    0.095  
  g188308/ZN              -      A1->ZN  F     NAND2_X2        2  0.011   0.020    0.115  
  FE_OCPC2120_n_29819/ZN  -      A->ZN   R     INV_X2          5  0.012   0.031    0.146  
  FE_OCPC2123_n_29819/Z   -      A->Z    R     BUF_X2          3  0.022   0.039    0.185  
  FE_OFC299_n_29819/Z     -      A->Z    R     BUF_X2          8  0.019   0.047    0.232  
  g189087/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.249  
  g180579/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.268  
  reg_pc_reg[3]/D         -      D       R     DFF_X1          1  0.018   0.000    0.268  
#---------------------------------------------------------------------------------------
Path 1494: VIOLATED (-0.150 ns) Setup Check with Pin decoded_imm_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.102 (P)
            Arrival:=    0.149       -0.011

              Setup:-    0.029
      Required Time:=    0.120
       Launch Clock:=   -0.011
          Data Path:+    0.281
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.137  
  FE_OCPC1187_n_32584/ZN  -      A->ZN   R     INV_X4          5  0.015   0.021    0.158  
  g190905/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.175  
  FE_RC_1555_0/ZN         -      A->ZN   R     INV_X4          7  0.010   0.021    0.196  
  FE_OCPC1793_n_1516/ZN   -      A->ZN   F     INV_X1          5  0.013   0.022    0.218  
  g186298/ZN              -      A1->ZN  R     NOR2_X1         1  0.013   0.027    0.245  
  g167473/ZN              -      A1->ZN  F     NOR2_X1         1  0.018   0.011    0.255  
  FE_RC_620_0/ZN          -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.270  
  decoded_imm_reg[4]/D    -      D       R     DFF_X1          1  0.011   0.000    0.270  
#---------------------------------------------------------------------------------------
Path 1495: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[6][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.218 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.030
      Required Time:=    0.224
       Launch Clock:=   -0.002
          Data Path:+    0.376
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7047/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.021    0.221  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.013   0.044    0.265  
  FE_RC_495_0/ZN          -      A1->ZN  F     AOI22_X2        1  0.029   0.030    0.295  
  g178062/ZN              -      A->ZN   R     INV_X8         31  0.020   0.042    0.337  
  g161354/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.354  
  g160815/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.374  
  cpuregs_reg[6][6]/D     -      D       R     DFF_X1          1  0.018   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1496: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[3][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.031
      Required Time:=    0.225
       Launch Clock:=   -0.002
          Data Path:+    0.376
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7047/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.021    0.221  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.013   0.044    0.265  
  FE_RC_495_0/ZN          -      A1->ZN  F     AOI22_X2        1  0.029   0.030    0.295  
  g178062/ZN              -      A->ZN   R     INV_X8         31  0.020   0.042    0.337  
  g161384/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.354  
  g160785/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.374  
  cpuregs_reg[3][6]/D     -      D       R     DFF_X1          1  0.019   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1497: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[2][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.218 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.031
      Required Time:=    0.224
       Launch Clock:=   -0.002
          Data Path:+    0.376
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7047/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.021    0.221  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.013   0.044    0.265  
  FE_RC_495_0/ZN          -      A1->ZN  F     AOI22_X2        1  0.029   0.030    0.295  
  g178062/ZN              -      A->ZN   R     INV_X8         31  0.020   0.042    0.337  
  g161294/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.354  
  g160875/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.374  
  cpuregs_reg[2][6]/D     -      D       R     DFF_X1          1  0.019   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1498: VIOLATED (-0.150 ns) Setup Check with Pin decoded_imm_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.102 (P)
            Arrival:=    0.149       -0.011

              Setup:-    0.029
      Required Time:=    0.120
       Launch Clock:=   -0.011
          Data Path:+    0.281
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190897/ZN              -      A1->ZN  F     NAND2_X2        2  0.015   0.020    0.184  
  g176554/ZN              -      A2->ZN  R     NAND3_X4        1  0.013   0.020    0.204  
  FE_OFC335_n_17175/ZN    -      A->ZN   F     INV_X4          4  0.012   0.014    0.218  
  FE_OFC337_n_17175/ZN    -      A->ZN   R     INV_X2          4  0.007   0.019    0.238  
  g179125/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.251  
  FE_RC_623_0/ZN          -      A2->ZN  R     NAND3_X1        1  0.010   0.018    0.270  
  decoded_imm_reg[3]/D    -      D       R     DFF_X1          1  0.011   0.000    0.270  
#---------------------------------------------------------------------------------------
Path 1499: VIOLATED (-0.149 ns) Setup Check with Pin mem_wdata_reg[19]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[19]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.082
      Required Time:=    0.062
       Launch Clock:=   -0.013
          Data Path:+    0.224
              Slack:=   -0.149

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_state_reg[1]/CK    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN    -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN    -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN    -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN        -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN    -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN        -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1243_n_21543/Z  -      A->Z    R     BUF_X2          8  0.014   0.045    0.212  
  mem_wdata_reg[19]/SE   -      SE      R     SDFFR_X1        8  0.026   0.000    0.212  
#--------------------------------------------------------------------------------------
Path 1500: VIOLATED (-0.149 ns) Setup Check with Pin reg_pc_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.112 (P)
            Arrival:=    0.149       -0.002

              Setup:-    0.031
      Required Time:=    0.119
       Launch Clock:=   -0.002
          Data Path:+    0.270
              Slack:=   -0.149

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.092  
  FE_OCPC749_n_7941/ZN           -      A->ZN   F     INV_X4          5  0.020   0.022    0.114  
  FE_OCPC1577_FE_OFN8_n_7941/ZN  -      A->ZN   R     INV_X4          8  0.012   0.036    0.150  
  FE_RC_2667_0/ZN                -      A1->ZN  F     NAND2_X2        1  0.025   0.021    0.170  
  FE_RC_2666_0/ZN                -      A->ZN   R     OAI21_X4        3  0.012   0.027    0.197  
  FE_RC_2142_0/ZN                -      A1->ZN  F     NAND2_X4        2  0.027   0.019    0.216  
  FE_RC_2166_0/ZN                -      A1->ZN  R     NAND2_X4        3  0.011   0.021    0.237  
  g173243/ZN                     -      A->ZN   F     INV_X1          1  0.013   0.008    0.245  
  g190640/ZN                     -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.268  
  reg_pc_reg[8]/D                -      D       R     DFF_X1          1  0.018   0.000    0.268  
#----------------------------------------------------------------------------------------------
Path 1501: VIOLATED (-0.149 ns) Setup Check with Pin mem_wdata_reg[17]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[17]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.101 (P)
            Arrival:=    0.144       -0.013

              Setup:-    0.082
      Required Time:=    0.062
       Launch Clock:=   -0.013
          Data Path:+    0.224
              Slack:=   -0.149

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_state_reg[1]/CK    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_state_reg[1]/QN    -      CK->QN  F     DFF_X1          1  0.071   0.085    0.072  
  FE_OFC318_n_7946/ZN    -      A->ZN   R     INV_X2          3  0.014   0.030    0.102  
  FE_OFC319_n_7946/ZN    -      A->ZN   F     INV_X4          3  0.020   0.012    0.113  
  g85246__2683/ZN        -      A2->ZN  R     NAND2_X4        2  0.007   0.019    0.132  
  FE_DBTC33_n_9352/ZN    -      A->ZN   F     INV_X2          4  0.011   0.015    0.147  
  FE_RC_1572_0/ZN        -      A1->ZN  R     NAND2_X4        5  0.008   0.020    0.167  
  FE_OCPC1243_n_21543/Z  -      A->Z    R     BUF_X2          8  0.014   0.045    0.212  
  mem_wdata_reg[17]/SE   -      SE      R     SDFFR_X1        8  0.026   0.000    0.212  
#--------------------------------------------------------------------------------------
Path 1502: VIOLATED (-0.149 ns) Setup Check with Pin cpuregs_reg[2][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.099 (P)
            Arrival:=    0.256       -0.014

              Setup:-    0.031
      Required Time:=    0.225
       Launch Clock:=   -0.014
          Data Path:+    0.388
              Slack:=   -0.149

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182798/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g190073/ZN            -      A->ZN   R     INV_X16        64  0.014   0.052    0.338  
  g161292/ZN            -      A1->ZN  F     NAND2_X2        1  0.043   0.015    0.353  
  g160877/ZN            -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.374  
  cpuregs_reg[2][4]/D   -      D       R     DFF_X1          1  0.020   0.000    0.374  
#-------------------------------------------------------------------------------------
Path 1503: VIOLATED (-0.149 ns) Setup Check with Pin cpuregs_reg[31][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.216 (P)    0.099 (P)
            Arrival:=    0.253       -0.014

              Setup:-    0.033
      Required Time:=    0.220
       Launch Clock:=   -0.014
          Data Path:+    0.384
              Slack:=   -0.149

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g174363/ZN            -      A1->ZN  F     NAND2_X4        9  0.015   0.031    0.269  
  g163312/ZN            -      A1->ZN  F     OR2_X4         29  0.019   0.068    0.336  
  g162293/ZN            -      A1->ZN  R     OAI22_X1        1  0.025   0.033    0.369  
  cpuregs_reg[31][2]/D  -      D       R     DFF_X1          1  0.028   0.000    0.369  
#-------------------------------------------------------------------------------------
Path 1504: VIOLATED (-0.149 ns) Setup Check with Pin decoded_imm_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.102 (P)
            Arrival:=    0.149       -0.011

              Setup:-    0.029
      Required Time:=    0.120
       Launch Clock:=   -0.011
          Data Path:+    0.280
              Slack:=   -0.149

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190897/ZN              -      A1->ZN  F     NAND2_X2        2  0.015   0.020    0.184  
  g176554/ZN              -      A2->ZN  R     NAND3_X4        1  0.013   0.020    0.204  
  FE_OFC335_n_17175/ZN    -      A->ZN   F     INV_X4          4  0.012   0.014    0.218  
  FE_OFC337_n_17175/ZN    -      A->ZN   R     INV_X2          4  0.007   0.019    0.238  
  g179061/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.252  
  FE_RC_619_0/ZN          -      A2->ZN  R     NAND3_X1        1  0.008   0.017    0.269  
  decoded_imm_reg[2]/D    -      D       R     DFF_X1          1  0.011   0.000    0.269  
#---------------------------------------------------------------------------------------
Path 1505: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[3][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.099 (P)
            Arrival:=    0.256       -0.014

              Setup:-    0.031
      Required Time:=    0.225
       Launch Clock:=   -0.014
          Data Path:+    0.388
              Slack:=   -0.148

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN            -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903_dup/ZN     -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g182792/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g189892/ZN            -      A->ZN   R     INV_X16        64  0.014   0.051    0.337  
  g161382/ZN            -      A1->ZN  F     NAND2_X2        1  0.042   0.016    0.353  
  g160787/ZN            -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.374  
  cpuregs_reg[3][4]/D   -      D       R     DFF_X1          1  0.019   0.000    0.374  
#-------------------------------------------------------------------------------------
Path 1506: VIOLATED (-0.148 ns) Setup Check with Pin instr_lb_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lb_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.033
      Required Time:=    0.105
       Launch Clock:=   -0.011
          Data Path:+    0.264
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190895/ZN              -      A1->ZN  F     NAND2_X2        2  0.015   0.020    0.184  
  FE_OCPC36032_n_32595/Z  -      A->Z    F     BUF_X1          5  0.012   0.042    0.225  
  g188731/ZN              -      A1->ZN  R     OAI22_X1        1  0.014   0.027    0.253  
  instr_lb_reg/D          -      D       R     DFF_X1          1  0.028   0.000    0.253  
#---------------------------------------------------------------------------------------
Path 1507: VIOLATED (-0.147 ns) Setup Check with Pin count_cycle_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.113 (P)
            Arrival:=    0.152       -0.000

              Setup:-    0.024
      Required Time:=    0.128
       Launch Clock:=   -0.000
          Data Path:+    0.275
              Slack:=   -0.147

#------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  count_cycle_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -   -0.000  
  count_cycle_reg[4]/QN                  -      CK->QN  F     DFF_X1          1  0.073   0.080    0.080  
  FE_OFC429_inc_add_1428_40_n_1220/ZN    -      A->ZN   R     INV_X1          2  0.012   0.017    0.097  
  FE_OFC430_inc_add_1428_40_n_1220/Z     -      A->Z    R     BUF_X1          4  0.010   0.040    0.137  
  inc_add_1428_40_g1220/ZN               -      A2->ZN  R     AND2_X1         2  0.023   0.037    0.174  
  FE_OCPC36108_inc_add_1428_40_n_1049/Z  -      A->Z    R     BUF_X1          1  0.010   0.023    0.197  
  inc_add_1428_40_g1069/ZN               -      A2->ZN  F     NAND2_X1        1  0.007   0.015    0.212  
  inc_add_1428_40_g1038/ZN               -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.249  
  g170479/ZN                             -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.274  
  count_cycle_reg[6]/D                   -      D       F     DFF_X1          1  0.008   0.000    0.274  
#------------------------------------------------------------------------------------------------------
Path 1508: VIOLATED (-0.146 ns) Setup Check with Pin decoded_imm_j_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.139       -0.013

              Setup:-    0.079
      Required Time:=    0.060
       Launch Clock:=   -0.013
          Data Path:+    0.218
              Slack:=   -0.146

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g180311/ZN                          -      A1->ZN  F     AND2_X4         3  0.010   0.030    0.121  
  FE_OFC210_n_21134/Z                 -      A->Z    F     BUF_X4          2  0.007   0.025    0.147  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   R     INV_X4          3  0.006   0.014    0.161  
  FE_OCPC1809_FE_OFN32593_n_32005/ZN  -      A->ZN   F     INV_X2          1  0.009   0.007    0.168  
  g167724/ZN                          -      A1->ZN  R     NAND2_X2        1  0.004   0.012    0.181  
  g167505/ZN                          -      A->ZN   F     OAI21_X2        3  0.009   0.025    0.205  
  decoded_imm_j_reg[12]/D             -      D       F     SDFF_X1         3  0.016   0.000    0.205  
#---------------------------------------------------------------------------------------------------
Path 1509: VIOLATED (-0.145 ns) Setup Check with Pin decoded_imm_j_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.139       -0.013

              Setup:-    0.077
      Required Time:=    0.062
       Launch Clock:=   -0.013
          Data Path:+    0.219
              Slack:=   -0.145

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q          -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g179140_dup/ZN           -      A1->ZN  F     AND2_X2         2  0.010   0.035    0.126  
  FE_OCPC1564_n_21138/ZN   -      A->ZN   R     INV_X4          6  0.010   0.032    0.158  
  FE_OCPC1565_n_21138/ZN   -      A->ZN   F     INV_X8          5  0.024   0.015    0.173  
  g176454/ZN               -      A1->ZN  R     NAND2_X2        1  0.009   0.015    0.188  
  g176453/ZN               -      A1->ZN  F     NAND2_X2        3  0.009   0.018    0.206  
  decoded_imm_j_reg[14]/D  -      D       F     SDFF_X1         3  0.011   0.000    0.206  
#----------------------------------------------------------------------------------------
Path 1510: VIOLATED (-0.144 ns) Setup Check with Pin cpuregs_reg[28][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.218 (P)    0.112 (P)
            Arrival:=    0.254       -0.001

              Setup:-    0.028
      Required Time:=    0.226
       Launch Clock:=   -0.001
          Data Path:+    0.371
              Slack:=   -0.144

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_rd_reg[3]/CK  -      CK      R     (arrival)      62  0.070       -   -0.001  
  latched_rd_reg[3]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.097    0.096  
  FE_RC_3294_0/ZN       -      A2->ZN  F     NAND3_X2        1  0.023   0.024    0.120  
  FE_RC_3295_0/ZN       -      A->ZN   R     INV_X2          1  0.012   0.015    0.134  
  g178723/ZN            -      A2->ZN  F     NAND2_X2        2  0.008   0.015    0.149  
  FE_RC_1180_0/ZN       -      A2->ZN  R     NAND2_X2        1  0.009   0.021    0.170  
  g173053/ZN            -      A1->ZN  F     NOR2_X4         1  0.013   0.009    0.180  
  g173052/ZN            -      A1->ZN  R     NAND2_X4        2  0.006   0.021    0.200  
  FE_OFC274_n_12929/ZN  -      A->ZN   F     INV_X8          7  0.016   0.017    0.217  
  g175000/ZN            -      A1->ZN  R     NAND2_X4        4  0.009   0.027    0.244  
  g175003/ZN            -      A1->ZN  F     NOR2_X4         1  0.020   0.010    0.254  
  FE_OFC285_n_15239/ZN  -      A->ZN   R     INV_X4          5  0.010   0.042    0.296  
  FE_OFC287_n_15239/ZN  -      A->ZN   F     INV_X8         14  0.031   0.018    0.314  
  FE_RC_1395_0/ZN       -      A1->ZN  F     OR2_X2          1  0.012   0.041    0.355  
  FE_RC_1394_0/ZN       -      A2->ZN  R     NAND2_X1        1  0.008   0.015    0.370  
  cpuregs_reg[28][6]/D  -      D       R     DFF_X1          1  0.008   0.000    0.370  
#-------------------------------------------------------------------------------------
Path 1511: VIOLATED (-0.144 ns) Setup Check with Pin count_cycle_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.150        0.000

              Setup:-    0.024
      Required Time:=    0.126
       Launch Clock:=    0.000
          Data Path:+    0.270
              Slack:=   -0.144

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK       -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q        -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN  -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  g184054/ZN                  -      A1->ZN  R     AND2_X4         2  0.015   0.032    0.186  
  g184056/ZN                  -      A1->ZN  F     NAND3_X1        1  0.009   0.019    0.205  
  inc_add_1428_40_g184055/ZN  -      A->ZN   F     XNOR2_X1        1  0.012   0.039    0.244  
  g170514/ZN                  -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.270  
  count_cycle_reg[9]/D        -      D       F     DFF_X1          1  0.008   0.000    0.270  
#-------------------------------------------------------------------------------------------
Path 1512: VIOLATED (-0.143 ns) Setup Check with Pin cpuregs_reg[4][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.099 (P)
            Arrival:=    0.256       -0.014

              Setup:-    0.030
      Required Time:=    0.226
       Launch Clock:=   -0.014
          Data Path:+    0.383
              Slack:=   -0.143

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN    -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g188900/ZN              -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.247  
  fopt188903/ZN           -      A->ZN   R     INV_X2          1  0.009   0.017    0.264  
  g186661/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.280  
  FE_OCPC1401_n_27819/ZN  -      A->ZN   R     INV_X8          3  0.009   0.019    0.299  
  FE_OCPC1403_n_27819/ZN  -      A->ZN   F     INV_X4          2  0.012   0.011    0.309  
  FE_OCPC1405_n_27819/ZN  -      A->ZN   R     INV_X4          9  0.006   0.026    0.335  
  g161322/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.350  
  g160847/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.369  
  cpuregs_reg[4][4]/D     -      D       R     DFF_X1          1  0.017   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1513: VIOLATED (-0.143 ns) Setup Check with Pin instr_slli_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) instr_slli_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.115 (P)
            Arrival:=    0.138        0.001

              Setup:-    0.028
      Required Time:=    0.110
       Launch Clock:=    0.001
          Data Path:+    0.252
              Slack:=   -0.143

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK      R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[28]/QN  -      CK->QN  R     SDFF_X1         2  0.071   0.115    0.116  
  g183577/ZN              -      A2->ZN  R     AND2_X4         3  0.020   0.038    0.153  
  g186678/ZN              -      A1->ZN  R     AND2_X2         1  0.011   0.031    0.184  
  g175951/ZN              -      A1->ZN  R     AND2_X4         4  0.009   0.035    0.219  
  g166831/ZN              -      A1->ZN  F     NAND3_X1        1  0.013   0.019    0.238  
  g164805/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.253  
  instr_slli_reg/D        -      D       R     DFF_X1          1  0.009   0.000    0.253  
#---------------------------------------------------------------------------------------
Path 1514: VIOLATED (-0.143 ns) Setup Check with Pin cpuregs_reg[28][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.099 (P)
            Arrival:=    0.255       -0.014

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.014
          Data Path:+    0.382
              Slack:=   -0.143

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN  -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g175000/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.262  
  g175003/ZN            -      A1->ZN  R     NOR2_X4         1  0.013   0.025    0.286  
  FE_OFC285_n_15239/ZN  -      A->ZN   F     INV_X4          5  0.015   0.026    0.312  
  FE_OFC287_n_15239/ZN  -      A->ZN   R     INV_X8         14  0.014   0.024    0.336  
  g162733/ZN            -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.349  
  g161889/ZN            -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.368  
  cpuregs_reg[28][4]/D  -      D       R     DFF_X1          1  0.017   0.000    0.368  
#-------------------------------------------------------------------------------------
Path 1515: VIOLATED (-0.143 ns) Setup Check with Pin reg_pc_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.102 (P)
            Arrival:=    0.180       -0.011

              Setup:-    0.031
      Required Time:=    0.149
       Launch Clock:=   -0.011
          Data Path:+    0.303
              Slack:=   -0.143

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.071   0.109    0.097  
  FE_RC_902_0/ZN           -      A1->ZN  R     AND2_X4         1  0.014   0.035    0.132  
  FE_RC_903_0/ZN           -      A->ZN   F     INV_X8          6  0.011   0.020    0.152  
  FE_OFC37_n_31871_dup/ZN  -      A->ZN   R     INV_X8          8  0.010   0.031    0.183  
  FE_OFC211_n_31871/Z      -      A->Z    R     BUF_X16        14  0.021   0.036    0.219  
  g194032/ZN               -      A1->ZN  F     NAND2_X2        2  0.014   0.018    0.237  
  g187546/ZN               -      A1->ZN  R     NAND2_X2        2  0.011   0.022    0.259  
  g173157/ZN               -      A->ZN   F     INV_X1          1  0.015   0.010    0.269  
  g190665/ZN               -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.292  
  reg_pc_reg[25]/D         -      D       R     DFF_X1          1  0.018   0.000    0.292  
#----------------------------------------------------------------------------------------
Path 1516: VIOLATED (-0.143 ns) Setup Check with Pin count_cycle_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.114 (P)
            Arrival:=    0.152        0.000

              Setup:-    0.024
      Required Time:=    0.127
       Launch Clock:=    0.000
          Data Path:+    0.270
              Slack:=   -0.143

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK       -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q        -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN  -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  inc_add_1428_40_g1113/ZN    -      A1->ZN  F     NAND2_X1        2  0.015   0.023    0.177  
  inc_add_1428_40_g1100/ZN    -      A->ZN   R     INV_X2          3  0.013   0.018    0.194  
  inc_add_1428_40_g1067/ZN    -      A1->ZN  F     NAND2_X1        2  0.010   0.016    0.211  
  FE_RC_650_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.226  
  FE_RC_649_0/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.243  
  g181257/ZN                  -      A1->ZN  F     AND2_X1         1  0.009   0.027    0.270  
  count_cycle_reg[5]/D        -      D       F     DFF_X1          1  0.009   0.000    0.270  
#-------------------------------------------------------------------------------------------
Path 1517: VIOLATED (-0.142 ns) Setup Check with Pin instr_srli_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) instr_srli_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.115 (P)
            Arrival:=    0.138        0.001

              Setup:-    0.028
      Required Time:=    0.110
       Launch Clock:=    0.001
          Data Path:+    0.251
              Slack:=   -0.142

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK      R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[28]/QN  -      CK->QN  R     SDFF_X1         2  0.071   0.115    0.116  
  g183577/ZN              -      A2->ZN  R     AND2_X4         3  0.020   0.038    0.153  
  g186678/ZN              -      A1->ZN  R     AND2_X2         1  0.011   0.031    0.184  
  g175951/ZN              -      A1->ZN  R     AND2_X4         4  0.009   0.035    0.219  
  FE_RC_656_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.013   0.019    0.238  
  g164807/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.252  
  instr_srli_reg/D        -      D       R     DFF_X1          1  0.008   0.000    0.252  
#---------------------------------------------------------------------------------------
Path 1518: VIOLATED (-0.142 ns) Setup Check with Pin reg_pc_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.102 (P)
            Arrival:=    0.148       -0.011

              Setup:-    0.028
      Required Time:=    0.120
       Launch Clock:=   -0.011
          Data Path:+    0.273
              Slack:=   -0.142

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.071   0.106    0.095  
  g188308/ZN              -      A1->ZN  F     NAND2_X2        2  0.011   0.020    0.115  
  FE_OCPC2120_n_29819/ZN  -      A->ZN   R     INV_X2          5  0.012   0.031    0.146  
  FE_OCPC2123_n_29819/Z   -      A->Z    R     BUF_X2          3  0.022   0.039    0.185  
  FE_OFC299_n_29819/Z     -      A->Z    R     BUF_X2          8  0.019   0.047    0.232  
  g187430/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.249  
  FE_RC_652_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.262  
  reg_pc_reg[2]/D         -      D       R     DFF_X1          1  0.009   0.000    0.262  
#---------------------------------------------------------------------------------------
Path 1519: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[24][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.028
      Required Time:=    0.227
       Launch Clock:=   -0.002
          Data Path:+    0.371
              Slack:=   -0.142

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7047/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.021    0.221  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.013   0.044    0.265  
  FE_RC_495_0/ZN          -      A1->ZN  F     AOI22_X2        1  0.029   0.030    0.295  
  g178062/ZN              -      A->ZN   R     INV_X8         31  0.020   0.043    0.338  
  g162660/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.017    0.355  
  FE_RC_2015_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.369  
  cpuregs_reg[24][6]/D    -      D       R     DFF_X1          1  0.008   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1520: VIOLATED (-0.142 ns) Setup Check with Pin count_instr_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.119 (P)    0.102 (P)
            Arrival:=    0.156       -0.011

              Setup:-    0.033
      Required Time:=    0.123
       Launch Clock:=   -0.011
          Data Path:+    0.276
              Slack:=   -0.142

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.071   0.106    0.095  
  g188308/ZN              -      A1->ZN  F     NAND2_X2        2  0.011   0.020    0.115  
  FE_OCPC2120_n_29819/ZN  -      A->ZN   R     INV_X2          5  0.012   0.031    0.146  
  g190408/ZN              -      A1->ZN  F     NAND2_X2        2  0.022   0.027    0.173  
  FE_OCPC1764_n_32097/ZN  -      A->ZN   R     INV_X4          3  0.015   0.025    0.198  
  FE_OCPC1770_n_32097/ZN  -      A->ZN   F     INV_X8         14  0.014   0.028    0.225  
  FE_RC_645_0/ZN          -      B1->ZN  R     OAI22_X1        1  0.017   0.039    0.265  
  count_instr_reg[1]/D    -      D       R     DFF_X1          1  0.028   0.000    0.265  
#---------------------------------------------------------------------------------------
Path 1521: VIOLATED (-0.142 ns) Setup Check with Pin count_instr_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.102 (P)
            Arrival:=    0.151       -0.011

              Setup:-    0.032
      Required Time:=    0.119
       Launch Clock:=   -0.011
          Data Path:+    0.272
              Slack:=   -0.142

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN           -      CK->QN  R     DFF_X1          2  0.071   0.097    0.086  
  FE_OCPC1772_n_7931/ZN            -      A->ZN   F     INV_X2          3  0.023   0.018    0.104  
  g189075/ZN                       -      B1->ZN  R     AOI21_X1        1  0.010   0.036    0.140  
  FE_OCPC1511_n_30744/Z            -      A->Z    R     BUF_X4          2  0.030   0.041    0.181  
  FE_OCPC1522_FE_OFN50_n_30744/ZN  -      A->ZN   F     INV_X4          6  0.020   0.020    0.201  
  FE_OCPC1529_FE_OFN50_n_30744/ZN  -      A->ZN   R     INV_X8          8  0.011   0.017    0.218  
  FE_OCPC1532_FE_OFN50_n_30744/ZN  -      A->ZN   F     INV_X2          3  0.009   0.011    0.229  
  FE_RC_2083_0/ZN                  -      B1->ZN  R     OAI22_X2        1  0.006   0.031    0.260  
  count_instr_reg[2]/D             -      D       R     DFF_X1          1  0.024   0.000    0.260  
#------------------------------------------------------------------------------------------------
Path 1522: VIOLATED (-0.141 ns) Setup Check with Pin cpuregs_reg[24][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.099 (P)
            Arrival:=    0.255       -0.014

              Setup:-    0.030
      Required Time:=    0.225
       Launch Clock:=   -0.014
          Data Path:+    0.380
              Slack:=   -0.141

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN              -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN              -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN              -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN              -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC274_n_12929/ZN    -      A->ZN   R     INV_X8          7  0.012   0.025    0.238  
  g175000/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.023    0.261  
  g188940/ZN              -      A->ZN   R     INV_X2          1  0.013   0.019    0.280  
  g188939/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.299  
  FE_OCPC1737_n_30611/ZN  -      A->ZN   R     INV_X8         19  0.016   0.033    0.331  
  g162658/ZN              -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.347  
  g182978/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.366  
  cpuregs_reg[24][4]/D    -      D       R     DFF_X1          1  0.016   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 1523: VIOLATED (-0.141 ns) Setup Check with Pin count_instr_reg[0]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[0]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.102 (P)
            Arrival:=    0.156       -0.011

              Setup:-    0.084
      Required Time:=    0.072
       Launch Clock:=   -0.011
          Data Path:+    0.224
              Slack:=   -0.141

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[6]/QN              -      CK->QN  F     DFF_X1          2  0.071   0.086    0.075  
  FE_OCPC1534_n_17250/ZN           -      A->ZN   R     INV_X1          5  0.014   0.037    0.112  
  g189075/ZN                       -      B2->ZN  F     AOI21_X1        1  0.026   0.022    0.134  
  FE_OCPC1511_n_30744/Z            -      A->Z    F     BUF_X4          2  0.012   0.035    0.170  
  FE_OCPC1522_FE_OFN50_n_30744/ZN  -      A->ZN   R     INV_X4          6  0.010   0.029    0.198  
  FE_OCPC1527_FE_OFN50_n_30744/ZN  -      A->ZN   F     INV_X4          6  0.020   0.014    0.212  
  count_instr_reg[0]/SI            -      SI      F     SDFF_X1         6  0.009   0.000    0.212  
#------------------------------------------------------------------------------------------------
Path 1524: VIOLATED (-0.140 ns) Setup Check with Pin decoded_imm_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.102 (P)
            Arrival:=    0.149       -0.011

              Setup:-    0.024
      Required Time:=    0.124
       Launch Clock:=   -0.011
          Data Path:+    0.276
              Slack:=   -0.140

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN           -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN            -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN                -      A1->ZN  F     NAND2_X4        4  0.016   0.025    0.137  
  FE_OCPC1188_n_32584/ZN           -      A->ZN   R     INV_X2          1  0.015   0.020    0.157  
  FE_OCPC1495_FE_OFN19_n_32584/ZN  -      A->ZN   F     INV_X4          3  0.011   0.015    0.172  
  FE_OCPC1497_FE_OFN19_n_32584/Z   -      A->Z    F     BUF_X8         19  0.008   0.030    0.202  
  g179732/ZN                       -      B1->ZN  R     AOI22_X1        1  0.010   0.042    0.244  
  g164825/ZN                       -      A->ZN   F     OAI21_X1        1  0.025   0.021    0.265  
  decoded_imm_reg[0]/D             -      D       F     DFF_X1          1  0.009   0.000    0.265  
#------------------------------------------------------------------------------------------------
Path 1525: VIOLATED (-0.140 ns) Setup Check with Pin instr_sub_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sub_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.096 (P)    0.102 (P)
            Arrival:=    0.133       -0.011

              Setup:-    0.030
      Required Time:=    0.103
       Launch Clock:=   -0.011
          Data Path:+    0.254
              Slack:=   -0.140

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.163  
  g190887/ZN              -      A1->ZN  R     AND3_X4         2  0.015   0.041    0.204  
  g183532/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.218  
  g183655/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.243  
  instr_sub_reg/D         -      D       R     DFF_X2          1  0.017   0.000    0.243  
#---------------------------------------------------------------------------------------
Path 1526: VIOLATED (-0.139 ns) Setup Check with Pin instr_addi_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_addi_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.097 (P)    0.102 (P)
            Arrival:=    0.134       -0.011

              Setup:-    0.030
      Required Time:=    0.103
       Launch Clock:=   -0.011
          Data Path:+    0.254
              Slack:=   -0.139

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190892/ZN              -      A1->ZN  F     NAND2_X2        2  0.015   0.019    0.183  
  g168046/ZN              -      A->ZN   R     INV_X4          4  0.012   0.019    0.202  
  g167988/ZN              -      A1->ZN  F     NAND2_X4        6  0.010   0.016    0.218  
  g166885/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.242  
  instr_addi_reg/D        -      D       R     DFF_X1          1  0.018   0.000    0.242  
#---------------------------------------------------------------------------------------
Path 1527: VIOLATED (-0.139 ns) Setup Check with Pin reg_pc_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.102 (P)
            Arrival:=    0.180       -0.011

              Setup:-    0.031
      Required Time:=    0.149
       Launch Clock:=   -0.011
          Data Path:+    0.300
              Slack:=   -0.139

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.071   0.109    0.097  
  FE_RC_902_0/ZN           -      A1->ZN  R     AND2_X4         1  0.014   0.035    0.132  
  FE_RC_903_0/ZN           -      A->ZN   F     INV_X8          6  0.011   0.020    0.152  
  FE_OFC37_n_31871_dup/ZN  -      A->ZN   R     INV_X8          8  0.010   0.031    0.183  
  FE_OFC211_n_31871/Z      -      A->Z    R     BUF_X16        14  0.021   0.034    0.216  
  g194036/ZN               -      A2->ZN  F     NAND2_X2        1  0.014   0.015    0.231  
  g172809/ZN               -      A1->ZN  R     NAND2_X2        2  0.007   0.016    0.247  
  fopt177246/ZN            -      A->ZN   F     INV_X1          2  0.011   0.016    0.263  
  g190658/ZN               -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.288  
  reg_pc_reg[28]/D         -      D       R     DFF_X1          1  0.018   0.000    0.288  
#----------------------------------------------------------------------------------------
Path 1528: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[6][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.220 (P)    0.099 (P)
            Arrival:=    0.256       -0.014

              Setup:-    0.030
      Required Time:=    0.226
       Launch Clock:=   -0.014
          Data Path:+    0.379
              Slack:=   -0.139

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          2  0.071   0.094    0.079  
  g168193/ZN            -      A2->ZN  R     AND2_X2         2  0.020   0.038    0.118  
  g166919/ZN            -      A1->ZN  R     AND2_X4         2  0.012   0.032    0.149  
  g185157/ZN            -      A1->ZN  F     NAND2_X4        2  0.009   0.016    0.165  
  g173053/ZN            -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.192  
  g173052/ZN            -      A1->ZN  F     NAND2_X4        2  0.015   0.021    0.213  
  FE_OFC275_n_12929/ZN  -      A->ZN   R     INV_X4          2  0.012   0.018    0.231  
  g185497_dup/ZN        -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.247  
  fopt188904/ZN         -      A->ZN   R     INV_X8          4  0.009   0.017    0.264  
  g182797/ZN            -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.286  
  g190057/ZN            -      A->ZN   R     INV_X16        64  0.014   0.044    0.330  
  g161352/ZN            -      A1->ZN  F     NAND2_X2        1  0.033   0.015    0.345  
  g160817/ZN            -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.365  
  cpuregs_reg[6][4]/D   -      D       R     DFF_X1          1  0.018   0.000    0.365  
#-------------------------------------------------------------------------------------
Path 1529: VIOLATED (-0.138 ns) Setup Check with Pin instr_beq_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_beq_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.137       -0.011

              Setup:-    0.032
      Required Time:=    0.105
       Launch Clock:=   -0.011
          Data Path:+    0.254
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.183  
  g168020/ZN              -      A->ZN   R     INV_X2          1  0.012   0.018    0.201  
  g167987/ZN              -      A1->ZN  F     NAND2_X4        6  0.010   0.017    0.218  
  g192474/ZN              -      A1->ZN  R     OAI22_X1        1  0.009   0.025    0.243  
  instr_beq_reg/D         -      D       R     DFF_X1          1  0.027   0.000    0.243  
#---------------------------------------------------------------------------------------
Path 1530: VIOLATED (-0.138 ns) Setup Check with Pin instr_bgeu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bgeu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.097 (P)    0.102 (P)
            Arrival:=    0.134       -0.011

              Setup:-    0.030
      Required Time:=    0.104
       Launch Clock:=   -0.011
          Data Path:+    0.254
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.183  
  g168020/ZN              -      A->ZN   R     INV_X2          1  0.012   0.018    0.201  
  g167987/ZN              -      A1->ZN  F     NAND2_X4        6  0.010   0.017    0.218  
  FE_RC_1577_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.024    0.242  
  instr_bgeu_reg/D        -      D       R     DFF_X1          1  0.016   0.000    0.242  
#---------------------------------------------------------------------------------------
Path 1531: VIOLATED (-0.137 ns) Setup Check with Pin count_instr_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.119 (P)    0.102 (P)
            Arrival:=    0.156       -0.011

              Setup:-    0.032
      Required Time:=    0.124
       Launch Clock:=   -0.011
          Data Path:+    0.272
              Slack:=   -0.137

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK           -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN           -      CK->QN  R     DFF_X1          2  0.071   0.097    0.086  
  FE_OCPC1772_n_7931/ZN            -      A->ZN   F     INV_X2          3  0.023   0.018    0.104  
  g189075/ZN                       -      B1->ZN  R     AOI21_X1        1  0.010   0.036    0.140  
  FE_OCPC1511_n_30744/Z            -      A->Z    R     BUF_X4          2  0.030   0.041    0.181  
  FE_OCPC1522_FE_OFN50_n_30744/ZN  -      A->ZN   F     INV_X4          6  0.020   0.020    0.201  
  FE_OCPC1529_FE_OFN50_n_30744/ZN  -      A->ZN   R     INV_X8          8  0.011   0.017    0.218  
  FE_OCPC1532_FE_OFN50_n_30744/ZN  -      A->ZN   F     INV_X2          3  0.009   0.011    0.229  
  FE_RC_2075_0/ZN                  -      B1->ZN  R     OAI22_X2        1  0.006   0.031    0.261  
  count_instr_reg[3]/D             -      D       R     DFF_X1          1  0.025   0.000    0.261  
#------------------------------------------------------------------------------------------------
Path 1532: VIOLATED (-0.137 ns) Setup Check with Pin instr_bne_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bne_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.137       -0.011

              Setup:-    0.030
      Required Time:=    0.107
       Launch Clock:=   -0.011
          Data Path:+    0.255
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.183  
  g168020/ZN              -      A->ZN   R     INV_X2          1  0.012   0.018    0.201  
  g167987/ZN              -      A1->ZN  F     NAND2_X4        6  0.010   0.017    0.218  
  g166893/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.244  
  instr_bne_reg/D         -      D       R     DFF_X1          1  0.017   0.000    0.244  
#---------------------------------------------------------------------------------------
Path 1533: VIOLATED (-0.137 ns) Setup Check with Pin instr_bge_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bge_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.137       -0.011

              Setup:-    0.030
      Required Time:=    0.107
       Launch Clock:=   -0.011
          Data Path:+    0.255
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.183  
  g168020/ZN              -      A->ZN   R     INV_X2          1  0.012   0.018    0.201  
  g167987/ZN              -      A1->ZN  F     NAND2_X4        6  0.010   0.017    0.218  
  g166798/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.244  
  instr_bge_reg/D         -      D       R     DFF_X1          1  0.017   0.000    0.244  
#---------------------------------------------------------------------------------------
Path 1534: VIOLATED (-0.136 ns) Setup Check with Pin instr_bltu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bltu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.255
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.183  
  g168020/ZN              -      A->ZN   R     INV_X2          1  0.012   0.018    0.201  
  g167987/ZN              -      A1->ZN  F     NAND2_X4        6  0.010   0.017    0.218  
  g166793/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.244  
  instr_bltu_reg/D        -      D       R     DFF_X1          1  0.017   0.000    0.244  
#---------------------------------------------------------------------------------------
Path 1535: VIOLATED (-0.136 ns) Setup Check with Pin instr_xori_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_xori_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.107
       Launch Clock:=   -0.011
          Data Path:+    0.255
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190892/ZN              -      A1->ZN  F     NAND2_X2        2  0.015   0.019    0.183  
  g168046/ZN              -      A->ZN   R     INV_X4          4  0.012   0.019    0.202  
  g167988/ZN              -      A1->ZN  F     NAND2_X4        6  0.010   0.016    0.218  
  g166792/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.244  
  instr_xori_reg/D        -      D       R     DFF_X1          1  0.018   0.000    0.244  
#---------------------------------------------------------------------------------------
Path 1536: VIOLATED (-0.136 ns) Setup Check with Pin instr_blt_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_blt_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.255
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.025    0.162  
  g190912/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.021    0.183  
  g168020/ZN              -      A->ZN   R     INV_X2          1  0.012   0.018    0.201  
  g167987/ZN              -      A1->ZN  F     NAND2_X4        6  0.010   0.017    0.218  
  g166796/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.244  
  instr_blt_reg/D         -      D       R     DFF_X1          1  0.017   0.000    0.244  
#---------------------------------------------------------------------------------------
Path 1537: VIOLATED (-0.136 ns) Setup Check with Pin instr_sb_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sb_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.096 (P)    0.102 (P)
            Arrival:=    0.132       -0.011

              Setup:-    0.033
      Required Time:=    0.100
       Launch Clock:=   -0.011
          Data Path:+    0.247
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190903/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.181  
  FE_OCPC1787_n_32604/Z   -      A->Z    F     BUF_X4          4  0.009   0.030    0.211  
  g188736/ZN              -      A1->ZN  R     OAI22_X1        1  0.007   0.024    0.236  
  instr_sb_reg/D          -      D       R     DFF_X1          1  0.028   0.000    0.236  
#---------------------------------------------------------------------------------------
Path 1538: VIOLATED (-0.136 ns) Setup Check with Pin mem_rdata_q_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.099 (P)    0.101 (P)
            Arrival:=    0.135       -0.013

              Setup:-    0.033
      Required Time:=    0.103
       Launch Clock:=   -0.013
          Data Path:+    0.251
              Slack:=   -0.136

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                          -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_OFC210_n_21134/Z                 -      A->Z    R     BUF_X4          2  0.012   0.024    0.160  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   F     INV_X4          3  0.009   0.009    0.169  
  FE_OCPC1811_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          4  0.005   0.024    0.193  
  g167725/ZN                          -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.212  
  g167504/ZN                          -      A->ZN   R     OAI21_X2        3  0.010   0.026    0.238  
  mem_rdata_q_reg[13]/D               -      D       R     DFF_X1          3  0.028   0.000    0.238  
#---------------------------------------------------------------------------------------------------
Path 1539: VIOLATED (-0.136 ns) Setup Check with Pin instr_sw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.097 (P)    0.102 (P)
            Arrival:=    0.134       -0.011

              Setup:-    0.033
      Required Time:=    0.101
       Launch Clock:=   -0.011
          Data Path:+    0.248
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190903/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.181  
  FE_OCPC1787_n_32604/Z   -      A->Z    F     BUF_X4          4  0.009   0.030    0.211  
  g188738/ZN              -      A1->ZN  R     OAI22_X1        1  0.007   0.025    0.236  
  instr_sw_reg/D          -      D       R     DFF_X1          1  0.028   0.000    0.236  
#---------------------------------------------------------------------------------------
Path 1540: VIOLATED (-0.136 ns) Setup Check with Pin count_cycle_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.151        0.000

              Setup:-    0.024
      Required Time:=    0.127
       Launch Clock:=    0.000
          Data Path:+    0.262
              Slack:=   -0.136

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK       -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q        -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN  -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  g184054/ZN                  -      A1->ZN  R     AND2_X4         2  0.015   0.032    0.186  
  g181224/ZN                  -      A1->ZN  F     NAND2_X4        2  0.009   0.014    0.200  
  inc_add_1428_40_g181223/ZN  -      A->ZN   F     XNOR2_X1        1  0.007   0.036    0.236  
  g168362/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.262  
  count_cycle_reg[8]/D        -      D       F     DFF_X1          1  0.008   0.000    0.262  
#-------------------------------------------------------------------------------------------
Path 1541: VIOLATED (-0.136 ns) Setup Check with Pin instr_slti_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_slti_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.255
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190892/ZN              -      A1->ZN  F     NAND2_X2        2  0.015   0.019    0.183  
  g168046/ZN              -      A->ZN   R     INV_X4          4  0.012   0.019    0.202  
  g167988/ZN              -      A1->ZN  F     NAND2_X4        6  0.010   0.016    0.218  
  g178709/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.243  
  instr_slti_reg/D        -      D       R     DFF_X1          1  0.017   0.000    0.243  
#---------------------------------------------------------------------------------------
Path 1542: VIOLATED (-0.135 ns) Setup Check with Pin reg_pc_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.112 (P)
            Arrival:=    0.180       -0.002

              Setup:-    0.031
      Required Time:=    0.149
       Launch Clock:=   -0.002
          Data Path:+    0.286
              Slack:=   -0.135

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC749_n_7941/ZN           -      A->ZN   R     INV_X4          5  0.017   0.036    0.126  
  FE_OCPC1575_FE_OFN8_n_7941/ZN  -      A->ZN   F     INV_X8         22  0.023   0.028    0.154  
  FE_RC_29_0/ZN                  -      A1->ZN  F     OR2_X4          1  0.016   0.044    0.198  
  FE_RC_28_0/ZN                  -      A1->ZN  R     NAND2_X4        4  0.009   0.020    0.218  
  g26/ZN                         -      A2->ZN  F     NAND2_X4        2  0.014   0.014    0.232  
  FE_RC_687_0/ZN                 -      A2->ZN  F     AND2_X2         1  0.007   0.029    0.261  
  g190660/ZN                     -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.285  
  reg_pc_reg[21]/D               -      D       R     DFF_X1          1  0.018   0.000    0.285  
#----------------------------------------------------------------------------------------------
Path 1543: VIOLATED (-0.135 ns) Setup Check with Pin instr_sltiu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sltiu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.254
              Slack:=   -0.135

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190892/ZN              -      A1->ZN  F     NAND2_X2        2  0.015   0.019    0.183  
  g168046/ZN              -      A->ZN   R     INV_X4          4  0.012   0.019    0.202  
  g167988/ZN              -      A1->ZN  F     NAND2_X4        6  0.010   0.016    0.218  
  g166838/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.243  
  instr_sltiu_reg/D       -      D       R     DFF_X1          1  0.017   0.000    0.243  
#---------------------------------------------------------------------------------------
Path 1544: VIOLATED (-0.135 ns) Setup Check with Pin instr_sra_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sra_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.254
              Slack:=   -0.135

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190886/ZN              -      A1->ZN  F     NAND2_X1        2  0.015   0.018    0.182  
  g167960_dup/ZN          -      A1->ZN  R     NOR2_X1         1  0.010   0.024    0.206  
  g183533/ZN              -      A->ZN   F     INV_X1          1  0.016   0.009    0.215  
  g164711/ZN              -      B2->ZN  R     OAI21_X1        1  0.005   0.028    0.243  
  instr_sra_reg/D         -      D       R     DFF_X1          1  0.017   0.000    0.243  
#---------------------------------------------------------------------------------------
Path 1545: VIOLATED (-0.135 ns) Setup Check with Pin instr_andi_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_andi_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.254
              Slack:=   -0.135

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190892/ZN              -      A1->ZN  F     NAND2_X2        2  0.015   0.019    0.183  
  g168046/ZN              -      A->ZN   R     INV_X4          4  0.012   0.019    0.202  
  g167988/ZN              -      A1->ZN  F     NAND2_X4        6  0.010   0.016    0.218  
  g184120/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.243  
  instr_andi_reg/D        -      D       R     DFF_X1          1  0.017   0.000    0.243  
#---------------------------------------------------------------------------------------
Path 1546: VIOLATED (-0.135 ns) Setup Check with Pin instr_sh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.095 (P)    0.102 (P)
            Arrival:=    0.131       -0.011

              Setup:-    0.030
      Required Time:=    0.101
       Launch Clock:=   -0.011
          Data Path:+    0.247
              Slack:=   -0.135

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190903/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.181  
  FE_OCPC1787_n_32604/Z   -      A->Z    F     BUF_X4          4  0.009   0.030    0.211  
  g166905/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.236  
  instr_sh_reg/D          -      D       R     DFF_X1          1  0.017   0.000    0.236  
#---------------------------------------------------------------------------------------
Path 1547: VIOLATED (-0.134 ns) Setup Check with Pin instr_ori_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_ori_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=   -0.011
          Data Path:+    0.254
              Slack:=   -0.134

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN   -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN       -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1533_0/ZN         -      A->ZN   R     INV_X8         11  0.015   0.026    0.164  
  g190892/ZN              -      A1->ZN  F     NAND2_X2        2  0.015   0.019    0.183  
  g168046/ZN              -      A->ZN   R     INV_X4          4  0.012   0.019    0.202  
  g167988/ZN              -      A1->ZN  F     NAND2_X4        6  0.010   0.016    0.218  
  g166800/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.242  
  instr_ori_reg/D         -      D       R     DFF_X1          1  0.016   0.000    0.242  
#---------------------------------------------------------------------------------------
Path 1548: VIOLATED (-0.134 ns) Setup Check with Pin reg_pc_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.143 (P)    0.102 (P)
            Arrival:=    0.180       -0.011

              Setup:-    0.031
      Required Time:=    0.149
       Launch Clock:=   -0.011
          Data Path:+    0.294
              Slack:=   -0.134

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.071   0.109    0.097  
  FE_RC_902_0/ZN           -      A1->ZN  R     AND2_X4         1  0.014   0.035    0.132  
  FE_RC_903_0/ZN           -      A->ZN   F     INV_X8          6  0.011   0.020    0.152  
  FE_OFC37_n_31871_dup/ZN  -      A->ZN   R     INV_X8          8  0.010   0.031    0.183  
  FE_OFC211_n_31871/Z      -      A->Z    R     BUF_X16        14  0.021   0.036    0.219  
  g83965__194035/ZN        -      A1->ZN  F     NAND2_X4        1  0.014   0.014    0.233  
  g172585/ZN               -      A1->ZN  R     NAND2_X4        3  0.009   0.014    0.247  
  FE_DBTC23_n_12370/ZN     -      A->ZN   F     INV_X2          2  0.010   0.012    0.259  
  g190661/ZN               -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.283  
  reg_pc_reg[26]/D         -      D       R     DFF_X1          1  0.019   0.000    0.283  
#----------------------------------------------------------------------------------------
Path 1549: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[20][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.219 (P)    0.112 (P)
            Arrival:=    0.255       -0.002

              Setup:-    0.025
      Required Time:=    0.231
       Launch Clock:=   -0.002
          Data Path:+    0.364
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      62  0.070       -   -0.002  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.129    0.127  
  add_1312_30_g190345/ZN  -      A1->ZN  R     AND2_X2         6  0.034   0.056    0.183  
  add_1312_30_g7059/ZN    -      A->ZN   F     INV_X1          2  0.023   0.017    0.200  
  add_1312_30_g7031/ZN    -      A->ZN   F     XNOR2_X1        1  0.010   0.037    0.238  
  FE_RC_1478_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.029    0.266  
  FE_RC_1477_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.020   0.025    0.291  
  FE_OCPC1476_n_2056/Z    -      A->Z    F     BUF_X16        30  0.014   0.036    0.327  
  g162943/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.345  
  g162220/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.363  
  cpuregs_reg[20][4]/D    -      D       F     DFF_X1          1  0.010   0.000    0.363  
#---------------------------------------------------------------------------------------
Path 1550: VIOLATED (-0.130 ns) Setup Check with Pin instr_srai_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) instr_srai_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.115 (P)
            Arrival:=    0.138        0.001

              Setup:-    0.030
      Required Time:=    0.108
       Launch Clock:=    0.001
          Data Path:+    0.237
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK      R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[28]/QN  -      CK->QN  R     SDFF_X1         2  0.071   0.115    0.116  
  g183577/ZN              -      A2->ZN  R     AND2_X4         3  0.020   0.038    0.153  
  g167933/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.017    0.170  
  g167500/ZN              -      A1->ZN  R     NOR2_X4         2  0.010   0.025    0.195  
  g166926/ZN              -      A1->ZN  F     NAND2_X2        3  0.017   0.018    0.213  
  g164712/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.024    0.238  
  instr_srai_reg/D        -      D       R     DFF_X1          1  0.016   0.000    0.238  
#---------------------------------------------------------------------------------------
Path 1551: VIOLATED (-0.127 ns) Setup Check with Pin mem_state_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_state_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.101 (P)
            Arrival:=    0.137       -0.013

              Setup:-    0.025
      Required Time:=    0.113
       Launch Clock:=   -0.013
          Data Path:+    0.252
              Slack:=   -0.127

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g179140_dup/ZN          -      A1->ZN  R     AND2_X2         2  0.017   0.045    0.145  
  FE_OCPC1564_n_21138/ZN  -      A->ZN   F     INV_X4          6  0.019   0.020    0.165  
  FE_OCPC1565_n_21138/ZN  -      A->ZN   R     INV_X8          5  0.012   0.019    0.184  
  g191718/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.018    0.202  
  FE_RC_1581_0/ZN         -      A2->ZN  R     NAND3_X1        1  0.010   0.019    0.222  
  g191715/ZN              -      A1->ZN  F     NAND3_X1        1  0.012   0.017    0.239  
  mem_state_reg[1]/D      -      D       F     DFF_X1          1  0.010   0.000    0.239  
#---------------------------------------------------------------------------------------
Path 1552: VIOLATED (-0.124 ns) Setup Check with Pin count_cycle_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.141 (P)    0.114 (P)
            Arrival:=    0.177        0.000

              Setup:-    0.023
      Required Time:=    0.154
       Launch Clock:=    0.000
          Data Path:+    0.278
              Slack:=   -0.124

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK       -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q        -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN  -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  inc_add_1428_40_g1086/ZN    -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.169  
  inc_add_1428_40_g1081/ZN    -      A2->ZN  R     NOR2_X4         1  0.008   0.027    0.195  
  g176785/ZN                  -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.214  
  g29/ZN                      -      A->ZN   F     XNOR2_X1        1  0.010   0.038    0.252  
  g170507/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.278  
  count_cycle_reg[16]/D       -      D       F     DFF_X1          1  0.007   0.000    0.278  
#-------------------------------------------------------------------------------------------
Path 1553: VIOLATED (-0.124 ns) Setup Check with Pin is_jalr_addi_slti_sltiu_xori_ori_andi_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.138       -0.011

              Setup:-    0.026
      Required Time:=    0.112
       Launch Clock:=   -0.011
          Data Path:+    0.247
              Slack:=   -0.124

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK                       -      CK      R     (arrival)      63  0.071       -   -0.011  
  decoder_trigger_reg/QN                       -      CK->QN  F     DFF_X1          2  0.071   0.095    0.083  
  FE_OCPC1772_n_7931/ZN                        -      A->ZN   R     INV_X2          3  0.018   0.028    0.112  
  g84997__190885/ZN                            -      A1->ZN  F     NAND2_X4        4  0.016   0.026    0.138  
  FE_RC_1532_0/Z                               -      A->Z    F     BUF_X4          4  0.015   0.033    0.170  
  FE_OCPC1263_n_32585/Z                        -      A->Z    F     BUF_X8          9  0.008   0.026    0.197  
  g179737/ZN                                   -      A1->ZN  R     NAND2_X1        1  0.006   0.014    0.211  
  g167409/ZN                                   -      A->ZN   F     OAI211_X1       1  0.010   0.025    0.236  
  is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D  -      D       F     DFF_X1          1  0.013   0.000    0.236  
#------------------------------------------------------------------------------------------------------------
Path 1554: VIOLATED (-0.121 ns) Setup Check with Pin mem_rdata_q_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.101 (P)
            Arrival:=    0.138       -0.013

              Setup:-    0.029
      Required Time:=    0.109
       Launch Clock:=   -0.013
          Data Path:+    0.242
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g179140_dup/ZN          -      A1->ZN  R     AND2_X2         2  0.017   0.045    0.145  
  FE_OCPC1564_n_21138/ZN  -      A->ZN   F     INV_X4          6  0.019   0.022    0.167  
  FE_RC_3377_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.187  
  FE_RC_3376_0/ZN         -      A->ZN   F     OAI21_X4        5  0.013   0.024    0.211  
  g167255/ZN              -      A->ZN   R     INV_X2          4  0.013   0.019    0.230  
  mem_rdata_q_reg[4]/D    -      D       R     DFF_X1          4  0.011   0.000    0.230  
#---------------------------------------------------------------------------------------
Path 1555: VIOLATED (-0.118 ns) Setup Check with Pin mem_rdata_q_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.096 (P)    0.101 (P)
            Arrival:=    0.133       -0.013

              Setup:-    0.031
      Required Time:=    0.101
       Launch Clock:=   -0.013
          Data Path:+    0.232
              Slack:=   -0.118

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g179140_dup/ZN          -      A1->ZN  R     AND2_X2         2  0.017   0.045    0.145  
  FE_OCPC1564_n_21138/ZN  -      A->ZN   F     INV_X4          6  0.019   0.021    0.166  
  FE_OCPC1566_n_21138/ZN  -      A->ZN   R     INV_X2          1  0.012   0.015    0.180  
  g167727/ZN              -      A1->ZN  F     NAND2_X2        1  0.008   0.016    0.197  
  g177583/ZN              -      A->ZN   R     OAI21_X4        3  0.010   0.023    0.220  
  mem_rdata_q_reg[2]/D    -      D       R     DFF_X1          3  0.023   0.000    0.220  
#---------------------------------------------------------------------------------------
Path 1556: VIOLATED (-0.116 ns) Setup Check with Pin count_cycle_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.150        0.000

              Setup:-    0.024
      Required Time:=    0.126
       Launch Clock:=    0.000
          Data Path:+    0.241
              Slack:=   -0.116

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK       -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q        -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN  -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  inc_add_1428_40_g1113/ZN    -      A1->ZN  F     NAND2_X1        2  0.015   0.023    0.177  
  inc_add_1428_40_g1057/ZN    -      A->ZN   F     XNOR2_X1        1  0.013   0.039    0.216  
  g168341/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.242  
  count_cycle_reg[4]/D        -      D       F     DFF_X1          1  0.008   0.000    0.242  
#-------------------------------------------------------------------------------------------
Path 1557: VIOLATED (-0.115 ns) Setup Check with Pin latched_rd_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) latched_rd_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.139       -0.011

              Setup:-    0.033
      Required Time:=    0.106
       Launch Clock:=   -0.011
          Data Path:+    0.232
              Slack:=   -0.115

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[6]/Q      -      CK->Q   F     DFF_X1          1  0.071   0.099    0.088  
  g188308/ZN              -      A1->ZN  R     NAND2_X2        2  0.008   0.023    0.111  
  FE_OCPC2120_n_29819/ZN  -      A->ZN   F     INV_X2          5  0.017   0.020    0.131  
  FE_OFC296_n_29819/ZN    -      A->ZN   R     INV_X2          9  0.011   0.041    0.172  
  g190645/ZN              -      A1->ZN  F     NAND2_X4        5  0.032   0.019    0.191  
  g191826/ZN              -      A1->ZN  R     OAI22_X1        1  0.012   0.029    0.220  
  latched_rd_reg[2]/D     -      D       R     DFF_X1          1  0.030   0.000    0.220  
#---------------------------------------------------------------------------------------
Path 1558: VIOLATED (-0.115 ns) Setup Check with Pin mem_rdata_q_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.100 (P)    0.101 (P)
            Arrival:=    0.136       -0.013

              Setup:-    0.034
      Required Time:=    0.103
       Launch Clock:=   -0.013
          Data Path:+    0.230
              Slack:=   -0.115

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q                     -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g180311/ZN                          -      A1->ZN  R     AND2_X4         3  0.017   0.036    0.136  
  FE_OFC210_n_21134/Z                 -      A->Z    R     BUF_X4          2  0.012   0.024    0.160  
  FE_OCPC1550_FE_OFN32099_n_21134/ZN  -      A->ZN   F     INV_X4          3  0.009   0.009    0.169  
  FE_OCPC1809_FE_OFN32593_n_32005/ZN  -      A->ZN   R     INV_X2          1  0.005   0.010    0.179  
  g167724/ZN                          -      A1->ZN  F     NAND2_X2        1  0.006   0.012    0.191  
  g167505/ZN                          -      A->ZN   R     OAI21_X2        3  0.006   0.026    0.217  
  mem_rdata_q_reg[12]/D               -      D       R     DFF_X1          3  0.032   0.000    0.217  
#---------------------------------------------------------------------------------------------------
Path 1559: VIOLATED (-0.113 ns) Setup Check with Pin mem_rdata_q_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.099 (P)    0.101 (P)
            Arrival:=    0.136       -0.013

              Setup:-    0.030
      Required Time:=    0.106
       Launch Clock:=   -0.013
          Data Path:+    0.232
              Slack:=   -0.113

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g179140_dup/ZN          -      A1->ZN  R     AND2_X2         2  0.017   0.045    0.145  
  FE_OCPC1564_n_21138/ZN  -      A->ZN   F     INV_X4          6  0.019   0.020    0.165  
  FE_OCPC1565_n_21138/ZN  -      A->ZN   R     INV_X8          5  0.012   0.020    0.185  
  g176454/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.013    0.199  
  g176453/ZN              -      A1->ZN  R     NAND2_X2        3  0.007   0.020    0.219  
  mem_rdata_q_reg[14]/D   -      D       R     DFF_X1          3  0.015   0.000    0.219  
#---------------------------------------------------------------------------------------
Path 1560: VIOLATED (-0.113 ns) Setup Check with Pin latched_rd_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) latched_rd_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.139       -0.011

              Setup:-    0.033
      Required Time:=    0.106
       Launch Clock:=   -0.011
          Data Path:+    0.230
              Slack:=   -0.113

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[6]/Q      -      CK->Q   F     DFF_X1          1  0.071   0.099    0.088  
  g188308/ZN              -      A1->ZN  R     NAND2_X2        2  0.008   0.023    0.111  
  FE_OCPC2120_n_29819/ZN  -      A->ZN   F     INV_X2          5  0.017   0.020    0.131  
  FE_OFC296_n_29819/ZN    -      A->ZN   R     INV_X2          9  0.011   0.041    0.172  
  g190645/ZN              -      A1->ZN  F     NAND2_X4        5  0.032   0.019    0.191  
  g190655/ZN              -      A1->ZN  R     OAI22_X1        1  0.012   0.027    0.219  
  latched_rd_reg[1]/D     -      D       R     DFF_X1          1  0.029   0.000    0.219  
#---------------------------------------------------------------------------------------
Path 1561: VIOLATED (-0.110 ns) Setup Check with Pin mem_rdata_q_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.099 (P)    0.101 (P)
            Arrival:=    0.136       -0.013

              Setup:-    0.029
      Required Time:=    0.107
       Launch Clock:=   -0.013
          Data Path:+    0.230
              Slack:=   -0.110

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g179140_dup/ZN          -      A1->ZN  R     AND2_X2         2  0.017   0.045    0.145  
  FE_OCPC1564_n_21138/ZN  -      A->ZN   F     INV_X4          6  0.019   0.020    0.165  
  FE_OCPC1565_n_21138/ZN  -      A->ZN   R     INV_X8          5  0.012   0.020    0.185  
  g180314/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.014    0.199  
  FE_RC_658_0/ZN          -      A2->ZN  R     NAND2_X4        4  0.007   0.018    0.217  
  mem_rdata_q_reg[5]/D    -      D       R     DFF_X1          4  0.011   0.000    0.217  
#---------------------------------------------------------------------------------------
Path 1562: VIOLATED (-0.108 ns) Setup Check with Pin count_cycle_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.116 (P)    0.114 (P)
            Arrival:=    0.152        0.000

              Setup:-    0.029
      Required Time:=    0.123
       Launch Clock:=    0.000
          Data Path:+    0.231
              Slack:=   -0.108

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK       -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q        -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN  -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  inc_add_1428_40_g2/Z        -      A->Z    R     XOR2_X1         1  0.015   0.044    0.199  
  g168318/ZN                  -      A1->ZN  R     AND2_X1         1  0.018   0.033    0.231  
  count_cycle_reg[2]/D        -      D       R     DFF_X1          1  0.010   0.000    0.231  
#-------------------------------------------------------------------------------------------
Path 1563: VIOLATED (-0.105 ns) Setup Check with Pin count_cycle_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.114 (P)
            Arrival:=    0.152        0.000

              Setup:-    0.024
      Required Time:=    0.127
       Launch Clock:=    0.000
          Data Path:+    0.232
              Slack:=   -0.105

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK       -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[1]/Q        -      CK->Q   R     DFF_X1          3  0.070   0.113    0.113  
  inc_add_1428_40_g176002/ZN  -      A2->ZN  R     AND2_X4         5  0.018   0.041    0.154  
  inc_add_1428_40_g1097/ZN    -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.170  
  inc_add_1428_40_g1008/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.207  
  g168328/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.232  
  count_cycle_reg[3]/D        -      D       F     DFF_X1          1  0.008   0.000    0.232  
#-------------------------------------------------------------------------------------------
Path 1564: VIOLATED (-0.104 ns) Setup Check with Pin mem_rdata_q_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.101 (P)
            Arrival:=    0.143       -0.013

              Setup:-    0.030
      Required Time:=    0.113
       Launch Clock:=   -0.013
          Data Path:+    0.230
              Slack:=   -0.104

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g179140_dup/ZN          -      A1->ZN  R     AND2_X2         2  0.017   0.045    0.145  
  FE_OCPC1564_n_21138/ZN  -      A->ZN   F     INV_X4          6  0.019   0.020    0.165  
  FE_OCPC1565_n_21138/ZN  -      A->ZN   R     INV_X8          5  0.012   0.020    0.185  
  FE_RC_598_0/ZN          -      A1->ZN  F     NAND2_X4        1  0.011   0.013    0.198  
  FE_RC_597_0/ZN          -      A1->ZN  R     NAND2_X4        5  0.007   0.019    0.218  
  mem_rdata_q_reg[6]/D    -      D       R     DFF_X1          5  0.015   0.000    0.218  
#---------------------------------------------------------------------------------------
Path 1565: VIOLATED (-0.103 ns) Setup Check with Pin mem_rdata_q_reg[9]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[9]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.148       -0.013

              Setup:-    0.086
      Required Time:=    0.062
       Launch Clock:=   -0.013
          Data Path:+    0.178
              Slack:=   -0.103

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q         -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g179140_dup/ZN          -      A1->ZN  F     AND2_X2         2  0.010   0.035    0.126  
  FE_OCPC1563_n_21138/ZN  -      A->ZN   R     INV_X4         10  0.010   0.038    0.165  
  mem_rdata_q_reg[9]/SE   -      SE      R     SDFF_X1        10  0.028   0.000    0.165  
#---------------------------------------------------------------------------------------
Path 1566: VIOLATED (-0.103 ns) Setup Check with Pin mem_rdata_q_reg[10]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[10]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.148       -0.013

              Setup:-    0.086
      Required Time:=    0.062
       Launch Clock:=   -0.013
          Data Path:+    0.178
              Slack:=   -0.103

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q         -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g179140_dup/ZN          -      A1->ZN  F     AND2_X2         2  0.010   0.035    0.126  
  FE_OCPC1563_n_21138/ZN  -      A->ZN   R     INV_X4         10  0.010   0.038    0.165  
  mem_rdata_q_reg[10]/SE  -      SE      R     SDFF_X1        10  0.028   0.000    0.165  
#---------------------------------------------------------------------------------------
Path 1567: VIOLATED (-0.103 ns) Setup Check with Pin mem_rdata_q_reg[18]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[18]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.086
      Required Time:=    0.063
       Launch Clock:=   -0.013
          Data Path:+    0.178
              Slack:=   -0.103

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q         -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g179140_dup/ZN          -      A1->ZN  F     AND2_X2         2  0.010   0.035    0.126  
  FE_OCPC1563_n_21138/ZN  -      A->ZN   R     INV_X4         10  0.010   0.039    0.165  
  mem_rdata_q_reg[18]/SE  -      SE      R     SDFF_X1        10  0.028   0.000    0.165  
#---------------------------------------------------------------------------------------
Path 1568: VIOLATED (-0.102 ns) Setup Check with Pin mem_rdata_q_reg[19]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[19]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.086
      Required Time:=    0.063
       Launch Clock:=   -0.013
          Data Path:+    0.178
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q         -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g179140_dup/ZN          -      A1->ZN  F     AND2_X2         2  0.010   0.035    0.126  
  FE_OCPC1563_n_21138/ZN  -      A->ZN   R     INV_X4         10  0.010   0.039    0.165  
  mem_rdata_q_reg[19]/SE  -      SE      R     SDFF_X1        10  0.028   0.000    0.165  
#---------------------------------------------------------------------------------------
Path 1569: VIOLATED (-0.102 ns) Setup Check with Pin latched_rd_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) latched_rd_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.102 (P)
            Arrival:=    0.149       -0.011

              Setup:-    0.033
      Required Time:=    0.116
       Launch Clock:=   -0.011
          Data Path:+    0.229
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[6]/Q      -      CK->Q   F     DFF_X1          1  0.071   0.099    0.088  
  g188308/ZN              -      A1->ZN  R     NAND2_X2        2  0.008   0.023    0.111  
  FE_OCPC2120_n_29819/ZN  -      A->ZN   F     INV_X2          5  0.017   0.020    0.131  
  FE_OFC296_n_29819/ZN    -      A->ZN   R     INV_X2          9  0.011   0.041    0.172  
  g190645/ZN              -      A1->ZN  F     NAND2_X4        5  0.032   0.019    0.191  
  g190651/ZN              -      A1->ZN  R     OAI22_X1        1  0.012   0.026    0.218  
  latched_rd_reg[0]/D     -      D       R     DFF_X1          1  0.028   0.000    0.218  
#---------------------------------------------------------------------------------------
Path 1570: VIOLATED (-0.102 ns) Setup Check with Pin latched_rd_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) latched_rd_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.102 (P)
            Arrival:=    0.149       -0.011

              Setup:-    0.033
      Required Time:=    0.116
       Launch Clock:=   -0.011
          Data Path:+    0.229
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[6]/Q      -      CK->Q   F     DFF_X1          1  0.071   0.099    0.088  
  g188308/ZN              -      A1->ZN  R     NAND2_X2        2  0.008   0.023    0.111  
  FE_OCPC2120_n_29819/ZN  -      A->ZN   F     INV_X2          5  0.017   0.020    0.131  
  FE_OFC296_n_29819/ZN    -      A->ZN   R     INV_X2          9  0.011   0.041    0.172  
  g190645/ZN              -      A1->ZN  F     NAND2_X4        5  0.032   0.019    0.191  
  g190656/ZN              -      A1->ZN  R     OAI22_X1        1  0.012   0.026    0.218  
  latched_rd_reg[3]/D     -      D       R     DFF_X1          1  0.028   0.000    0.218  
#---------------------------------------------------------------------------------------
Path 1571: VIOLATED (-0.102 ns) Setup Check with Pin latched_rd_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) latched_rd_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.102 (P)
            Arrival:=    0.149       -0.011

              Setup:-    0.033
      Required Time:=    0.116
       Launch Clock:=   -0.011
          Data Path:+    0.229
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      63  0.071       -   -0.011  
  cpu_state_reg[6]/Q      -      CK->Q   F     DFF_X1          1  0.071   0.099    0.088  
  g188308/ZN              -      A1->ZN  R     NAND2_X2        2  0.008   0.023    0.111  
  FE_OCPC2120_n_29819/ZN  -      A->ZN   F     INV_X2          5  0.017   0.020    0.131  
  FE_OFC296_n_29819/ZN    -      A->ZN   R     INV_X2          9  0.011   0.041    0.172  
  g190645/ZN              -      A1->ZN  F     NAND2_X4        5  0.032   0.019    0.191  
  g190652/ZN              -      A1->ZN  R     OAI22_X1        1  0.012   0.026    0.218  
  latched_rd_reg[4]/D     -      D       R     DFF_X1          1  0.027   0.000    0.218  
#---------------------------------------------------------------------------------------
Path 1572: VIOLATED (-0.100 ns) Setup Check with Pin count_cycle_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.150        0.000

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=    0.000
          Data Path:+    0.222
              Slack:=   -0.100

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK        -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[0]/Q         -      CK->Q   R     DFF_X1          2  0.070   0.108    0.108  
  FE_OCPC1107_count_cycle_0/Z  -      A->Z    R     BUF_X1          3  0.014   0.035    0.144  
  inc_add_1428_40_g1297/Z      -      A->Z    R     XOR2_X1         1  0.017   0.045    0.189  
  g168110/ZN                   -      A1->ZN  R     AND2_X1         1  0.018   0.033    0.222  
  count_cycle_reg[1]/D         -      D       R     DFF_X1          1  0.010   0.000    0.222  
#--------------------------------------------------------------------------------------------
Path 1573: VIOLATED (-0.099 ns) Setup Check with Pin mem_rdata_q_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.101 (P)
            Arrival:=    0.143       -0.013

              Setup:-    0.033
      Required Time:=    0.110
       Launch Clock:=   -0.013
          Data Path:+    0.222
              Slack:=   -0.099

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g179140_dup/ZN          -      A1->ZN  R     AND2_X2         2  0.017   0.045    0.145  
  FE_OCPC1563_n_21138/ZN  -      A->ZN   F     INV_X4         10  0.019   0.024    0.169  
  g167501/ZN              -      B1->ZN  R     OAI21_X2        2  0.014   0.040    0.209  
  mem_rdata_q_reg[1]/D    -      D       R     DFF_X1          2  0.028   0.000    0.209  
#---------------------------------------------------------------------------------------
Path 1574: VIOLATED (-0.097 ns) Setup Check with Pin mem_rdata_q_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.101 (P)
            Arrival:=    0.149       -0.013

              Setup:-    0.034
      Required Time:=    0.115
       Launch Clock:=   -0.013
          Data Path:+    0.225
              Slack:=   -0.097

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.071   0.112    0.099  
  g179140_dup/ZN          -      A1->ZN  R     AND2_X2         2  0.017   0.045    0.145  
  FE_OCPC1564_n_21138/ZN  -      A->ZN   F     INV_X4          6  0.019   0.022    0.167  
  FE_RC_1582_0/ZN         -      B1->ZN  R     OAI21_X2        2  0.012   0.045    0.212  
  mem_rdata_q_reg[3]/D    -      D       R     DFF_X1          2  0.033   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1575: VIOLATED (-0.096 ns) Setup Check with Pin mem_wdata_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.106 (P)
            Arrival:=    0.138       -0.008

              Setup:-    0.076
      Required Time:=    0.062
       Launch Clock:=   -0.008
          Data Path:+    0.166
              Slack:=   -0.096

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op2_reg[7]/CK      -      CK     R     (arrival)      65  0.072       -   -0.008  
  reg_op2_reg[7]/Q       -      CK->Q  F     DFF_X1          1  0.072   0.100    0.092  
  FE_OCPC1843_n_26084/Z  -      A->Z   F     BUF_X4          3  0.008   0.030    0.122  
  FE_RC_887_0_dup/ZN     -      A->ZN  R     INV_X2          3  0.007   0.020    0.142  
  FE_OCPC885_n_26084/ZN  -      A->ZN  F     INV_X2          4  0.014   0.017    0.158  
  mem_wdata_reg[7]/D     -      D      F     SDFF_X1         4  0.009   0.000    0.158  
#-------------------------------------------------------------------------------------
Path 1576: VIOLATED (-0.095 ns) Setup Check with Pin mem_rdata_q_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.101 (P)
            Arrival:=    0.143       -0.013

              Setup:-    0.031
      Required Time:=    0.112
       Launch Clock:=   -0.013
          Data Path:+    0.220
              Slack:=   -0.095

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.071       -   -0.013  
  mem_valid_reg/Q         -      CK->Q   F     DFF_X1          3  0.071   0.104    0.091  
  g179140_dup/ZN          -      A1->ZN  F     AND2_X2         2  0.010   0.035    0.126  
  FE_OCPC1563_n_21138/ZN  -      A->ZN   R     INV_X4         10  0.010   0.037    0.164  
  g167898/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.185  
  g167502/ZN              -      A->ZN   R     OAI21_X4        2  0.012   0.023    0.207  
  mem_rdata_q_reg[0]/D    -      D       R     DFF_X1          2  0.019   0.000    0.207  
#---------------------------------------------------------------------------------------
Path 1577: VIOLATED (-0.086 ns) Setup Check with Pin is_lui_auipc_jal_jalr_addi_add_sub_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_auipc_reg/CK
              Clock: (R) clk
           Endpoint: (F) is_lui_auipc_jal_jalr_addi_add_sub_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.137       -0.011

              Setup:-    0.024
      Required Time:=    0.114
       Launch Clock:=   -0.011
          Data Path:+    0.211
              Slack:=   -0.086

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  instr_auipc_reg/CK                        -      CK      R     (arrival)      63  0.071       -   -0.011  
  instr_auipc_reg/Q                         -      CK->Q   F     DFF_X1          2  0.071   0.107    0.096  
  g85221__191741/ZN                         -      A2->ZN  R     NOR2_X4         3  0.012   0.031    0.127  
  g191743/ZN                                -      A1->ZN  F     NAND3_X2        2  0.017   0.030    0.156  
  g191744/ZN                                -      A1->ZN  R     NOR2_X1         1  0.018   0.031    0.187  
  g84422__190914/ZN                         -      A1->ZN  F     NOR2_X1         1  0.019   0.012    0.200  
  is_lui_auipc_jal_jalr_addi_add_sub_reg/D  -      D       F     DFF_X1          1  0.007   0.000    0.200  
#---------------------------------------------------------------------------------------------------------
Path 1578: VIOLATED (-0.083 ns) Setup Check with Pin latched_stalu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) latched_stalu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.032
      Required Time:=    0.116
       Launch Clock:=   -0.002
          Data Path:+    0.200
              Slack:=   -0.083

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      62  0.070       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   R     DFF_X1          1  0.070   0.113    0.112  
  FE_OFC322_n_10645/Z    -      A->Z    R     BUF_X8          8  0.019   0.030    0.141  
  FE_OCPC2007_n_31516/Z  -      A->Z    R     BUF_X2          1  0.014   0.022    0.164  
  g167899/ZN             -      A1->ZN  F     NAND2_X1        1  0.006   0.012    0.175  
  g176989/ZN             -      A->ZN   R     OAI211_X1       1  0.007   0.024    0.199  
  latched_stalu_reg/D    -      D       R     DFF_X1          1  0.027   0.000    0.199  
#--------------------------------------------------------------------------------------
Path 1579: VIOLATED (-0.077 ns) Setup Check with Pin mem_rdata_q_reg[25]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[25]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[25]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.088
      Required Time:=    0.064
       Launch Clock:=    0.001
          Data Path:+    0.139
              Slack:=   -0.077

#-------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/CK       -      CK     R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[25]/Q        -      CK->Q  F     SDFF_X1         1  0.071   0.082    0.083  
  FE_OFC146_mem_rdata_q_25/ZN  -      A->ZN  R     INV_X2          4  0.014   0.028    0.112  
  FE_OFC149_mem_rdata_q_25/ZN  -      A->ZN  F     INV_X1          3  0.019   0.029    0.141  
  mem_rdata_q_reg[25]/SI       -      SI     F     SDFF_X1         3  0.017   0.000    0.141  
#-------------------------------------------------------------------------------------------
Path 1580: VIOLATED (-0.073 ns) Setup Check with Pin mem_wdata_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.106 (P)
            Arrival:=    0.138       -0.008

              Setup:-    0.080
      Required Time:=    0.058
       Launch Clock:=   -0.008
          Data Path:+    0.139
              Slack:=   -0.073

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK       -      CK      R     (arrival)      65  0.072       -   -0.008  
  reg_op2_reg[2]/QN       -      CK->QN  R     DFF_X1          5  0.072   0.105    0.097  
  FE_OCPC2125_n_27699/ZN  -      A->ZN   F     INV_X1          5  0.030   0.034    0.131  
  mem_wdata_reg[2]/D      -      D       F     SDFF_X1         5  0.019   0.000    0.131  
#---------------------------------------------------------------------------------------
Path 1581: VIOLATED (-0.071 ns) Setup Check with Pin mem_wdata_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.115 (P)
            Arrival:=    0.145        0.001

              Setup:-    0.079
      Required Time:=    0.065
       Launch Clock:=    0.001
          Data Path:+    0.135
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op2_reg[6]/CK       -      CK      R     (arrival)      62  0.071       -    0.001  
  reg_op2_reg[6]/QN       -      CK->QN  R     DFF_X1          4  0.071   0.104    0.106  
  FE_OCPC1818_n_27706/ZN  -      A->ZN   F     INV_X1          4  0.029   0.031    0.136  
  mem_wdata_reg[6]/D      -      D       F     SDFF_X1         4  0.017   0.000    0.136  
#---------------------------------------------------------------------------------------
Path 1582: VIOLATED (-0.071 ns) Setup Check with Pin mem_rdata_q_reg[23]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[23]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.149       -0.001

              Setup:-    0.088
      Required Time:=    0.060
       Launch Clock:=   -0.001
          Data Path:+    0.132
              Slack:=   -0.071

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  mem_rdata_q_reg[23]/CK        -      CK     R     (arrival)      61  0.073       -   -0.001  
  mem_rdata_q_reg[23]/Q         -      CK->Q  F     SDFF_X1         2  0.073   0.083    0.081  
  FE_OCPC1824_mem_rdata_q_23/Z  -      A->Z   F     BUF_X1          4  0.014   0.049    0.131  
  mem_rdata_q_reg[23]/SI        -      SI     F     SDFF_X1         4  0.019   0.000    0.131  
#--------------------------------------------------------------------------------------------
Path 1583: VIOLATED (-0.067 ns) Setup Check with Pin mem_wdata_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.106 (P)
            Arrival:=    0.145       -0.008

              Setup:-    0.076
      Required Time:=    0.069
       Launch Clock:=   -0.008
          Data Path:+    0.144
              Slack:=   -0.067

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[3]/CK      -      CK      R     (arrival)      65  0.072       -   -0.008  
  reg_op2_reg[3]/QN      -      CK->QN  R     DFF_X1          2  0.072   0.099    0.091  
  FE_OCPC791_n_27700/ZN  -      A->ZN   F     INV_X4          4  0.024   0.013    0.104  
  FE_OCPC1320_n_27700/Z  -      A->Z    F     BUF_X2          3  0.009   0.031    0.136  
  mem_wdata_reg[3]/D     -      D       F     SDFF_X1         3  0.009   0.000    0.136  
#--------------------------------------------------------------------------------------
Path 1584: VIOLATED (-0.065 ns) Setup Check with Pin mem_rdata_q_reg[31]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[31]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[31]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.149       -0.001

              Setup:-    0.085
      Required Time:=    0.064
       Launch Clock:=   -0.001
          Data Path:+    0.131
              Slack:=   -0.065

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  mem_rdata_q_reg[31]/CK        -      CK     R     (arrival)      62  0.070       -   -0.001  
  mem_rdata_q_reg[31]/Q         -      CK->Q  F     SDFF_X1         4  0.070   0.091    0.090  
  FE_OCPC1274_mem_rdata_q_31/Z  -      A->Z   F     BUF_X2          4  0.018   0.040    0.129  
  mem_rdata_q_reg[31]/SI        -      SI     F     SDFF_X1         4  0.011   0.000    0.129  
#--------------------------------------------------------------------------------------------
Path 1585: VIOLATED (-0.064 ns) Setup Check with Pin mem_rdata_q_reg[29]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[29]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[29]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.111 (P)    0.111 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.087
      Required Time:=    0.060
       Launch Clock:=   -0.002
          Data Path:+    0.127
              Slack:=   -0.064

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK        -      CK     R     (arrival)      61  0.073       -   -0.002  
  mem_rdata_q_reg[29]/Q         -      CK->Q  F     SDFF_X1         2  0.073   0.081    0.079  
  FE_OCPC1276_mem_rdata_q_29/Z  -      A->Z   F     BUF_X1          4  0.013   0.046    0.125  
  mem_rdata_q_reg[29]/SI        -      SI     F     SDFF_X1         4  0.016   0.000    0.125  
#--------------------------------------------------------------------------------------------
Path 1586: VIOLATED (-0.059 ns) Setup Check with Pin mem_rdata_q_reg[22]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[22]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.149       -0.001

              Setup:-    0.085
      Required Time:=    0.064
       Launch Clock:=   -0.001
          Data Path:+    0.124
              Slack:=   -0.059

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  mem_rdata_q_reg[22]/CK        -      CK     R     (arrival)      61  0.073       -   -0.001  
  mem_rdata_q_reg[22]/Q         -      CK->Q  F     SDFF_X1         3  0.073   0.086    0.085  
  FE_OCPC1828_mem_rdata_q_22/Z  -      A->Z   F     BUF_X1          2  0.015   0.039    0.123  
  mem_rdata_q_reg[22]/SI        -      SI     F     SDFF_X1         2  0.011   0.000    0.123  
#--------------------------------------------------------------------------------------------
Path 1587: VIOLATED (-0.058 ns) Setup Check with Pin mem_rdata_q_reg[20]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[20]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.149       -0.001

              Setup:-    0.083
      Required Time:=    0.066
       Launch Clock:=   -0.001
          Data Path:+    0.125
              Slack:=   -0.058

#-------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_rdata_q_reg[20]/CK       -      CK     R     (arrival)      62  0.070       -   -0.001  
  mem_rdata_q_reg[20]/Q        -      CK->Q  F     SDFF_X1         1  0.070   0.089    0.088  
  FE_OFC600_mem_rdata_q_20/ZN  -      A->ZN  R     INV_X4          4  0.017   0.025    0.112  
  FE_OFC601_mem_rdata_q_20/ZN  -      A->ZN  F     INV_X1          2  0.014   0.011    0.123  
  mem_rdata_q_reg[20]/SI       -      SI     F     SDFF_X1         2  0.006   0.000    0.123  
#-------------------------------------------------------------------------------------------
Path 1588: VIOLATED (-0.056 ns) Setup Check with Pin mem_rdata_q_reg[27]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[27]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.149       -0.001

              Setup:-    0.084
      Required Time:=    0.064
       Launch Clock:=   -0.001
          Data Path:+    0.122
              Slack:=   -0.056

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  mem_rdata_q_reg[27]/CK        -      CK     R     (arrival)      62  0.070       -   -0.001  
  mem_rdata_q_reg[27]/Q         -      CK->Q  F     SDFF_X1         2  0.070   0.086    0.085  
  FE_OCPC1820_mem_rdata_q_27/Z  -      A->Z   F     BUF_X2          4  0.015   0.036    0.120  
  mem_rdata_q_reg[27]/SI        -      SI     F     SDFF_X1         4  0.009   0.000    0.120  
#--------------------------------------------------------------------------------------------
Path 1589: VIOLATED (-0.055 ns) Setup Check with Pin count_instr_reg[0]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[0]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.120 (P)    0.120 (P)
            Arrival:=    0.156        0.006

              Setup:-    0.084
      Required Time:=    0.072
       Launch Clock:=    0.006
          Data Path:+    0.121
              Slack:=   -0.055

#-------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[0]/CK        -      CK     R     (arrival)      65  0.073       -    0.006  
  count_instr_reg[0]/Q         -      CK->Q  R     SDFF_X1         3  0.073   0.089    0.095  
  FE_OCPC1552_count_instr_0/Z  -      A->Z   R     BUF_X1          2  0.019   0.032    0.127  
  count_instr_reg[0]/SE        -      SE     R     SDFF_X1         2  0.012   0.000    0.127  
#-------------------------------------------------------------------------------------------
Path 1590: VIOLATED (-0.049 ns) Setup Check with Pin mem_rdata_q_reg[21]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[21]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.149       -0.001

              Setup:-    0.084
      Required Time:=    0.064
       Launch Clock:=   -0.001
          Data Path:+    0.114
              Slack:=   -0.049

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  mem_rdata_q_reg[21]/CK        -      CK     R     (arrival)      61  0.073       -   -0.001  
  mem_rdata_q_reg[21]/Q         -      CK->Q  F     SDFF_X1         1  0.073   0.083    0.081  
  FE_OCPC1269_mem_rdata_q_21/Z  -      A->Z   F     BUF_X4          5  0.014   0.032    0.113  
  mem_rdata_q_reg[21]/SI        -      SI     F     SDFF_X1         5  0.009   0.000    0.113  
#--------------------------------------------------------------------------------------------
Path 1591: VIOLATED (-0.043 ns) Setup Check with Pin mem_rdata_q_reg[26]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[26]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[26]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.090
      Required Time:=    0.061
       Launch Clock:=    0.001
          Data Path:+    0.103
              Slack:=   -0.043

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[26]/CK  -      CK     R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[26]/Q   -      CK->Q  F     SDFF_X1         3  0.071   0.103    0.104  
  mem_rdata_q_reg[26]/SI  -      SI     F     SDFF_X1         3  0.024   0.000    0.104  
#--------------------------------------------------------------------------------------
Path 1592: VIOLATED (-0.040 ns) Setup Check with Pin mem_rdata_q_reg[28]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[28]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.090
      Required Time:=    0.062
       Launch Clock:=    0.001
          Data Path:+    0.101
              Slack:=   -0.040

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK     R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[28]/Q   -      CK->Q  F     SDFF_X1         3  0.071   0.101    0.102  
  mem_rdata_q_reg[28]/SI  -      SI     F     SDFF_X1         3  0.023   0.000    0.102  
#--------------------------------------------------------------------------------------
Path 1593: VIOLATED (-0.036 ns) Setup Check with Pin count_cycle_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.150        0.000

              Setup:-    0.029
      Required Time:=    0.121
       Launch Clock:=    0.000
          Data Path:+    0.156
              Slack:=   -0.036

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK        -      CK      R     (arrival)      61  0.070       -    0.000  
  count_cycle_reg[0]/Q         -      CK->Q   F     DFF_X1          2  0.070   0.101    0.101  
  FE_OCPC1107_count_cycle_0/Z  -      A->Z    F     BUF_X1          3  0.009   0.034    0.135  
  g168104/ZN                   -      A1->ZN  R     NOR2_X1         1  0.010   0.021    0.156  
  count_cycle_reg[0]/D         -      D       R     DFF_X1          1  0.014   0.000    0.156  
#--------------------------------------------------------------------------------------------
Path 1594: VIOLATED (-0.034 ns) Setup Check with Pin mem_wdata_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.106 (P)
            Arrival:=    0.138       -0.007

              Setup:-    0.076
      Required Time:=    0.062
       Launch Clock:=   -0.007
          Data Path:+    0.103
              Slack:=   -0.034

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op2_reg[4]/CK       -      CK      R     (arrival)      65  0.072       -   -0.007  
  reg_op2_reg[4]/QN       -      CK->QN  R     DFF_X1          1  0.072   0.085    0.078  
  FE_OCPC1833_n_27702/ZN  -      A->ZN   F     INV_X2          3  0.013   0.018    0.095  
  mem_wdata_reg[4]/D      -      D       F     SDFF_X1         3  0.009   0.000    0.095  
#---------------------------------------------------------------------------------------
Path 1595: VIOLATED (-0.031 ns) Setup Check with Pin mem_rdata_q_reg[7]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[7]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.149       -0.001

              Setup:-    0.088
      Required Time:=    0.060
       Launch Clock:=   -0.001
          Data Path:+    0.093
              Slack:=   -0.031

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_rdata_q_reg[7]/CK  -      CK     R     (arrival)      62  0.070       -   -0.001  
  mem_rdata_q_reg[7]/Q   -      CK->Q  F     SDFF_X1         3  0.070   0.093    0.092  
  mem_rdata_q_reg[7]/SI  -      SI     F     SDFF_X1         3  0.019   0.000    0.092  
#-------------------------------------------------------------------------------------
Path 1596: VIOLATED (-0.030 ns) Setup Check with Pin decoded_imm_j_reg[13]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[13]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.139       -0.011

              Setup:-    0.088
      Required Time:=    0.051
       Launch Clock:=   -0.011
          Data Path:+    0.092
              Slack:=   -0.030

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[13]/CK  -      CK     R     (arrival)      63  0.071       -   -0.011  
  decoded_imm_j_reg[13]/Q   -      CK->Q  F     SDFF_X1         3  0.071   0.092    0.081  
  decoded_imm_j_reg[13]/SI  -      SI     F     SDFF_X1         3  0.018   0.000    0.081  
#----------------------------------------------------------------------------------------
Path 1597: VIOLATED (-0.030 ns) Setup Check with Pin mem_wdata_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.105 (P)
            Arrival:=    0.145       -0.009

              Setup:-    0.076
      Required Time:=    0.068
       Launch Clock:=   -0.009
          Data Path:+    0.107
              Slack:=   -0.030

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op2_reg[1]/CK     -      CK      R     (arrival)      65  0.072       -   -0.009  
  reg_op2_reg[1]/QN     -      CK->QN  R     DFF_X1          2  0.072   0.091    0.082  
  FE_OFC442_n_27697/ZN  -      A->ZN   F     INV_X2          4  0.018   0.016    0.099  
  mem_wdata_reg[1]/D    -      D       F     SDFF_X1         4  0.009   0.000    0.099  
#-------------------------------------------------------------------------------------
Path 1598: VIOLATED (-0.029 ns) Setup Check with Pin mem_wdata_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.106 (P)
            Arrival:=    0.145       -0.008

              Setup:-    0.076
      Required Time:=    0.069
       Launch Clock:=   -0.008
          Data Path:+    0.105
              Slack:=   -0.029

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK      -      CK      R     (arrival)      65  0.072       -   -0.008  
  reg_op2_reg[0]/QN      -      CK->QN  R     DFF_X1          2  0.072   0.091    0.083  
  FE_OCPC1283_n_8184/ZN  -      A->ZN   F     INV_X2          4  0.018   0.015    0.098  
  mem_wdata_reg[0]/D     -      D       F     SDFF_X1         4  0.008   0.000    0.098  
#--------------------------------------------------------------------------------------
Path 1599: VIOLATED (-0.029 ns) Setup Check with Pin mem_rdata_q_reg[10]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[10]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.088
      Required Time:=    0.061
       Launch Clock:=   -0.002
          Data Path:+    0.091
              Slack:=   -0.029

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[10]/CK  -      CK     R     (arrival)      62  0.070       -   -0.002  
  mem_rdata_q_reg[10]/Q   -      CK->Q  F     SDFF_X1         3  0.070   0.091    0.089  
  mem_rdata_q_reg[10]/SI  -      SI     F     SDFF_X1         3  0.018   0.000    0.089  
#--------------------------------------------------------------------------------------
Path 1600: VIOLATED (-0.027 ns) Setup Check with Pin trap_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) trap_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.100 (P)
            Arrival:=    0.137       -0.014

              Setup:-    0.028
      Required Time:=    0.109
       Launch Clock:=   -0.014
          Data Path:+    0.151
              Slack:=   -0.027

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[7]/CK  -      CK      R     (arrival)      63  0.071       -   -0.014  
  cpu_state_reg[7]/Q   -      CK->Q   R     DFF_X1          3  0.071   0.117    0.103  
  g168361/ZN           -      A1->ZN  R     AND2_X1         1  0.022   0.034    0.137  
  trap_reg/D           -      D       R     DFF_X1          1  0.008   0.000    0.137  
#------------------------------------------------------------------------------------
Path 1601: VIOLATED (-0.027 ns) Setup Check with Pin mem_rdata_q_reg[30]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[30]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.143       -0.007

              Setup:-    0.088
      Required Time:=    0.056
       Launch Clock:=   -0.007
          Data Path:+    0.090
              Slack:=   -0.027

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[30]/CK  -      CK     R     (arrival)      65  0.072       -   -0.007  
  mem_rdata_q_reg[30]/Q   -      CK->Q  F     SDFF_X1         3  0.072   0.090    0.083  
  mem_rdata_q_reg[30]/SI  -      SI     F     SDFF_X1         3  0.017   0.000    0.083  
#--------------------------------------------------------------------------------------
Path 1602: VIOLATED (-0.026 ns) Setup Check with Pin is_lui_auipc_jal_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_jal_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_lui_auipc_jal_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.139       -0.011

              Setup:-    0.028
      Required Time:=    0.110
       Launch Clock:=   -0.011
          Data Path:+    0.148
              Slack:=   -0.026

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  instr_jal_reg/CK        -      CK      R     (arrival)      63  0.071       -   -0.011  
  instr_jal_reg/Q         -      CK->Q   R     DFF_X1          2  0.071   0.115    0.104  
  FE_OCPC1830_n_32693/ZN  -      A->ZN   F     INV_X4          4  0.020   0.017    0.121  
  g84796__178761/ZN       -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.137  
  is_lui_auipc_jal_reg/D  -      D       R     DFF_X1          1  0.009   0.000    0.137  
#---------------------------------------------------------------------------------------
Path 1603: VIOLATED (-0.026 ns) Setup Check with Pin mem_rdata_q_reg[18]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[18]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[18]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.149       -0.001

              Setup:-    0.088
      Required Time:=    0.062
       Launch Clock:=   -0.001
          Data Path:+    0.089
              Slack:=   -0.026

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[18]/CK  -      CK     R     (arrival)      61  0.073       -   -0.001  
  mem_rdata_q_reg[18]/Q   -      CK->Q  F     SDFF_X1         3  0.073   0.089    0.088  
  mem_rdata_q_reg[18]/SI  -      SI     F     SDFF_X1         3  0.017   0.000    0.088  
#--------------------------------------------------------------------------------------
Path 1604: VIOLATED (-0.025 ns) Setup Check with Pin mem_rdata_q_reg[8]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[8]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[8]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.149       -0.001

              Setup:-    0.087
      Required Time:=    0.061
       Launch Clock:=   -0.001
          Data Path:+    0.088
              Slack:=   -0.025

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_rdata_q_reg[8]/CK  -      CK     R     (arrival)      62  0.070       -   -0.001  
  mem_rdata_q_reg[8]/Q   -      CK->Q  F     SDFF_X1         3  0.070   0.088    0.087  
  mem_rdata_q_reg[8]/SI  -      SI     F     SDFF_X1         3  0.016   0.000    0.087  
#-------------------------------------------------------------------------------------
Path 1605: VIOLATED (-0.025 ns) Setup Check with Pin is_slti_blt_slt_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_slti_reg/CK
              Clock: (R) clk
           Endpoint: (F) is_slti_blt_slt_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.101 (P)
            Arrival:=    0.137       -0.012

              Setup:-    0.025
      Required Time:=    0.113
       Launch Clock:=   -0.012
          Data Path:+    0.150
              Slack:=   -0.025

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  instr_slti_reg/CK      -      CK      R     (arrival)      69  0.071       -   -0.012  
  instr_slti_reg/QN      -      CK->QN  R     DFF_X1          1  0.071   0.081    0.069  
  g85023__181728/ZN      -      A2->ZN  F     NAND2_X1        2  0.011   0.017    0.086  
  g85679/ZN              -      A2->ZN  F     OR2_X1          1  0.009   0.052    0.138  
  is_slti_blt_slt_reg/D  -      D       F     DFF_X1          1  0.010   0.000    0.138  
#--------------------------------------------------------------------------------------
Path 1606: VIOLATED (-0.025 ns) Setup Check with Pin decoded_imm_j_reg[12]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[12]/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[12]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.139       -0.011

              Setup:-    0.087
      Required Time:=    0.051
       Launch Clock:=   -0.011
          Data Path:+    0.088
              Slack:=   -0.025

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[12]/CK  -      CK     R     (arrival)      63  0.071       -   -0.011  
  decoded_imm_j_reg[12]/Q   -      CK->Q  F     SDFF_X1         3  0.071   0.088    0.076  
  decoded_imm_j_reg[12]/SI  -      SI     F     SDFF_X1         3  0.016   0.000    0.076  
#----------------------------------------------------------------------------------------
Path 1607: VIOLATED (-0.024 ns) Setup Check with Pin mem_wdata_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.107 (P)
            Arrival:=    0.145       -0.007

              Setup:-    0.076
      Required Time:=    0.069
       Launch Clock:=   -0.007
          Data Path:+    0.100
              Slack:=   -0.024

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  reg_op2_reg[5]/CK   -      CK     R     (arrival)      65  0.072       -   -0.007  
  reg_op2_reg[5]/Q    -      CK->Q  F     DFF_X1          2  0.072   0.100    0.093  
  mem_wdata_reg[5]/D  -      D      F     SDFF_X1         2  0.008   0.000    0.093  
#----------------------------------------------------------------------------------
Path 1608: VIOLATED (-0.024 ns) Setup Check with Pin mem_rdata_q_reg[11]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[11]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.149       -0.001

              Setup:-    0.087
      Required Time:=    0.062
       Launch Clock:=   -0.001
          Data Path:+    0.087
              Slack:=   -0.024

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[11]/CK  -      CK     R     (arrival)      62  0.070       -   -0.001  
  mem_rdata_q_reg[11]/Q   -      CK->Q  F     SDFF_X1         3  0.070   0.087    0.086  
  mem_rdata_q_reg[11]/SI  -      SI     F     SDFF_X1         3  0.016   0.000    0.086  
#--------------------------------------------------------------------------------------
Path 1609: VIOLATED (-0.024 ns) Setup Check with Pin mem_rdata_q_reg[15]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[15]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.149       -0.001

              Setup:-    0.087
      Required Time:=    0.062
       Launch Clock:=   -0.001
          Data Path:+    0.087
              Slack:=   -0.024

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[15]/CK  -      CK     R     (arrival)      61  0.073       -   -0.001  
  mem_rdata_q_reg[15]/Q   -      CK->Q  F     SDFF_X1         3  0.073   0.087    0.086  
  mem_rdata_q_reg[15]/SI  -      SI     F     SDFF_X1         3  0.016   0.000    0.086  
#--------------------------------------------------------------------------------------
Path 1610: VIOLATED (-0.023 ns) Setup Check with Pin mem_rdata_q_reg[9]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[9]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.148       -0.002

              Setup:-    0.087
      Required Time:=    0.061
       Launch Clock:=   -0.002
          Data Path:+    0.087
              Slack:=   -0.023

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_rdata_q_reg[9]/CK  -      CK     R     (arrival)      62  0.070       -   -0.002  
  mem_rdata_q_reg[9]/Q   -      CK->Q  F     SDFF_X1         3  0.070   0.087    0.085  
  mem_rdata_q_reg[9]/SI  -      SI     F     SDFF_X1         3  0.016   0.000    0.085  
#-------------------------------------------------------------------------------------
Path 1611: VIOLATED (-0.022 ns) Setup Check with Pin mem_rdata_q_reg[24]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[24]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.143       -0.007

              Setup:-    0.087
      Required Time:=    0.056
       Launch Clock:=   -0.007
          Data Path:+    0.086
              Slack:=   -0.022

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[24]/CK  -      CK     R     (arrival)      65  0.072       -   -0.007  
  mem_rdata_q_reg[24]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.086    0.079  
  mem_rdata_q_reg[24]/SI  -      SI     F     SDFF_X1         2  0.015   0.000    0.079  
#--------------------------------------------------------------------------------------
Path 1612: VIOLATED (-0.022 ns) Setup Check with Pin decoded_imm_j_reg[14]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[14]/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[14]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.139       -0.011

              Setup:-    0.087
      Required Time:=    0.052
       Launch Clock:=   -0.011
          Data Path:+    0.085
              Slack:=   -0.022

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[14]/CK  -      CK     R     (arrival)      63  0.071       -   -0.011  
  decoded_imm_j_reg[14]/Q   -      CK->Q  F     SDFF_X1         3  0.071   0.085    0.074  
  decoded_imm_j_reg[14]/SI  -      SI     F     SDFF_X1         3  0.015   0.000    0.074  
#----------------------------------------------------------------------------------------
Path 1613: VIOLATED (-0.022 ns) Setup Check with Pin mem_wdata_reg[10]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[10]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.062
       Launch Clock:=   -0.006
          Data Path:+    0.089
              Slack:=   -0.022

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[10]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[10]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.089    0.084  
  mem_wdata_reg[10]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.084  
#------------------------------------------------------------------------------------
Path 1614: VIOLATED (-0.020 ns) Setup Check with Pin mem_wdata_reg[9]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[9]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.145       -0.005

              Setup:-    0.082
      Required Time:=    0.063
       Launch Clock:=   -0.005
          Data Path:+    0.088
              Slack:=   -0.020

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[9]/CK  -      CK     R     (arrival)      65  0.072       -   -0.005  
  mem_wdata_reg[9]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.088    0.083  
  mem_wdata_reg[9]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.083  
#-----------------------------------------------------------------------------------
Path 1615: VIOLATED (-0.020 ns) Setup Check with Pin mem_wdata_reg[8]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[8]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[8]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.062
       Launch Clock:=   -0.006
          Data Path:+    0.088
              Slack:=   -0.020

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[8]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[8]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.088    0.082  
  mem_wdata_reg[8]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.082  
#-----------------------------------------------------------------------------------
Path 1616: VIOLATED (-0.020 ns) Setup Check with Pin mem_wdata_reg[13]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[13]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.062
       Launch Clock:=   -0.006
          Data Path:+    0.088
              Slack:=   -0.020

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[13]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[13]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.088    0.082  
  mem_wdata_reg[13]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.082  
#------------------------------------------------------------------------------------
Path 1617: VIOLATED (-0.019 ns) Setup Check with Pin is_sltiu_bltu_sltu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sltu_reg/CK
              Clock: (R) clk
           Endpoint: (F) is_sltiu_bltu_sltu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.101 (P)
            Arrival:=    0.137       -0.012

              Setup:-    0.024
      Required Time:=    0.113
       Launch Clock:=   -0.012
          Data Path:+    0.145
              Slack:=   -0.019

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  instr_sltu_reg/CK         -      CK      R     (arrival)      69  0.071       -   -0.012  
  instr_sltu_reg/Q          -      CK->Q   F     DFF_X1          2  0.071   0.100    0.087  
  g167913/ZN                -      A2->ZN  F     OR2_X2          1  0.008   0.046    0.133  
  is_sltiu_bltu_sltu_reg/D  -      D       F     DFF_X1          1  0.008   0.000    0.133  
#-----------------------------------------------------------------------------------------
Path 1618: VIOLATED (-0.019 ns) Setup Check with Pin mem_rdata_q_reg[16]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[16]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.149       -0.001

              Setup:-    0.086
      Required Time:=    0.063
       Launch Clock:=   -0.001
          Data Path:+    0.083
              Slack:=   -0.019

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[16]/CK  -      CK     R     (arrival)      61  0.073       -   -0.001  
  mem_rdata_q_reg[16]/Q   -      CK->Q  F     SDFF_X1         2  0.073   0.083    0.082  
  mem_rdata_q_reg[16]/SI  -      SI     F     SDFF_X1         2  0.014   0.000    0.082  
#--------------------------------------------------------------------------------------
Path 1619: VIOLATED (-0.019 ns) Setup Check with Pin mem_wdata_reg[17]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[17]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.063
       Launch Clock:=   -0.006
          Data Path:+    0.087
              Slack:=   -0.019

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[17]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[17]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.087    0.081  
  mem_wdata_reg[17]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.081  
#------------------------------------------------------------------------------------
Path 1620: VIOLATED (-0.019 ns) Setup Check with Pin is_lbu_lhu_lw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_lhu_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_lbu_lhu_lw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.096 (P)    0.096 (P)
            Arrival:=    0.133       -0.017

              Setup:-    0.030
      Required Time:=    0.103
       Launch Clock:=   -0.017
          Data Path:+    0.139
              Slack:=   -0.019

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  instr_lhu_reg/CK     -      CK      R     (arrival)      63  0.071       -   -0.017  
  instr_lhu_reg/Q      -      CK->Q   R     DFF_X1          2  0.071   0.112    0.094  
  g85468/ZN            -      A->ZN   F     INV_X2          1  0.017   0.009    0.103  
  g84884__181656/ZN    -      A1->ZN  R     NAND3_X2        2  0.006   0.018    0.122  
  is_lbu_lhu_lw_reg/D  -      D       R     DFF_X1          2  0.015   0.000    0.122  
#------------------------------------------------------------------------------------
Path 1621: VIOLATED (-0.018 ns) Setup Check with Pin mem_wdata_reg[14]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[14]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[14]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.012

              Setup:-    0.082
      Required Time:=    0.056
       Launch Clock:=   -0.012
          Data Path:+    0.087
              Slack:=   -0.018

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[14]/CK  -      CK     R     (arrival)      69  0.071       -   -0.012  
  mem_wdata_reg[14]/Q   -      CK->Q  F     SDFFR_X1        2  0.071   0.087    0.075  
  mem_wdata_reg[14]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.075  
#------------------------------------------------------------------------------------
Path 1622: VIOLATED (-0.018 ns) Setup Check with Pin mem_wdata_reg[24]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[24]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.012

              Setup:-    0.082
      Required Time:=    0.056
       Launch Clock:=   -0.012
          Data Path:+    0.087
              Slack:=   -0.018

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[24]/CK  -      CK     R     (arrival)      69  0.071       -   -0.012  
  mem_wdata_reg[24]/Q   -      CK->Q  F     SDFFR_X1        2  0.071   0.087    0.075  
  mem_wdata_reg[24]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.075  
#------------------------------------------------------------------------------------
Path 1623: VIOLATED (-0.018 ns) Setup Check with Pin mem_wdata_reg[5]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[5]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.145       -0.005

              Setup:-    0.086
      Required Time:=    0.058
       Launch Clock:=   -0.005
          Data Path:+    0.082
              Slack:=   -0.018

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[5]/CK  -      CK     R     (arrival)      65  0.072       -   -0.005  
  mem_wdata_reg[5]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.082    0.077  
  mem_wdata_reg[5]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.077  
#-----------------------------------------------------------------------------------
Path 1624: VIOLATED (-0.018 ns) Setup Check with Pin mem_wdata_reg[15]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[15]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.062
       Launch Clock:=   -0.006
          Data Path:+    0.086
              Slack:=   -0.018

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[15]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[15]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.086    0.080  
  mem_wdata_reg[15]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.080  
#------------------------------------------------------------------------------------
Path 1625: VIOLATED (-0.018 ns) Setup Check with Pin mem_wdata_reg[21]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[21]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.063
       Launch Clock:=   -0.006
          Data Path:+    0.086
              Slack:=   -0.018

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[21]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[21]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.086    0.081  
  mem_wdata_reg[21]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.081  
#------------------------------------------------------------------------------------
Path 1626: VIOLATED (-0.018 ns) Setup Check with Pin mem_rdata_q_reg[17]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[17]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.151        0.001

              Setup:-    0.086
      Required Time:=    0.065
       Launch Clock:=    0.001
          Data Path:+    0.082
              Slack:=   -0.018

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[17]/CK  -      CK     R     (arrival)      62  0.071       -    0.001  
  mem_rdata_q_reg[17]/Q   -      CK->Q  F     SDFF_X1         2  0.071   0.082    0.083  
  mem_rdata_q_reg[17]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.083  
#--------------------------------------------------------------------------------------
Path 1627: VIOLATED (-0.018 ns) Setup Check with Pin mem_rdata_q_reg[19]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[19]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.149       -0.001

              Setup:-    0.086
      Required Time:=    0.063
       Launch Clock:=   -0.001
          Data Path:+    0.082
              Slack:=   -0.018

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[19]/CK  -      CK     R     (arrival)      61  0.073       -   -0.001  
  mem_rdata_q_reg[19]/Q   -      CK->Q  F     SDFF_X1         2  0.073   0.082    0.081  
  mem_rdata_q_reg[19]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.081  
#--------------------------------------------------------------------------------------
Path 1628: VIOLATED (-0.018 ns) Setup Check with Pin mem_wdata_reg[22]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[22]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.063
       Launch Clock:=   -0.006
          Data Path:+    0.086
              Slack:=   -0.018

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[22]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[22]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.086    0.081  
  mem_wdata_reg[22]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.081  
#------------------------------------------------------------------------------------
Path 1629: VIOLATED (-0.018 ns) Setup Check with Pin mem_wdata_reg[12]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[12]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[12]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.063
       Launch Clock:=   -0.006
          Data Path:+    0.086
              Slack:=   -0.018

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[12]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[12]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.086    0.080  
  mem_wdata_reg[12]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.080  
#------------------------------------------------------------------------------------
Path 1630: VIOLATED (-0.018 ns) Setup Check with Pin mem_wdata_reg[31]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[31]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[31]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.063
       Launch Clock:=   -0.006
          Data Path:+    0.086
              Slack:=   -0.018

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[31]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[31]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.086    0.080  
  mem_wdata_reg[31]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.080  
#------------------------------------------------------------------------------------
Path 1631: VIOLATED (-0.018 ns) Setup Check with Pin mem_wdata_reg[23]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[23]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.063
       Launch Clock:=   -0.006
          Data Path:+    0.086
              Slack:=   -0.018

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[23]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[23]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.086    0.080  
  mem_wdata_reg[23]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.080  
#------------------------------------------------------------------------------------
Path 1632: VIOLATED (-0.017 ns) Setup Check with Pin mem_wdata_reg[27]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[27]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.063
       Launch Clock:=   -0.006
          Data Path:+    0.086
              Slack:=   -0.017

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[27]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[27]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.086    0.080  
  mem_wdata_reg[27]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.080  
#------------------------------------------------------------------------------------
Path 1633: VIOLATED (-0.017 ns) Setup Check with Pin mem_wdata_reg[16]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[16]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.063
       Launch Clock:=   -0.006
          Data Path:+    0.086
              Slack:=   -0.017

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[16]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[16]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.086    0.080  
  mem_wdata_reg[16]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.080  
#------------------------------------------------------------------------------------
Path 1634: VIOLATED (-0.017 ns) Setup Check with Pin mem_wdata_reg[30]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[30]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.063
       Launch Clock:=   -0.006
          Data Path:+    0.086
              Slack:=   -0.017

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[30]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[30]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.086    0.080  
  mem_wdata_reg[30]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.080  
#------------------------------------------------------------------------------------
Path 1635: VIOLATED (-0.017 ns) Setup Check with Pin mem_wdata_reg[19]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[19]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.063
       Launch Clock:=   -0.006
          Data Path:+    0.086
              Slack:=   -0.017

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[19]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[19]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.086    0.080  
  mem_wdata_reg[19]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.080  
#------------------------------------------------------------------------------------
Path 1636: VIOLATED (-0.017 ns) Setup Check with Pin mem_wdata_reg[20]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[20]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.012

              Setup:-    0.082
      Required Time:=    0.057
       Launch Clock:=   -0.012
          Data Path:+    0.086
              Slack:=   -0.017

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[20]/CK  -      CK     R     (arrival)      69  0.071       -   -0.012  
  mem_wdata_reg[20]/Q   -      CK->Q  F     SDFFR_X1        2  0.071   0.086    0.074  
  mem_wdata_reg[20]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.074  
#------------------------------------------------------------------------------------
Path 1637: VIOLATED (-0.017 ns) Setup Check with Pin mem_wdata_reg[28]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[28]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[28]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.012

              Setup:-    0.082
      Required Time:=    0.057
       Launch Clock:=   -0.012
          Data Path:+    0.086
              Slack:=   -0.017

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[28]/CK  -      CK     R     (arrival)      69  0.071       -   -0.012  
  mem_wdata_reg[28]/Q   -      CK->Q  F     SDFFR_X1        2  0.071   0.086    0.074  
  mem_wdata_reg[28]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.074  
#------------------------------------------------------------------------------------
Path 1638: VIOLATED (-0.017 ns) Setup Check with Pin mem_wdata_reg[26]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[26]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[26]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.012

              Setup:-    0.082
      Required Time:=    0.057
       Launch Clock:=   -0.012
          Data Path:+    0.086
              Slack:=   -0.017

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[26]/CK  -      CK     R     (arrival)      69  0.071       -   -0.012  
  mem_wdata_reg[26]/Q   -      CK->Q  F     SDFFR_X1        2  0.071   0.086    0.074  
  mem_wdata_reg[26]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.074  
#------------------------------------------------------------------------------------
Path 1639: VIOLATED (-0.017 ns) Setup Check with Pin mem_wdata_reg[18]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[18]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[18]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.063
       Launch Clock:=   -0.006
          Data Path:+    0.086
              Slack:=   -0.017

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[18]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[18]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.086    0.080  
  mem_wdata_reg[18]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.080  
#------------------------------------------------------------------------------------
Path 1640: VIOLATED (-0.017 ns) Setup Check with Pin mem_wdata_reg[11]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[11]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.144       -0.006

              Setup:-    0.082
      Required Time:=    0.063
       Launch Clock:=   -0.006
          Data Path:+    0.086
              Slack:=   -0.017

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[11]/CK  -      CK     R     (arrival)      65  0.072       -   -0.006  
  mem_wdata_reg[11]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.086    0.080  
  mem_wdata_reg[11]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.080  
#------------------------------------------------------------------------------------
Path 1641: VIOLATED (-0.017 ns) Setup Check with Pin mem_wdata_reg[1]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[1]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.145       -0.005

              Setup:-    0.086
      Required Time:=    0.059
       Launch Clock:=   -0.005
          Data Path:+    0.081
              Slack:=   -0.017

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[1]/CK  -      CK     R     (arrival)      65  0.072       -   -0.005  
  mem_wdata_reg[1]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.081    0.076  
  mem_wdata_reg[1]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.076  
#-----------------------------------------------------------------------------------
Path 1642: VIOLATED (-0.017 ns) Setup Check with Pin mem_wdata_reg[3]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[3]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.145       -0.005

              Setup:-    0.086
      Required Time:=    0.059
       Launch Clock:=   -0.005
          Data Path:+    0.081
              Slack:=   -0.017

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[3]/CK  -      CK     R     (arrival)      65  0.072       -   -0.005  
  mem_wdata_reg[3]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.081    0.076  
  mem_wdata_reg[3]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.076  
#-----------------------------------------------------------------------------------
Path 1643: VIOLATED (-0.017 ns) Setup Check with Pin mem_wdata_reg[0]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[0]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.145       -0.005

              Setup:-    0.086
      Required Time:=    0.059
       Launch Clock:=   -0.005
          Data Path:+    0.081
              Slack:=   -0.017

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[0]/CK  -      CK     R     (arrival)      65  0.072       -   -0.005  
  mem_wdata_reg[0]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.081    0.075  
  mem_wdata_reg[0]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.075  
#-----------------------------------------------------------------------------------
Path 1644: VIOLATED (-0.017 ns) Setup Check with Pin mem_wdata_reg[25]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[25]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[25]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.101 (P)    0.101 (P)
            Arrival:=    0.138       -0.012

              Setup:-    0.081
      Required Time:=    0.056
       Launch Clock:=   -0.012
          Data Path:+    0.085
              Slack:=   -0.017

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[25]/CK  -      CK     R     (arrival)      69  0.071       -   -0.012  
  mem_wdata_reg[25]/Q   -      CK->Q  F     SDFFR_X1        2  0.071   0.085    0.073  
  mem_wdata_reg[25]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.073  
#------------------------------------------------------------------------------------
Path 1645: VIOLATED (-0.016 ns) Setup Check with Pin mem_wdata_reg[6]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[6]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.145       -0.005

              Setup:-    0.086
      Required Time:=    0.059
       Launch Clock:=   -0.005
          Data Path:+    0.081
              Slack:=   -0.016

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[6]/CK  -      CK     R     (arrival)      65  0.072       -   -0.005  
  mem_wdata_reg[6]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.081    0.075  
  mem_wdata_reg[6]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.075  
#-----------------------------------------------------------------------------------
Path 1646: VIOLATED (-0.016 ns) Setup Check with Pin mem_wdata_reg[29]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[29]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[29]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.012

              Setup:-    0.081
      Required Time:=    0.057
       Launch Clock:=   -0.012
          Data Path:+    0.085
              Slack:=   -0.016

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[29]/CK  -      CK     R     (arrival)      69  0.071       -   -0.012  
  mem_wdata_reg[29]/Q   -      CK->Q  F     SDFFR_X1        2  0.071   0.085    0.073  
  mem_wdata_reg[29]/SI  -      SI     F     SDFFR_X1        2  0.012   0.000    0.073  
#------------------------------------------------------------------------------------
Path 1647: VIOLATED (-0.015 ns) Setup Check with Pin mem_wdata_reg[2]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[2]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.012

              Setup:-    0.085
      Required Time:=    0.053
       Launch Clock:=   -0.012
          Data Path:+    0.079
              Slack:=   -0.015

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[2]/CK  -      CK     R     (arrival)      69  0.071       -   -0.012  
  mem_wdata_reg[2]/Q   -      CK->Q  F     SDFF_X1         2  0.071   0.079    0.067  
  mem_wdata_reg[2]/SI  -      SI     F     SDFF_X1         2  0.012   0.000    0.067  
#-----------------------------------------------------------------------------------
Path 1648: VIOLATED (-0.015 ns) Setup Check with Pin mem_wdata_reg[7]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[7]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.012

              Setup:-    0.085
      Required Time:=    0.053
       Launch Clock:=   -0.012
          Data Path:+    0.079
              Slack:=   -0.015

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[7]/CK  -      CK     R     (arrival)      69  0.071       -   -0.012  
  mem_wdata_reg[7]/Q   -      CK->Q  F     SDFF_X1         2  0.071   0.079    0.067  
  mem_wdata_reg[7]/SI  -      SI     F     SDFF_X1         2  0.012   0.000    0.067  
#-----------------------------------------------------------------------------------
Path 1649: VIOLATED (-0.014 ns) Setup Check with Pin mem_wdata_reg[4]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[4]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.150        0.000
        Src Latency:+   -0.114       -0.114
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.138       -0.012

              Setup:-    0.085
      Required Time:=    0.053
       Launch Clock:=   -0.012
          Data Path:+    0.079
              Slack:=   -0.014

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[4]/CK  -      CK     R     (arrival)      69  0.071       -   -0.012  
  mem_wdata_reg[4]/Q   -      CK->Q  F     SDFF_X1         2  0.071   0.079    0.067  
  mem_wdata_reg[4]/SI  -      SI     F     SDFF_X1         2  0.012   0.000    0.067  
#-----------------------------------------------------------------------------------

