`define id_0 0
module module_1;
  logic id_2;
  always @(posedge 1) begin
    id_2 <= 'd0;
  end
  assign id_3 = id_3[id_3];
endmodule
