# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../clkenb.sv"
sv xil_defaultlib  "../../../FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv"
sv xil_defaultlib  "../../../FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv"
sv xil_defaultlib  "../../../FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv"
sv xil_defaultlib  "../../../FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv"
sv xil_defaultlib  "../../../FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
