{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606962854429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606962854430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 20:34:14 2020 " "Processing started: Wed Dec 02 20:34:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606962854430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962854430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off letrero -c letrero " "Command: quartus_map --read_settings_files=on --write_settings_files=off letrero -c letrero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962854430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606962855260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606962855260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-arqVGA " "Found design unit 1: VGA-arqVGA" {  } { { "VGA.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865967 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962865967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uni_color_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uni_color_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uni_color_VGA-arquni_color_VGA " "Found design unit 1: uni_color_VGA-arquni_color_VGA" {  } { { "uni_color_VGA.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/uni_color_VGA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865970 ""} { "Info" "ISGN_ENTITY_NAME" "1 uni_color_VGA " "Found entity 1: uni_color_VGA" {  } { { "uni_color_VGA.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/uni_color_VGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962865970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generador_imagen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generador_imagen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generador_imagen-arqgenerador_imagen " "Found design unit 1: generador_imagen-arqgenerador_imagen" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865973 ""} { "Info" "ISGN_ENTITY_NAME" "1 generador_imagen " "Found entity 1: generador_imagen" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962865973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen25MHz-arqgen25MHz " "Found design unit 1: gen25MHz-arqgen25MHz" {  } { { "gen25MHz.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/gen25MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865976 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen25MHz " "Found entity 1: gen25MHz" {  } { { "gen25MHz.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/gen25MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962865976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_vga-arqcontrolador_vga " "Found design unit 1: controlador_vga-arqcontrolador_vga" {  } { { "controlador_vga.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/controlador_vga.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865980 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga " "Found entity 1: controlador_vga" {  } { { "controlador_vga.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/controlador_vga.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962865980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdvga-arqbcdvga " "Found design unit 1: bcdvga-arqbcdvga" {  } { { "bcdVGA.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/bcdVGA.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865982 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdvga " "Found entity 1: bcdvga" {  } { { "bcdVGA.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/bcdVGA.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962865982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-arqrom " "Found design unit 1: rom-arqrom" {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865986 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962865986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arqrelojlento " "Found design unit 1: relojlento-arqrelojlento" {  } { { "relojlento.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/relojlento.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865990 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/relojlento.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962865990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letrero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file letrero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 letrero-arqletrero " "Found design unit 1: letrero-arqletrero" {  } { { "letrero.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865994 ""} { "Info" "ISGN_ENTITY_NAME" "1 letrero " "Found entity 1: letrero" {  } { { "letrero.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962865994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estados-arqestados " "Found design unit 1: estados-arqestados" {  } { { "estados.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/estados.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865997 ""} { "Info" "ISGN_ENTITY_NAME" "1 estados " "Found entity 1: estados" {  } { { "estados.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/estados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962865997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962865997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arqcontador " "Found design unit 1: contador-arqcontador" {  } { { "contador.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/contador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962866000 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/contador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962866000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-arqbcd7seg " "Found design unit 1: bcd7seg-arqbcd7seg" {  } { { "bcd7seg.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/bcd7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962866003 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/bcd7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606962866003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "letrero " "Elaborating entity \"letrero\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606962866054 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display7 letrero.vhd(34) " "Verilog HDL or VHDL warning at letrero.vhd(34): object \"display7\" assigned a value but never read" {  } { { "letrero.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606962866055 "|letrero"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display8 letrero.vhd(35) " "Verilog HDL or VHDL warning at letrero.vhd(35): object \"display8\" assigned a value but never read" {  } { { "letrero.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606962866055 "|letrero"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento relojlento:u1 A:arqrelojlento " "Elaborating entity \"relojlento\" using architecture \"A:arqrelojlento\" for hierarchy \"relojlento:u1\"" {  } { { "letrero.vhd" "u1" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606962866056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "contador contador:u2 A:arqcontador " "Elaborating entity \"contador\" using architecture \"A:arqcontador\" for hierarchy \"contador:u2\"" {  } { { "letrero.vhd" "u2" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606962866058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rom rom:u3 A:arqrom " "Elaborating entity \"rom\" using architecture \"A:arqrom\" for hierarchy \"rom:u3\"" {  } { { "letrero.vhd" "u3" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606962866059 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_rom rom.vhd(15) " "VHDL Signal Declaration warning at rom.vhd(15): used implicit default value for signal \"mem_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606962866060 "|letrero|rom:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_rom rom.vhd(22) " "VHDL Process Statement warning at rom.vhd(22): signal \"mem_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866060 "|letrero|rom:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bcd7seg bcd7seg:u4 A:arqbcd7seg " "Elaborating entity \"bcd7seg\" using architecture \"A:arqbcd7seg\" for hierarchy \"bcd7seg:u4\"" {  } { { "letrero.vhd" "u4" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606962866061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "estados estados:u5 A:arqestados " "Elaborating entity \"estados\" using architecture \"A:arqestados\" for hierarchy \"estados:u5\"" {  } { { "letrero.vhd" "u5" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606962866062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "VGA VGA:u6 A:arqvga " "Elaborating entity \"VGA\" using architecture \"A:arqvga\" for hierarchy \"VGA:u6\"" {  } { { "letrero.vhd" "u6" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606962866064 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixels_out_x6 VGA.vhd(31) " "Verilog HDL or VHDL warning at VGA.vhd(31): object \"pixels_out_x6\" assigned a value but never read" {  } { { "VGA.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606962866066 "|letrero|VGA:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "gen25MHz VGA:u6\|gen25MHz:u1 A:arqgen25mhz " "Elaborating entity \"gen25MHz\" using architecture \"A:arqgen25mhz\" for hierarchy \"VGA:u6\|gen25MHz:u1\"" {  } { { "VGA.vhd" "u1" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606962866066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controlador_vga VGA:u6\|controlador_vga:u2 A:arqcontrolador_vga " "Elaborating entity \"controlador_vga\" using architecture \"A:arqcontrolador_vga\" for hierarchy \"VGA:u6\|controlador_vga:u2\"" {  } { { "VGA.vhd" "u2" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606962866067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bcdvga VGA:u6\|bcdvga:u3 A:arqbcdvga " "Elaborating entity \"bcdvga\" using architecture \"A:arqbcdvga\" for hierarchy \"VGA:u6\|bcdvga:u3\"" {  } { { "VGA.vhd" "u3" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606962866069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "generador_imagen VGA:u6\|generador_imagen:u9 A:arqgenerador_imagen " "Elaborating entity \"generador_imagen\" using architecture \"A:arqgenerador_imagen\" for hierarchy \"VGA:u6\|generador_imagen:u9\"" {  } { { "VGA.vhd" "u9" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606962866073 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_y generador_imagen.vhd(25) " "VHDL Process Statement warning at generador_imagen.vhd(25): signal \"pixels_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866075 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(25) " "VHDL Process Statement warning at generador_imagen.vhd(25): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866075 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_y generador_imagen.vhd(30) " "VHDL Process Statement warning at generador_imagen.vhd(30): signal \"pixels_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866075 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(30) " "VHDL Process Statement warning at generador_imagen.vhd(30): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866075 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_y generador_imagen.vhd(35) " "VHDL Process Statement warning at generador_imagen.vhd(35): signal \"pixels_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866075 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(35) " "VHDL Process Statement warning at generador_imagen.vhd(35): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866075 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_y generador_imagen.vhd(40) " "VHDL Process Statement warning at generador_imagen.vhd(40): signal \"pixels_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866075 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(40) " "VHDL Process Statement warning at generador_imagen.vhd(40): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866075 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_y generador_imagen.vhd(45) " "VHDL Process Statement warning at generador_imagen.vhd(45): signal \"pixels_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866075 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(45) " "VHDL Process Statement warning at generador_imagen.vhd(45): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866075 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_y generador_imagen.vhd(50) " "VHDL Process Statement warning at generador_imagen.vhd(50): signal \"pixels_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866075 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(50) " "VHDL Process Statement warning at generador_imagen.vhd(50): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866075 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_y generador_imagen.vhd(55) " "VHDL Process Statement warning at generador_imagen.vhd(55): signal \"pixels_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866075 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(55) " "VHDL Process Statement warning at generador_imagen.vhd(55): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866075 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(64) " "VHDL Process Statement warning at generador_imagen.vhd(64): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606962866075 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red generador_imagen.vhd(21) " "VHDL Process Statement warning at generador_imagen.vhd(21): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green generador_imagen.vhd(21) " "VHDL Process Statement warning at generador_imagen.vhd(21): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue generador_imagen.vhd(21) " "VHDL Process Statement warning at generador_imagen.vhd(21): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pix_out_x generador_imagen.vhd(21) " "VHDL Process Statement warning at generador_imagen.vhd(21): inferring latch(es) for signal or variable \"pix_out_x\", which holds its previous value in one or more paths through the process" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[0\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[0\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[1\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[1\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[2\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[2\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[3\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[3\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[4\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[4\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[5\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[5\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[6\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[6\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[7\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[7\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[8\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[8\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[9\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[9\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[10\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[10\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[11\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[11\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866076 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[12\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[12\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[13\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[13\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[14\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[14\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[15\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[15\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[16\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[16\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[17\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[17\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[18\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[18\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[19\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[19\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[20\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[20\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[21\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[21\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[22\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[22\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[23\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[23\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[24\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[24\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[25\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[25\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[26\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[26\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[27\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[27\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[28\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[28\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[29\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[29\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[30\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[30\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[31\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[31\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] generador_imagen.vhd(21) " "Inferred latch for \"blue\[0\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] generador_imagen.vhd(21) " "Inferred latch for \"blue\[1\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] generador_imagen.vhd(21) " "Inferred latch for \"blue\[2\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] generador_imagen.vhd(21) " "Inferred latch for \"blue\[3\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] generador_imagen.vhd(21) " "Inferred latch for \"green\[0\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] generador_imagen.vhd(21) " "Inferred latch for \"green\[1\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866077 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] generador_imagen.vhd(21) " "Inferred latch for \"green\[2\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866078 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] generador_imagen.vhd(21) " "Inferred latch for \"green\[3\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866078 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] generador_imagen.vhd(21) " "Inferred latch for \"red\[0\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866078 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] generador_imagen.vhd(21) " "Inferred latch for \"red\[1\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866078 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] generador_imagen.vhd(21) " "Inferred latch for \"red\[2\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866078 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] generador_imagen.vhd(21) " "Inferred latch for \"red\[3\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962866078 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "uni_color_VGA VGA:u6\|uni_color_VGA:u15 A:arquni_color_vga " "Elaborating entity \"uni_color_VGA\" using architecture \"A:arquni_color_vga\" for hierarchy \"VGA:u6\|uni_color_VGA:u15\"" {  } { { "VGA.vhd" "u15" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606962866082 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:u3\|bus_datos\[0\] " "Converted tri-state buffer \"rom:u3\|bus_datos\[0\]\" feeding internal logic into a wire" {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606962866355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:u3\|bus_datos\[1\] " "Converted tri-state buffer \"rom:u3\|bus_datos\[1\]\" feeding internal logic into a wire" {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606962866355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:u3\|bus_datos\[2\] " "Converted tri-state buffer \"rom:u3\|bus_datos\[2\]\" feeding internal logic into a wire" {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606962866355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:u3\|bus_datos\[3\] " "Converted tri-state buffer \"rom:u3\|bus_datos\[3\]\" feeding internal logic into a wire" {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606962866355 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1606962866355 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/frase.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/frase.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1606962866442 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "rom:u3\|mem_rom " "RAM logic \"rom:u3\|mem_rom\" is uninferred because MIF is not supported for the selected family" {  } { { "rom.vhd" "mem_rom" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1606962866460 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606962866460 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|red\[3\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|red\[2\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|red\[1\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|green\[3\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|green\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|green\[2\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|green\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|green\[1\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|green\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|green\[0\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|green\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|blue\[3\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|blue\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|blue\[2\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|blue\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|blue\[1\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|blue\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|blue\[0\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|blue\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|red\[3\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|red\[2\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|red\[1\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|green\[3\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|green\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|green\[2\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|green\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|green\[1\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|green\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|green\[0\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|green\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|blue\[3\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|blue\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|blue\[2\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|blue\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|blue\[1\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|blue\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|blue\[0\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|blue\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|red\[3\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|red\[2\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|red\[1\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|green\[3\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|green\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|green\[2\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|green\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|green\[1\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|green\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|green\[0\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|green\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|blue\[3\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|blue\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|blue\[2\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|blue\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|blue\[1\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|blue\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|blue\[0\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|blue\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|red\[3\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|red\[2\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|red\[1\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|green\[3\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|green\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|green\[2\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|green\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|green\[1\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|green\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|green\[0\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|green\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|blue\[3\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|blue\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|blue\[2\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|blue\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|blue\[1\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|blue\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|blue\[0\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|blue\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|red\[3\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|red\[2\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|red\[1\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|green\[3\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|green\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|green\[2\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|green\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|green\[1\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|green\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|green\[0\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|green\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|blue\[3\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|blue\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|blue\[2\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|blue\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|blue\[1\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|blue\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|blue\[0\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|blue\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|red\[3\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|red\[2\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|red\[1\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|green\[3\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|green\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|green\[2\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|green\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|green\[1\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|green\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|green\[0\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|green\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|blue\[3\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|blue\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|blue\[2\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|blue\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|blue\[1\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|blue\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|blue\[0\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|blue\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606962866851 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1606962866851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606962867236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606962868725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606962868725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "516 " "Implemented 516 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606962868818 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606962868818 ""} { "Info" "ICUT_CUT_TM_LCELLS" "455 " "Implemented 455 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606962868818 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606962868818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606962868865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 20:34:28 2020 " "Processing ended: Wed Dec 02 20:34:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606962868865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606962868865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606962868865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606962868865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606962870416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606962870417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 20:34:29 2020 " "Processing started: Wed Dec 02 20:34:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606962870417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606962870417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off letrero -c letrero " "Command: quartus_fit --read_settings_files=off --write_settings_files=off letrero -c letrero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606962870417 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606962870649 ""}
{ "Info" "0" "" "Project  = letrero" {  } {  } 0 0 "Project  = letrero" 0 0 "Fitter" 0 0 1606962870650 ""}
{ "Info" "0" "" "Revision = letrero" {  } {  } 0 0 "Revision = letrero" 0 0 "Fitter" 0 0 1606962870650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606962870762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606962870763 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "letrero 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"letrero\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606962870776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606962870825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606962870825 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606962871043 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606962871055 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606962871367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606962871367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606962871367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606962871367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606962871367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606962871367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606962871367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606962871367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606962871367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606962871367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606962871367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606962871367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606962871367 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606962871367 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "a:/programas/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/programas/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606962871371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "a:/programas/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/programas/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606962871371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "a:/programas/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/programas/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606962871371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "a:/programas/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/programas/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606962871371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "a:/programas/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/programas/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606962871371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "a:/programas/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/programas/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606962871371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "a:/programas/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/programas/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606962871371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "a:/programas/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/programas/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606962871371 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606962871371 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606962871372 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606962871372 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606962871372 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606962871372 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606962871374 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1606962872308 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "letrero.sdc " "Synopsys Design Constraints File file not found: 'letrero.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606962872309 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606962872310 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606962872315 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606962872315 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606962872316 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606962872354 ""}  } { { "letrero.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606962872354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA:u6\|gen25MHz:u1\|clkout~reg0  " "Automatically promoted node VGA:u6\|gen25MHz:u1\|clkout~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606962872355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:u6\|gen25MHz:u1\|clkout~0 " "Destination node VGA:u6\|gen25MHz:u1\|clkout~0" {  } { { "gen25MHz.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/gen25MHz.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606962872355 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1606962872355 ""}  } { { "gen25MHz.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/gen25MHz.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606962872355 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojlento:u1\|led  " "Automatically promoted node relojlento:u1\|led " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606962872355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojlento:u1\|led~0 " "Destination node relojlento:u1\|led~0" {  } { { "relojlento.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/relojlento.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606962872355 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1606962872355 ""}  } { { "relojlento.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/relojlento.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606962872355 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA:u6\|controlador_vga:u2\|display_ena  " "Automatically promoted node VGA:u6\|controlador_vga:u2\|display_ena " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606962872355 ""}  } { { "controlador_vga.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/controlador_vga.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606962872355 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606962872848 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606962872849 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606962872849 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606962872850 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606962872851 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606962872852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606962872852 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606962872852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606962872883 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606962872884 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606962872884 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606962873031 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1606962873040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606962874778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606962874930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606962874957 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606962877674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606962877675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606962878437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X67_Y33 X78_Y43 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43" {  } { { "loc" "" { Generic "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43"} { { 12 { 0 ""} 67 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606962880239 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606962880239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1606962882205 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606962882205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606962882208 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.51 " "Total time spent on timing analysis during the Fitter is 0.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606962882414 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606962882426 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606962882911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606962882911 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606962883696 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606962884586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/output_files/letrero.fit.smsg " "Generated suppressed messages file A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/output_files/letrero.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606962885010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5655 " "Peak virtual memory: 5655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606962885666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 20:34:45 2020 " "Processing ended: Wed Dec 02 20:34:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606962885666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606962885666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606962885666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606962885666 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606962886838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606962886839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 20:34:46 2020 " "Processing started: Wed Dec 02 20:34:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606962886839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606962886839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off letrero -c letrero " "Command: quartus_asm --read_settings_files=off --write_settings_files=off letrero -c letrero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606962886839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1606962887318 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606962888988 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606962889120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606962890106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 20:34:50 2020 " "Processing ended: Wed Dec 02 20:34:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606962890106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606962890106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606962890106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606962890106 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606962890755 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606962891587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606962891587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 20:34:51 2020 " "Processing started: Wed Dec 02 20:34:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606962891587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606962891587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta letrero -c letrero " "Command: quartus_sta letrero -c letrero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606962891588 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606962891799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606962892140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606962892140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606962892184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606962892184 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1606962892445 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "letrero.sdc " "Synopsys Design Constraints File file not found: 'letrero.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1606962892494 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1606962892494 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA:u6\|gen25MHz:u1\|clkout~reg0 VGA:u6\|gen25MHz:u1\|clkout~reg0 " "create_clock -period 1.000 -name VGA:u6\|gen25MHz:u1\|clkout~reg0 VGA:u6\|gen25MHz:u1\|clkout~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606962892496 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606962892496 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA:u6\|controlador_vga:u2\|display_ena VGA:u6\|controlador_vga:u2\|display_ena " "create_clock -period 1.000 -name VGA:u6\|controlador_vga:u2\|display_ena VGA:u6\|controlador_vga:u2\|display_ena" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606962892496 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name relojlento:u1\|led relojlento:u1\|led " "create_clock -period 1.000 -name relojlento:u1\|led relojlento:u1\|led" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606962892496 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606962892496 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1606962892498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606962892499 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606962892500 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606962892512 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1606962892523 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606962892527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.826 " "Worst-case setup slack is -5.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.826             -32.435 VGA:u6\|controlador_vga:u2\|display_ena  " "   -5.826             -32.435 VGA:u6\|controlador_vga:u2\|display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.778            -151.786 VGA:u6\|gen25MHz:u1\|clkout~reg0  " "   -4.778            -151.786 VGA:u6\|gen25MHz:u1\|clkout~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.584             -85.873 clk  " "   -4.584             -85.873 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.401             -26.741 relojlento:u1\|led  " "   -1.401             -26.741 relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606962892534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 VGA:u6\|gen25MHz:u1\|clkout~reg0  " "    0.340               0.000 VGA:u6\|gen25MHz:u1\|clkout~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 relojlento:u1\|led  " "    0.348               0.000 relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 clk  " "    0.420               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.372               0.000 VGA:u6\|controlador_vga:u2\|display_ena  " "    1.372               0.000 VGA:u6\|controlador_vga:u2\|display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606962892544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606962892551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606962892559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clk  " "   -3.000             -40.881 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 VGA:u6\|gen25MHz:u1\|clkout~reg0  " "   -1.403             -61.732 VGA:u6\|gen25MHz:u1\|clkout~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -54.717 relojlento:u1\|led  " "   -1.403             -54.717 relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 VGA:u6\|controlador_vga:u2\|display_ena  " "    0.467               0.000 VGA:u6\|controlador_vga:u2\|display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962892568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606962892568 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606962892586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606962892609 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606962893469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606962893592 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606962893607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.331 " "Worst-case setup slack is -5.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.331             -29.945 VGA:u6\|controlador_vga:u2\|display_ena  " "   -5.331             -29.945 VGA:u6\|controlador_vga:u2\|display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.332            -136.774 VGA:u6\|gen25MHz:u1\|clkout~reg0  " "   -4.332            -136.774 VGA:u6\|gen25MHz:u1\|clkout~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.197             -78.215 clk  " "   -4.197             -78.215 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.224             -21.493 relojlento:u1\|led  " "   -1.224             -21.493 relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606962893614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 VGA:u6\|gen25MHz:u1\|clkout~reg0  " "    0.305               0.000 VGA:u6\|gen25MHz:u1\|clkout~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 relojlento:u1\|led  " "    0.312               0.000 relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 clk  " "    0.382               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.374               0.000 VGA:u6\|controlador_vga:u2\|display_ena  " "    1.374               0.000 VGA:u6\|controlador_vga:u2\|display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606962893624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606962893635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606962893643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clk  " "   -3.000             -40.881 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 VGA:u6\|gen25MHz:u1\|clkout~reg0  " "   -1.403             -61.732 VGA:u6\|gen25MHz:u1\|clkout~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -54.717 relojlento:u1\|led  " "   -1.403             -54.717 relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 VGA:u6\|controlador_vga:u2\|display_ena  " "    0.412               0.000 VGA:u6\|controlador_vga:u2\|display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606962893649 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606962893665 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606962893857 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606962893860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.076 " "Worst-case setup slack is -2.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.076             -11.709 VGA:u6\|controlador_vga:u2\|display_ena  " "   -2.076             -11.709 VGA:u6\|controlador_vga:u2\|display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463             -20.658 clk  " "   -1.463             -20.658 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.441             -39.255 VGA:u6\|gen25MHz:u1\|clkout~reg0  " "   -1.441             -39.255 VGA:u6\|gen25MHz:u1\|clkout~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133              -0.357 relojlento:u1\|led  " "   -0.133              -0.357 relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606962893867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 VGA:u6\|gen25MHz:u1\|clkout~reg0  " "    0.148               0.000 VGA:u6\|gen25MHz:u1\|clkout~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 relojlento:u1\|led  " "    0.151               0.000 relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clk  " "    0.167               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744               0.000 VGA:u6\|controlador_vga:u2\|display_ena  " "    0.744               0.000 VGA:u6\|controlador_vga:u2\|display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606962893877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606962893885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606962893892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.878 clk  " "   -3.000             -30.878 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 VGA:u6\|gen25MHz:u1\|clkout~reg0  " "   -1.000             -44.000 VGA:u6\|gen25MHz:u1\|clkout~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -39.000 relojlento:u1\|led  " "   -1.000             -39.000 relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 VGA:u6\|controlador_vga:u2\|display_ena  " "    0.373               0.000 VGA:u6\|controlador_vga:u2\|display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606962893899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606962893899 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606962894943 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606962894944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606962895044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 20:34:55 2020 " "Processing ended: Wed Dec 02 20:34:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606962895044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606962895044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606962895044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606962895044 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus Prime Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606962895780 ""}
