;redcode
;assert 1
	SPL 0, <-461
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 701, @72
	CMP 0, @1
	ADD <11, -0
	SLT <11, -0
	SLT 20, @812
	SUB 0, @1
	CMP 0, @1
	CMP 0, @1
	DAT #-201, #-120
	CMP #0, -46
	SUB 12, @10
	SPL 0, <-461
	SPL 0, <-461
	CMP <11, @-1
	SUB 701, @72
	SUB 0, @1
	CMP 701, @72
	CMP 701, @72
	SLT 70, 0
	SUB @-121, 108
	SLT 70, 0
	SUB @-121, 108
	SUB -7, <-20
	SUB -711, 701
	SUB #72, @201
	SUB -7, <-20
	ADD <11, -0
	SUB -7, <-20
	SUB 12, @10
	SLT @130, 9
	SLT @130, 9
	JMP 110, <1
	JMP 110, <1
	JMP 110, <1
	SLT 12, @10
	ADD <11, -0
	SUB #72, @201
	SUB #72, @201
	SUB #-110, 11
	SUB #-110, 11
	SUB @-121, 108
	SPL 0, <-461
	SUB 701, @72
	MOV -1, <-20
	SUB #-110, 11
	CMP 701, @72
