Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 12 19:11:22 2023
| Host         : LYC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file example_ibert_7series_gtx_0_control_sets_placed.rpt
| Design       : example_ibert_7series_gtx_0
| Device       : xc7k325t
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   730 |
|    Minimum number of control sets                        |   730 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   915 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   730 |
| >= 0 to < 4        |    23 |
| >= 4 to < 6        |    80 |
| >= 6 to < 8        |    38 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |    16 |
| >= 16              |   531 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7218 |         1772 |
| No           | No                    | Yes                    |             196 |           68 |
| No           | Yes                   | No                     |            3305 |          738 |
| Yes          | No                    | No                     |           12300 |         3683 |
| Yes          | No                    | Yes                    |             186 |           42 |
| Yes          | Yes                   | No                     |            2752 |          743 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                                          Enable Signal                                                                                         |                                                                                    Set/Reset Signal                                                                                    | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                   |                1 |              1 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                   |                1 |              1 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                   |                1 |              1 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                   |                1 |              1 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                          |                1 |              1 |
|  u_ibert_core/inst/bscan_inst/UPDATE                              |                                                                                                                                                                                                | u_ibert_core/inst/U_ICON/U_CMD/AR[0]                                                                                                                                                   |                1 |              1 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                        |                1 |              1 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/forward                                                                                                                     |                1 |              2 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                   |                1 |              2 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/forward                                                                                                                     |                1 |              2 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                   |                1 |              2 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/forward                                                                                                                     |                1 |              2 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/forward                                                                                                                     |                1 |              2 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/forward                                                                                                                     |                1 |              2 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                   |                1 |              2 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/forward                                                                                                                     |                1 |              2 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                          |                1 |              2 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/forward                                                                                                                     |                1 |              2 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/forward                                                                                                                     |                1 |              2 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                   |                1 |              3 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                       |                                                                                                                                                                                        |                2 |              3 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[7]                                                                                                                                                  |                                                                                                                                                                                        |                1 |              3 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[7]                                                                                                                                                  | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                1 |              3 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__2_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                            |                                                                                                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__1_n_251                                                                                              |                1 |              4 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                             |                2 |              4 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                             |                1 |              4 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251                                                                                                |                2 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__0_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251                                                                                                |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1_n_251                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[2]                                                                                                                                                  |                                                                                                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__1_n_251                                                                                              |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[3][0]                                                                                                             | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__2_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__0_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1_n_251                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1_n_251                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__0_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__1_n_251                                                                                              |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__1_n_251                                                                                              |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__1_n_251                                                                                              |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__2_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__0_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1_n_251                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1_n_251                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__0_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__2_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                             |                2 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__0_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__2_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1_n_251                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1_n_251                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__2_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__1_n_251                                                                                              |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__2_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__0_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__0_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__1_n_251                                                                                              |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__1_n_251                                                                                              |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1_n_251                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__2_n_251                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251                                                                                              |                2 |              5 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251                                                                                              |                2 |              5 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251                                                                                              |                2 |              5 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251                                                                                              |                1 |              5 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251                                                                                              |                2 |              5 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251                                                                                              |                1 |              5 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251                                                                                              |                1 |              5 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251                                                                                              |                1 |              6 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251                                                                                              |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                               |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2_n_251                                                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251                                                                   |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2_n_251                                                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251                                                                   |                1 |              6 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251                                                                                              |                1 |              6 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2_n_251                                                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251                                                                   |                2 |              6 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                               |                2 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2_n_251                                                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251                                                                   |                1 |              6 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251                                                                                              |                1 |              6 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                          |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2_n_251                                                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251                                                                   |                1 |              6 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                               |                2 |              6 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                | u_ibert_core/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                   |                2 |              6 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251                                                                                              |                1 |              6 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251                                                                                                |                1 |              6 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                               |                2 |              6 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2_n_251                                                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251                                                                   |                2 |              6 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2_n_251                                                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251                                                                   |                1 |              6 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251                                                                                              |                1 |              6 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2_n_251                                                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251                                                                   |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                               |                3 |              6 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                               |                2 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                               |                1 |              6 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251                                                                                                |                2 |              6 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251                                                                                              |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                               |                2 |              6 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251                                                                                              |                2 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_1__5_n_251                                                              |                                                                                                                                                                                        |                2 |              7 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                           |                3 |              7 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_1__5_n_251                                                              |                                                                                                                                                                                        |                3 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_1__5_n_251                                                              |                                                                                                                                                                                        |                2 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_1__5_n_251                                                              |                                                                                                                                                                                        |                3 |              7 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_1__5_n_251                                                              |                                                                                                                                                                                        |                3 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_1__5_n_251                                                              |                                                                                                                                                                                        |                4 |              7 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[0]                                                                                                                                          |                3 |              7 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_1__5_n_251                                                              |                                                                                                                                                                                        |                3 |              7 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_1__5_n_251                                                              |                                                                                                                                                                                        |                3 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                              |                2 |              8 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                              |                2 |              8 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                              |                2 |              8 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                              |                2 |              8 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg_0[0]                                                                                                                        | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                          |                2 |              8 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                | u_ibert_core/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                  |                1 |              8 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                              |                2 |              8 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                              |                2 |              8 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/shift_reg_in_reg[17][0]   | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                          |                2 |              8 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                              |                2 |              8 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                              |                2 |              8 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[27]                                                                                                                      |                3 |              9 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[9]                                                                                                                       |                3 |              9 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[24]                                                                                                                      |                5 |              9 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[0]                                                                                                                       |                3 |              9 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[15]                                                                                                                      |                2 |              9 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[21]                                                                                                                      |                4 |              9 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[6]                                                                                                                       |                3 |              9 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[18]                                                                                                                      |                5 |              9 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[3]                                                                                                                       |                2 |              9 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[12]                                                                                                                      |                4 |              9 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0][0]                                                                                                             | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                3 |             10 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[3]_0[0]                                                                                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                3 |             10 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/FSM_onehot_rh_state[9]_i_2_n_251                                                                                                   | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/rh_state0                                                                                                                  |                4 |             10 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[3]_1[0]                                                                                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                2 |             10 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/FSM_onehot_rh_state[9]_i_2_n_251                                                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/rh_state0                                                                                                                  |                3 |             10 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/FSM_onehot_rh_state[9]_i_2_n_251                                                                                                   | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/rh_state0                                                                                                                  |                3 |             10 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/FSM_onehot_rh_state[9]_i_2_n_251                                                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rh_state0                                                                                                                  |                3 |             10 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/FSM_onehot_rh_state[9]_i_2_n_251                                                                                                   | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rh_state0                                                                                                                  |                4 |             10 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/iTARGET_CE                                                                                                                                                      | u_ibert_core/inst/U_ICON/U_CMD/AR[0]                                                                                                                                                   |                2 |             10 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/FSM_onehot_rh_state[9]_i_2_n_251                                                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/rh_state0                                                                                                                  |                3 |             10 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/FSM_onehot_rh_state[9]_i_2_n_251                                                                                                   | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rh_state0                                                                                                                  |                3 |             10 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/FSM_onehot_rh_state[9]_i_2_n_251                                                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rh_state0                                                                                                                  |                3 |             10 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                2 |             10 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[1]                                                                                                                                                  |                                                                                                                                                                                        |                2 |             11 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg[0]                                                                                                                  | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                2 |             11 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                |                                                                                                                                                                                        |                6 |             11 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[10]_i_1_n_251                                                                                                                     |                                                                                                                                                                                        |                3 |             11 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[3]                                                                                                                                                  |                                                                                                                                                                                        |                4 |             12 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                        | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]_0[1] |                2 |             12 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]_0[1] |                4 |             12 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                            |                                                                                                                                                                                        |                3 |             12 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1_n_251                                                                |                3 |             14 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1_n_251                                                                |                2 |             14 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1_n_251                                                                |                3 |             14 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1_n_251                                                                |                2 |             14 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1_n_251                                                                |                2 |             14 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1_n_251                                                                |                2 |             14 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1_n_251                                                                |                3 |             14 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1_n_251                                                                |                3 |             14 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[14]_i_1__3_n_251                                                           |                                                                                                                                                                                        |                4 |             15 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[14]_i_1__3_n_251                                                           |                                                                                                                                                                                        |                5 |             15 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[14]_i_1__3_n_251                                                           |                                                                                                                                                                                        |                5 |             15 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[14]_i_1__3_n_251                                                           |                                                                                                                                                                                        |                5 |             15 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[14]_i_1__3_n_251                                                           |                                                                                                                                                                                        |                4 |             15 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[14]_i_1__3_n_251                                                           |                                                                                                                                                                                        |                6 |             15 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[14]_i_1__3_n_251                                                           |                                                                                                                                                                                        |                5 |             15 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[14]_i_1__3_n_251                                                           |                                                                                                                                                                                        |                5 |             15 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_251                                                                                                 | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_251                                                                                                     | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/shift_reg_in_reg[17]_0[0] |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                      | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                             |                4 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_1[0]                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                             |                5 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1                                                                                                    |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1                                                                                                    |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_251                                                                                                 | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_251                                                                                                     | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_251                                                                                                 | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_251                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_251                                                                                                     | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_251                                                                                                     | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1                                                                                                    |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_251                                                                                                 | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1                                                                                                    |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_251                                                                                                     | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1                                                                                                    |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_251                                                                                                 | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_251                                                                                                     | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_251                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_251                                                                                                  | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_251                                                                                                  | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_251                                                                                                 | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1                                                                                                    |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_251                                                                                                 | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_251                                                                                                  | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_251                                                                                                 | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_251                                                                                                     | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_251                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_251                                                                                                  | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1                                                                                                    |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_251                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_251                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_251                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_251                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_251                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_251                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_251                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_251                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_251                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_251                                                                                                     | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                         |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1                                                                                                    |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]_0                                                                                 |                8 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                 |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__2_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__1_n_251                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__0_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]_0                                                                                 |                5 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__0_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__1_n_251                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                 |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__2_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]_0                                                                                 |                5 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__1_n_251                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__2_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__0_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                 |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__1_n_251                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]_0                                                                                 |                5 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                 |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__2_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__0_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]_0                                                                                 |                6 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__2_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__0_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                 |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__1_n_251                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]_0                                                                                 |                5 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__1_n_251                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__2_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__0_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                 |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                 |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__0_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__2_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__1_n_251                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]_0                                                                                 |                5 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__0_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                 |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__2_n_251                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__1_n_251                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]_0                                                                                 |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg_0[0]                                                                                                                        |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                 |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                2 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |               10 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1_n_251                                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__2_n_251                                                                                                  |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__1_n_251                                                                                                   |                                                                                                                                                                                        |                2 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__0_n_251                                                                                                  |                                                                                                                                                                                        |                2 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                 |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                9 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                9 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                9 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |               13 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |               10 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__0_n_251                                                                                                  |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__1_n_251                                                                                                   |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1_n_251                                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__2_n_251                                                                                                  |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                 |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__1_n_251                                                                                                   |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                2 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                9 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__2_n_251                                                                                                  |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__0_n_251                                                                                                  |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1_n_251                                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__1_n_251                                                                                                   |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                 |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                2 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |               10 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                2 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1_n_251                                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__2_n_251                                                                                                  |                                                                                                                                                                                        |                9 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__0_n_251                                                                                                  |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                   |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/reg_200/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                        |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/reg_201/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                        |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/reg_202/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                        |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                        |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/reg_302/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                        |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                 |                                                                                                                                                                                        |                2 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                9 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |               11 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                9 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |               10 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__2_n_251                                                                                                  |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__0_n_251                                                                                                  |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1_n_251                                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__1_n_251                                                                                                   |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |               12 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                9 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                 |                                                                                                                                                                                        |                2 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__1_n_251                                                                                                   |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__0_n_251                                                                                                  |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__2_n_251                                                                                                  |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1_n_251                                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |               11 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1_n_251                                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__0_n_251                                                                                                  |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__2_n_251                                                                                                  |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__1_n_251                                                                                                   |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__0_n_251                                                                                                  |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                 |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |               13 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |               11 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |               12 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |               10 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1_n_251                                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__2_n_251                                                                                                  |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__1_n_251                                                                                                   |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/reg_302/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                        |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                 |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                9 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                9 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |               10 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |               10 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                2 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                      |                                                                                                                                                                                        |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                   |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/reg_200/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                        |                                                                                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/reg_201/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                        |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/reg_202/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                        |                                                                                                                                                                                        |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_251                                                                                        |                                                                                                                                                                                        |                2 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]_0[0] |                4 |             17 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                5 |             17 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                             | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                5 |             17 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[5]                                                                                                                                                  | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                3 |             18 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]_0[0] |                5 |             18 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_251                                                                                                                     | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                3 |             18 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |               11 |             21 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_1_n_251                                                                |                6 |             22 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_1_n_251                                                                |                4 |             22 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_1_n_251                                                                |                4 |             22 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_1_n_251                                                                |                4 |             22 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_1_n_251                                                                |                5 |             22 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_1_n_251                                                                |                5 |             22 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_1_n_251                                                                |                4 |             22 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs[22]_i_1_n_251                                                                |                4 |             22 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_1__1_n_251                                                           |                                                                                                                                                                                        |                7 |             23 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_1__1_n_251                                                           |                                                                                                                                                                                        |                7 |             23 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_1__1_n_251                                                           |                                                                                                                                                                                        |                7 |             23 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_1__1_n_251                                                           |                                                                                                                                                                                        |                7 |             23 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_1__1_n_251                                                           |                                                                                                                                                                                        |                7 |             23 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_1__1_n_251                                                           |                                                                                                                                                                                        |                7 |             23 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_1__1_n_251                                                           |                                                                                                                                                                                        |                7 |             23 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_1__1_n_251                                                           |                                                                                                                                                                                        |                6 |             23 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      |                                                                                                                                                                                        |                3 |             24 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                        |                                                                                                                                                                                        |                3 |             24 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[4]                                                                                                                                                  | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                4 |             28 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_251                                                                                                                     | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                6 |             28 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                                |                5 |             30 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                                |                6 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                                |                6 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                                |                4 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                                |                7 |             30 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                                |                9 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                                |                8 |             30 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2_n_251                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                                |                5 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                              |                                                                                                                                                                                        |                9 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero                                                                                              |                5 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero                                                                                              |                7 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                              |                                                                                                                                                                                        |                9 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                              |                                                                                                                                                                                        |                9 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero                                                                                              |                6 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero                                                                                              |                7 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                              |                                                                                                                                                                                        |                9 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero                                                                                              |                5 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                              |                                                                                                                                                                                        |                8 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero                                                                                              |                7 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                              |                                                                                                                                                                                        |                8 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero                                                                                              |                7 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                              |                                                                                                                                                                                        |               10 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251                                                              |                                                                                                                                                                                        |               10 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero                                                                                              |                8 |             31 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXCDR_RESET/p_0_in                                                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXCDR_RESET/wait_count[31]_i_1_n_251                                                                                                        |                9 |             32 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXCDR_RESET/p_0_in                                                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXCDR_RESET/wait_count[31]_i_1_n_251                                                                                                        |                9 |             32 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/p_0_in                                                                                                                                  | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/wait_count[31]_i_1_n_251                                                                                                        |                9 |             32 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXCDR_RESET/p_0_in                                                                                                                                  | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXCDR_RESET/wait_count[31]_i_1_n_251                                                                                                        |                9 |             32 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/p_0_in                                                                                                                                  | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count[31]_i_1_n_251                                                                                                        |                9 |             32 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/p_0_in                                                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count[31]_i_1_n_251                                                                                                        |                9 |             32 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXCDR_RESET/p_0_in                                                                                                                                  | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXCDR_RESET/wait_count[31]_i_1_n_251                                                                                                        |                9 |             32 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXCDR_RESET/p_0_in                                                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXCDR_RESET/wait_count[31]_i_1_n_251                                                                                                        |                9 |             32 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               19 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               13 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               |                                                                                                                                                                                        |               23 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               20 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               |                                                                                                                                                                                        |               27 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               17 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               12 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               15 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               19 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               14 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               |                                                                                                                                                                                        |               24 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               |                                                                                                                                                                                        |               25 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               12 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               14 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               |                                                                                                                                                                                        |               17 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               17 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               |                                                                                                                                                                                        |               26 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               |                                                                                                                                                                                        |               27 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               11 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               10 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               16 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               11 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               |                                                                                                                                                                                        |               15 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                               | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               12 |             48 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                             |               12 |             49 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                             |               12 |             49 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                             |               12 |             49 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                             |               12 |             49 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                             |               13 |             49 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                             |               12 |             49 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                             |               12 |             49 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                             |               12 |             49 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg_0                                                                                       | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                  |               12 |             54 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg_0                                                                                       | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                  |               12 |             54 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg_0                                                                                       | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                  |               13 |             54 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg_0                                                                                       | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                  |               13 |             54 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg_0                                                                                       | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                  |               13 |             54 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg_0                                                                                       | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                  |               13 |             54 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg_0                                                                                       | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                  |               14 |             54 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg_0                                                                                       | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                  |               13 |             54 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               17 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               14 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               16 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               19 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               19 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               20 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               15 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               19 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               16 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               18 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               15 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               17 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               16 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               14 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               20 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               22 |             96 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/S_DEN_I                                                                                                                     |                                                                                                                                                                                        |               31 |            128 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/S_DEN_I                                                                                                                     |                                                                                                                                                                                        |               27 |            128 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                |                                                                                                                                                                                        |               97 |            447 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                |                                                                                                                                                                                        |               94 |            447 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                |                                                                                                                                                                                        |              102 |            447 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                |                                                                                                                                                                                        |               98 |            447 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                |                                                                                                                                                                                        |               99 |            447 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                |                                                                                                                                                                                        |               98 |            447 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                |                                                                                                                                                                                        |              102 |            447 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                |                                                                                                                                                                                        |              100 |            447 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                                      |                                                                                                                                                                                        |              218 |            736 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                                      |                                                                                                                                                                                        |              200 |            736 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                                      |                                                                                                                                                                                        |              192 |            736 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                                      |                                                                                                                                                                                        |              214 |            736 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                                      |                                                                                                                                                                                        |              202 |            736 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                                      |                                                                                                                                                                                        |              196 |            736 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                                      |                                                                                                                                                                                        |              190 |            736 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                                      |                                                                                                                                                                                        |              213 |            736 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                |                                                                                                                                                                                        |              209 |            856 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                |                                                                                                                                                                                        |              209 |            856 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                |                                                                                                                                                                                        |              558 |           2175 |
+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


