<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_PAR_VPAC_VISS0_S_VBUSP_VISS_RAWFE_CFG_H3A_WRAP_CFG_RAWFE_H3A_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_PID" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_PID" offset="0x0" width="32" description="Peripheral Revision and Class Information">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="PID scheme type" range="31 - 30" rwaccess="R"/> 
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x3329" description="PID func revision" range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="0x0" description="PID rtl revision" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x0" description="PID major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="PID minor revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_PCR" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_PCR" offset="0x4" width="32" description="Peripheral Control Register">
		<bitfield id="AVE2LMT" width="10" begin="31" end="22" resetval="0x1023" description="AE/AWB Saturation Limit This is the value that all sub sampled pixels in the AE/AWB engine are compared to If the data is greater or equal to this data then the block is considered saturated" range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="OVF" width="1" begin="21" end="21" resetval="0x0" description="H3A module overflow status bit If the H3A module overflows it will keep sending data The software can read this status bit during vertical blanking period to ensure that no overflow happened while writing out the data to SDRAM There is also an interrupt which can be used to monitor this" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="AF_VF_EN" width="1" begin="20" end="20" resetval="0x0" description="AF Vertical Focus Enable" range="20" rwaccess="R/W"/> 
		<bitfield id="AEW_MED_EN" width="1" begin="19" end="19" resetval="0x0" description="AE/AWB Median filter Enable If the median filter is enabled, then the 1st 2 and last 2 pixels in the frame are not filtered" range="19" rwaccess="R/W"/> 
		<bitfield id="BUSYAEAWB" width="1" begin="18" end="18" resetval="0x0" description="Busy bit for AE/AWB" range="18" rwaccess="R"/> 
		<bitfield id="AEW_ALAW_EN" width="1" begin="17" end="17" resetval="0x0" description="AE/AWB A-law Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="AEW_EN" width="1" begin="16" end="16" resetval="0x0" description="AE/AWB enable" range="16" rwaccess="R/W"/> 
		<bitfield id="BUSYAF" width="1" begin="15" end="15" resetval="0x0" description="Busy bit for AF" range="15" rwaccess="R"/> 
		<bitfield id="FVMODE" width="1" begin="14" end="14" resetval="0x0" description="Focus Value Accumulation Mode" range="14" rwaccess="R/W"/> 
		<bitfield id="RGBPOS" width="3" begin="13" end="11" resetval="0x0" description="Red, Green, and blue pixel location in the AF windows RGBPOS[0]: GR and GB as Bayer pattern RGBPOS[1]: RG and GB as Bayer pattern RGBPOS[2]: GR and BG as Bayer pattern RGBPOS[3]: RG and BG as Bayer pattern RGBPOS[4]: GG and RB as custom pattern RGBPOS[5]: RB and GG as custom pattern 6 and 7 are reserved This Value is only used if VF is disabled" range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="MED_TH" width="8" begin="10" end="3" resetval="0x255" description="Median filter threshold" range="10 - 3" rwaccess="R/W"/> 
		<bitfield id="AF_MED_EN" width="1" begin="2" end="2" resetval="0x0" description="Auto Focus Median filter Enable If the median filter is enabled, then the 1st 2 and last 2 pixels in the frame are not in the valid region Therefore the paxel start/end and IIR filter start positions should not be set within the 1st and last 2 pixels" range="2" rwaccess="R/W"/> 
		<bitfield id="AF_ALAW_EN" width="1" begin="1" end="1" resetval="0x0" description="AF A-law table enable" range="1" rwaccess="R/W"/> 
		<bitfield id="AF_EN" width="1" begin="0" end="0" resetval="0x0" description="AF enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFPAX1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFPAX1" offset="0x8" width="32" description="Setup for the AF Engine Paxel Configuration">
		<bitfield id="PAXW" width="8" begin="23" end="16" resetval="0x0" description="AF Engine Paxel Width The width of the paxel is the value of this register plus 1 multiplied by 2 The minimum width is 16 pixels if pixel clock is  or less of the vpss clock If pixel clock is equal to vpss clock the minimum width is 32 pixels * This value is shadowed and latched on the rising edge of VSYNC" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PAXH" width="8" begin="7" end="0" resetval="0x0" description="AF Engine Paxel Height The height of the paxel is the value of this register plus 1 multiplied by 2 with a final value of 2-256 [even] * This value is shadowed and latched on the rising edge of VSYNC" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFPAX2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFPAX2" offset="0xC" width="32" description="Setup for the AF Engine Paxel Configuration">
		<bitfield id="AFINCH" width="4" begin="20" end="17" resetval="0x0" description="AF Engine Column Increments Number of columns to increment in a paxel plus 1 multiplied by 2 Thus, the number of columns that can be skipped between two processed line pairs is 2-32 [even] The starting two columns in a paxel are first processed before this field is applied This must be set so that there are at least 4 samples on a line when combined with the number of horizontal paxels * This value is shadowed and latched on the rising edge of VSYNC" range="20 - 17" rwaccess="R/W"/> 
		<bitfield id="AFINCV" width="4" begin="16" end="13" resetval="0x0" description="AF Engine Line Increments Number of lines to increment in a Paxel plus 1 multiplied by 2 Incrementing the line in a paxel is always done on a line pair due to the fact that the RGB pattern falls in two lines If all the lines are to be processed, this field should be set to zero, and thus line count is incremented by 2 following a line pair Thus, the number of lines that can be skipped between two processed line pairs is 0-30 [even] The starting two lines in a paxel are first processed before this field is applied * This value is shadowed and latched on the rising edge of VSYNC" range="16 - 13" rwaccess="R/W"/> 
		<bitfield id="PAXVC" width="7" begin="12" end="6" resetval="0x0" description="AF Engine Vertical Paxel Count The number of paxels in the vertical direction plus 1 The maximum number of vertical paxels in a frame should not exceed 128 The value should be set to ensure that the bandwidth requirements and buffer size are not exceeded * This value is shadowed and latched on the rising edge of VSYNC" range="12 - 6" rwaccess="R/W"/> 
		<bitfield id="PAXHC" width="6" begin="5" end="0" resetval="0x0" description="AF Engine Horizontal Paxel Count The number of paxels in the horizontal direction plus 1 It is illegal to set a number that is greater than 35 [total of 36 paxels in the horizontal direction] The minimum number of paxels should be 2 [valid range for the field is 1-35] * This value is shadowed and latched on the rising edge of VSYNC" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFPAXSTART" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFPAXSTART" offset="0x10" width="32" description="Start Position for AF Engine Paxels">
		<bitfield id="PAXSH" width="12" begin="27" end="16" resetval="0x0" description="AF Engine Paxel Horizontal start position Range: 2-4094 PAXSH must be equal to or greater than [IIRSH + 2] This value must be even if Vertical mode is not enabled If Vertical mode is enabled then the lower bit of PAXSH and IIRSH must be equal * This value is shadowed and latched on the rising edge of VSYNC" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="PAXSV" width="12" begin="11" end="0" resetval="0x0" description="AF Engine Paxel Vertical start position Range: 0-4095 Sets the vertical line for the first paxel This value must be greater then or equal to 8 if the vertical mode is enabled * This value is shadowed and latched on the rising edge of VSYNC" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFIIRSH" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFIIRSH" offset="0x14" width="32" description="Start Position for IIRSH">
		<bitfield id="IIRSH" width="12" begin="11" end="0" resetval="0x0" description="AF Engine IIR Horizontal Start Position Range from 0-4094 When the horizontal position of a line equals this value the shift registers are cleared on the next pixel This value must be even if Vertical mode is not enabled If vertical mode is enabled then the lower bit must match the paxel horizontal start position * This value is shadowed and latched on the rising edge of VSYNC" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFBUFST" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFBUFST" offset="0x18" width="32" description="SDRAM destination address for AF engine statistics">
		<bitfield id="AFBUFST" width="27" begin="31" end="5" resetval="0x0" description="SDRAM destination address for AF engine statistics The SDRAM destination address for the AF statistics The 6 LSBs are ignored, address shall be on a 64-byte boundary This field can be altered even when the AF is busy Change will take place only for the next frame However, note that reading this register will always give the latest value" range="31 - 5" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF010" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF010" offset="0x1C" width="32" description="IIR filter coefficient data for SET 0.">
		<bitfield id="COEFF1" width="12" begin="27" end="16" resetval="0x0" description="AF Engine IIR filter Coefficient #1 [Set 0] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="COEFF0" width="12" begin="11" end="0" resetval="0x0" description="AF Engine IIR filter Coefficient #0 [Set 0] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF032" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF032" offset="0x20" width="32" description="IIR filter coefficient data for SET 0.">
		<bitfield id="COEFF3" width="12" begin="27" end="16" resetval="0x0" description="AF Engine IIR filter Coefficient #3 [Set 0] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="COEFF2" width="12" begin="11" end="0" resetval="0x0" description="AF Engine IIR filter Coefficient #2 [Set 0] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF054" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF054" offset="0x24" width="32" description="IIR filter coefficient data for SET 0.">
		<bitfield id="COEFF5" width="12" begin="27" end="16" resetval="0x0" description="AF Engine IIR filter Coefficient #5 [Set 0] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="COEFF4" width="12" begin="11" end="0" resetval="0x0" description="AF Engine IIR filter Coefficient #4 [Set 0] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF076" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF076" offset="0x28" width="32" description="IIR filter coefficient data for SET 0.">
		<bitfield id="COEFF7" width="12" begin="27" end="16" resetval="0x0" description="AF Engine IIR filter Coefficient #7 [Set 0] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="COEFF6" width="12" begin="11" end="0" resetval="0x0" description="AF Engine IIR filter Coefficient #6 [Set 0] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF098" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF098" offset="0x2C" width="32" description="IIR filter coefficient data for SET 0.">
		<bitfield id="COEFF9" width="12" begin="27" end="16" resetval="0x0" description="AF Engine IIR filter Coefficient #9 [Set 0] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="COEFF8" width="12" begin="11" end="0" resetval="0x0" description="AF Engine IIR filter Coefficient #8 [Set 0] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF0010" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF0010" offset="0x30" width="32" description="IIR filter coefficient data for SET 0.">
		<bitfield id="COEFF10" width="12" begin="11" end="0" resetval="0x0" description="AF Engine IIR filter Coefficient #10 [Set 0] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF110" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF110" offset="0x34" width="32" description="IIR filter coefficient data for SET 1.">
		<bitfield id="COEFF1" width="12" begin="27" end="16" resetval="0x0" description="AF Engine IIR filter Coefficient #1 [Set 1] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="COEFF0" width="12" begin="11" end="0" resetval="0x0" description="AF Engine IIR filter Coefficient #0 [Set 1] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF132" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF132" offset="0x38" width="32" description="IIR filter coefficient data for SET 1.">
		<bitfield id="COEFF3" width="12" begin="27" end="16" resetval="0x0" description="AF Engine IIR filter Coefficient #3 [Set 1] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="COEFF2" width="12" begin="11" end="0" resetval="0x0" description="AF Engine IIR filter Coefficient #2 [Set 1] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF154" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF154" offset="0x3C" width="32" description="IIR filter coefficient data for SET 1.">
		<bitfield id="COEFF5" width="12" begin="27" end="16" resetval="0x0" description="AF Engine IIR filter Coefficient #5 [Set 1] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="COEFF4" width="12" begin="11" end="0" resetval="0x0" description="AF Engine IIR filter Coefficient #4 [Set 1] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF176" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF176" offset="0x40" width="32" description="IIR filter coefficient data for SET 1.">
		<bitfield id="COEFF7" width="12" begin="27" end="16" resetval="0x0" description="AF Engine IIR filter Coefficient #7 [Set 1] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="COEFF6" width="12" begin="11" end="0" resetval="0x0" description="AF Engine IIR filter Coefficient #6 [Set 1] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF198" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF198" offset="0x44" width="32" description="IIR filter coefficient data for SET 1.">
		<bitfield id="COEFF9" width="12" begin="27" end="16" resetval="0x0" description="AF Engine IIR filter Coefficient #9 [Set 1] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="COEFF8" width="12" begin="11" end="0" resetval="0x0" description="AF Engine IIR filter Coefficient #8 [Set 1] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF1010" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AFCOEF1010" offset="0x48" width="32" description="IIR filter coefficient data for SET 1.">
		<bitfield id="COEFF10" width="12" begin="11" end="0" resetval="0x0" description="AF Engine IIR filter Coefficient #10 [Set 1] The range is signed -32 &#60;= value &#60;= 31 +63/64" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AEWWIN1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AEWWIN1" offset="0x4C" width="32" description="Configuration for AE/AWB Windows.">
		<bitfield id="WINH" width="8" begin="31" end="24" resetval="0x0" description="AE/AWB Engine Window Height This specifies the window height in an even number of pixels, the window height is the value plus 1 multiplied by 2 The final value can be from 2-512 [even] * This value is shadowed and latched on the rising edge of VSYNC" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="WINW" width="8" begin="20" end="13" resetval="0x0" description="AE/AWB Engine Window Width This specifies the window width in an even number of pixels, the window width is the value plus 1 multiplied by 2 The minimum width is expected to be 8 pixels * This value is shadowed and latched on the rising edge of VSYNC" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="WINVC" width="7" begin="12" end="6" resetval="0x0" description="AE/AWB Engine Vertical Window Count The number of windows in the vertical direction plus 1 The maximum number of vertical windows in a frame should not exceed 128 The value should be set to ensure that the bandwidth requirements and buffer size are not exceeded * This value is shadowed and latched on the rising edge of VSYNC" range="12 - 6" rwaccess="R/W"/> 
		<bitfield id="WINHC" width="6" begin="5" end="0" resetval="0x0" description="AE/AWB Engine Horizontal Window Count The number of horizontal windows plus 1 The maximum number of horizontal windows is 35 plus 1 [36] The minimum number of windows should be 2 [valid range for the field is 1-35] * This value is shadowed and latched on the rising edge of VSYNC" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AEWINSTART" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AEWINSTART" offset="0x50" width="32" description="Start position for AE/AWB Windows.">
		<bitfield id="WINSV" width="12" begin="27" end="16" resetval="0x0" description="AE/AWB Engine Vertical Window Start Position Sets the first line for the first window Range 0-4095 * This value is shadowed and latched on the rising edge of VSYNC" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="WINSH" width="12" begin="11" end="0" resetval="0x0" description="AE/AWB Engine Horizontal Window Start Position Sets the horizontal position for the first window on each line Range 0-4095 * This value is shadowed and latched on the rising edge of VSYNC" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AEWINBLK" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AEWINBLK" offset="0x54" width="32" description="Start position and height for black line of AE/AWB Windows">
		<bitfield id="WINSV" width="12" begin="27" end="16" resetval="0x0" description="AE/AWB Engine Vertical Window Start Position for single black line of windows Sets the first line for the single black line of windows * This value is shadowed and latched on the rising edge of VSYNC Range 0-4095 Note that the horizontal start and the horizontal number of windows will be similar to the regular windows" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="WINH" width="7" begin="6" end="0" resetval="0x0" description="AE/AWB Engine Window Height for the single black line of windows This specifies the window height in an even number of pixels, the window height is the value plus 1 multiplied by 2 The final value can be from 2-256 [even] * This value is shadowed and latched on the rising edge of VSYNC" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AEWSUBWIN" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AEWSUBWIN" offset="0x58" width="32" description="Configuration for subsample data in AE/AWB window.">
		<bitfield id="AEWINCV" width="4" begin="11" end="8" resetval="0x0" description="AE/AWB Engine Vertical Sampling Point Increment Sets vertical distance between sub-samples within a window plus 1 multiplied by 2 The final range is 2-32 * This value is shadowed and latched on the rising edge of VSYNC" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="AEWINCH" width="4" begin="3" end="0" resetval="0x0" description="AE/AWB Engine Horizontal Sampling Point Increment Sets horizontal distance between sub-samples within a window plus 1 multiplied by 2 The final range is 2-32 * This value is shadowed and latched on the rising edge of VSYNC" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AEWBUFST" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AEWBUFST" offset="0x5C" width="32" description="SDRAM destination address for AE/AWB engine statistics">
		<bitfield id="AEWBUFST" width="27" begin="31" end="5" resetval="0x0" description="SDRAM destination address for AE/AWB engine statistics The start location in SDRAM for the AE/AWB statistics The 6 LSB are ignored, address should be on a 64-byte boundary This field can be altered even when the AE/AWB is busy Change will take place only for the next frame However, note that reading this register will always give the latest value" range="31 - 5" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AEWCFG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_AEWCFG" offset="0x60" width="32" description="Configuration for AE/AWB">
		<bitfield id="AEFMT" width="2" begin="9" end="8" resetval="0x0" description="AE/AWB output format 0 = sum of squares 1 = min/max 2 = sum only; no sum of squares or min/max * This value is shadowed and latched on the rising edge of VSYNC" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="SUMSHFT" width="4" begin="3" end="0" resetval="0x0" description="AE/AWB engine shift value for the accumulation of pixel values This bitfield sets the right shift value which is applied on the result of the pixel accumulation before it is stored in the packet The accumulation takes place on 26 bits which is enough for 10-bit data and a maximum widow size of 512 x 512 which results into the accumulation of 256 x 256 pixels of the same color The shift value shall be set such that the result fits on 16 bits SUMSHFT = right shift value Range: 0 -15 * This value is shadowed and latched on the rising edge of VSYNC" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_LINE_START" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_LINE_START" offset="0x64" width="32" description="Line Framing Logic Register 
 
In certain cases the number of clock cycles between HD pulses will be greater than the line buffer included in the H3A module. The framing module prior to the line buffer enables to control the data which is input to the line buffer.">
		<bitfield id="SLV" width="16" begin="31" end="16" resetval="0x0" description="Start Line Vertical Specifies how many lines after the VD rising edge the real frame starts" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="LINE_START" width="16" begin="15" end="0" resetval="0x0" description="Line Start The framing module uses the LINE_START bitfield to find the position of the first pixel to place into the line buffer Range: 0-65535" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_VFV_CFG1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_VFV_CFG1" offset="0x68" width="32" description="Vertical focus value configuration 1.">
		<bitfield id="VCOEF1_3" width="8" begin="31" end="24" resetval="0x0" description="Vertical FV FIR 1 coefficient 3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="VCOEF1_2" width="8" begin="23" end="16" resetval="0x0" description="Vertical FV FIR 1 coefficient 2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="VCOEF1_1" width="8" begin="15" end="8" resetval="0x0" description="Vertical FV FIR 1 coefficient 1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="VCOEF1_0" width="8" begin="7" end="0" resetval="0x0" description="Vertical FV FIR 1 coefficient 0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_VFV_CFG2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_VFV_CFG2" offset="0x6C" width="32" description="Vertical focus value configuration 2.">
		<bitfield id="VTHR1" width="16" begin="31" end="16" resetval="0x0" description="Threshold for vertical FV FIR 1" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="VCOEF1_4" width="8" begin="7" end="0" resetval="0x0" description="Vertical FV FIR 1 coefficient 4" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_VFV_CFG3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_VFV_CFG3" offset="0x70" width="32" description="Vertical focus value configuration 4.">
		<bitfield id="VCOEF2_3" width="8" begin="31" end="24" resetval="0x0" description="Vertical FV FIR 2 coefficient 3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="VCOEF2_2" width="8" begin="23" end="16" resetval="0x0" description="Vertical FV FIR 2 coefficient 2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="VCOEF2_1" width="8" begin="15" end="8" resetval="0x0" description="Vertical FV FIR 2 coefficient 1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="VCOEF2_0" width="8" begin="7" end="0" resetval="0x0" description="Vertical FV FIR 2 coefficient 0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_VFV_CFG4" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_VFV_CFG4" offset="0x74" width="32" description="Vertical focus value configuration 4.">
		<bitfield id="VTHR2" width="16" begin="31" end="16" resetval="0x0" description="Threshold for vertical FV FIR 2" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="VCOEF2_4" width="8" begin="7" end="0" resetval="0x0" description="Vertical FV FIR 2 coefficient 4" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_HVF_THR" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_HVF_THR" offset="0x78" width="32" description="Horizontal Focus Value Threshold">
		<bitfield id="HTHR2" width="16" begin="31" end="16" resetval="0x0" description="Threshold for horizontal FV IIR 2" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="HTHR1" width="16" begin="15" end="0" resetval="0x0" description="Threshold for horizontal FV IIR 1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_ADVANCED" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_RAWFE__CFG__H3A_WRAP__CFG__RAWFE_H3A_CFG_H3A_ADVANCED" offset="0x7C" width="32" description="advanced setting register, NOT FOR TRM">
		<bitfield id="ID" width="16" begin="31" end="16" resetval="0x0" description="Below information should not be in TRM To access the other bitfields [AF_MODE/AEW_MODE], certain value should be written to this ID field first First, the ID is written to this field Second, the AF_MODE or/and AEW_MODE is written" range="31 - 16" rwaccess="R"/> 
		<bitfield id="AEW_MODE" width="1" begin="4" end="4" resetval="0x0" description="This bit should not be included in TRM This bit is accesible only if ID is set to 0xDC00 AE/AWB engine custom mode [AVE2 mode] select" range="4" rwaccess="R/W"/> 
		<bitfield id="AF_MODE" width="1" begin="0" end="0" resetval="0x0" description="AF engine mode Below information should not be included in TRM The effect of this bit changes based on the ID value If other value than 0xCA00 or 0xDC00 is set to ID, this field has no effect" range="0" rwaccess="R/W"/>
	</register>
</module>