// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "09/25/2016 23:34:08"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module slc3 (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	logic [15:0] S ;
input 	logic Clk ;
input 	logic Reset ;
input 	logic Run ;
input 	logic \Continue  ;
output 	logic [11:0] LED ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic CE ;
output 	logic UB ;
output 	logic LB ;
output 	logic OE ;
output 	logic WE ;
output 	logic [19:0] ADDR ;
inout 	reg [15:0] Data ;

// Design Ports Information
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("SLC_1_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \S[0]~input_o ;
wire \S[1]~input_o ;
wire \S[2]~input_o ;
wire \S[3]~input_o ;
wire \S[4]~input_o ;
wire \S[5]~input_o ;
wire \S[6]~input_o ;
wire \S[7]~input_o ;
wire \S[8]~input_o ;
wire \S[9]~input_o ;
wire \S[10]~input_o ;
wire \S[11]~input_o ;
wire \S[12]~input_o ;
wire \S[13]~input_o ;
wire \S[14]~input_o ;
wire \S[15]~input_o ;
wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Data[7]~input_o ;
wire \tr0|b[7]~feeder_combout ;
wire \Continue~input_o ;
wire \Reset~input_o ;
wire \state_controller|State.S_35~q ;
wire \state_controller|Selector0~0_combout ;
wire \state_controller|State.PauseIR1~q ;
wire \state_controller|Selector1~0_combout ;
wire \state_controller|State.PauseIR2~q ;
wire \Run~input_o ;
wire \state_controller|State.Halted~0_combout ;
wire \state_controller|State.Halted~q ;
wire \state_controller|Selector2~0_combout ;
wire \state_controller|State.S_18~q ;
wire \state_controller|State.S_33_1~q ;
wire \state_controller|State.S_33_2~q ;
wire \PCR0|sr|DataOut~1_combout ;
wire \PCR0|sr|DataOut[3]~0_combout ;
wire \PCINC0|SSR0|FRA0|FA1|s~combout ;
wire \PCINC0|SSR0|FRA0|FA2|s~combout ;
wire \PCINC0|SSR0|FRA0|FA3|s~combout ;
wire \PCINC0|SSR0|FRA0|FA3|c~0_combout ;
wire \PCINC0|SSR0|FRA1|FA0|s~combout ;
wire \PCINC0|SSR0|FRA1|FA1|s~combout ;
wire \PCINC0|SSR0|FRA1|FA2|s~combout ;
wire \PCINC0|SSR0|FRA1|FA2|c~0_combout ;
wire \PCINC0|SSR0|FRA1|FA3|s~combout ;
wire \MDR0|sr|DataOut~47_combout ;
wire \MDR0|sr|DataOut~56_combout ;
wire \MDR0|sr|DataOut[4]~45_combout ;
wire \MAR0|sr|DataOut~8_combout ;
wire \MAR0|sr|DataOut~9_combout ;
wire \Data[1]~input_o ;
wire \tr0|b[1]~feeder_combout ;
wire \MDR0|sr|DataOut~46_combout ;
wire \MDR0|sr|DataOut~50_combout ;
wire \MAR0|sr|DataOut~1_combout ;
wire \MAR0|sr|DataOut~2_combout ;
wire \Data[6]~input_o ;
wire \MDR0|sr|DataOut~55_combout ;
wire \MDR0|sr|DataOut~37_combout ;
wire \MAR0|sr|DataOut~7_combout ;
wire \Data[0]~input_o ;
wire \tr0|b[0]~feeder_combout ;
wire \MDR0|sr|DataOut~49_combout ;
wire \MDR0|sr|DataOut~32_combout ;
wire \MAR0|sr|DataOut~0_combout ;
wire \Data[2]~input_o ;
wire \tr0|b[2]~feeder_combout ;
wire \MDR0|sr|DataOut~51_combout ;
wire \MDR0|sr|DataOut~33_combout ;
wire \MAR0|sr|DataOut~3_combout ;
wire \Data[3]~input_o ;
wire \tr0|b[3]~feeder_combout ;
wire \MDR0|sr|DataOut~52_combout ;
wire \MDR0|sr|DataOut~34_combout ;
wire \MAR0|sr|DataOut~4_combout ;
wire \Data[5]~input_o ;
wire \tr0|b[5]~feeder_combout ;
wire \MDR0|sr|DataOut~54_combout ;
wire \MDR0|sr|DataOut~36_combout ;
wire \MAR0|sr|DataOut~6_combout ;
wire \SRAM|Mux15~8_combout ;
wire \SRAM|Mux15~9_combout ;
wire \SRAM|Mux15~10_combout ;
wire \SRAM|Mux15~11_combout ;
wire \SRAM|Mux15~7_combout ;
wire \SRAM|Mux15~12_combout ;
wire \SRAM|Mux15~3_combout ;
wire \SRAM|Mux15~2_combout ;
wire \SRAM|Mux15~4_combout ;
wire \SRAM|Mux15~5_combout ;
wire \SRAM|Mux15~1_combout ;
wire \SRAM|Mux15~6_combout ;
wire \Data[4]~input_o ;
wire \MDR0|sr|DataOut~53_combout ;
wire \MDR0|sr|DataOut~35_combout ;
wire \MAR0|sr|DataOut~5_combout ;
wire \SRAM|Mux15~13_combout ;
wire \SRAM|Mux15~0_combout ;
wire \SRAM|Mux15~15_combout ;
wire \SRAM|Mux15~14_combout ;
wire \SRAM|Mux15~16_combout ;
wire \state_controller|Mem_OE~0_combout ;
wire \SRAM|Mux14~2_combout ;
wire \SRAM|Mux14~0_combout ;
wire \SRAM|Mux14~1_combout ;
wire \SRAM|Mux14~3_combout ;
wire \SRAM|Mux14~11_combout ;
wire \SRAM|Mux14~12_combout ;
wire \SRAM|Mux14~13_combout ;
wire \SRAM|Mux14~10_combout ;
wire \SRAM|Mux14~14_combout ;
wire \SRAM|Mux14~15_combout ;
wire \SRAM|Mux14~6_combout ;
wire \SRAM|Mux14~5_combout ;
wire \SRAM|Mux14~7_combout ;
wire \SRAM|Mux14~8_combout ;
wire \SRAM|Mux14~4_combout ;
wire \SRAM|Mux14~9_combout ;
wire \SRAM|Mux14~16_combout ;
wire \SRAM|Mux14~17_combout ;
wire \SRAM|Mux13~6_combout ;
wire \SRAM|Mux13~8_combout ;
wire \SRAM|Mux13~7_combout ;
wire \SRAM|Mux13~9_combout ;
wire \SRAM|Mux13~10_combout ;
wire \SRAM|Mux13~11_combout ;
wire \SRAM|Mux13~1_combout ;
wire \SRAM|Mux13~2_combout ;
wire \SRAM|Mux13~3_combout ;
wire \SRAM|Mux13~0_combout ;
wire \SRAM|Mux13~4_combout ;
wire \SRAM|Mux13~5_combout ;
wire \SRAM|Mux13~12_combout ;
wire \SRAM|Mux13~15_combout ;
wire \SRAM|Mux13~16_combout ;
wire \SRAM|Mux13~13_combout ;
wire \SRAM|Mux13~14_combout ;
wire \SRAM|Mux13~17_combout ;
wire \SRAM|Mux12~11_combout ;
wire \SRAM|Mux12~12_combout ;
wire \SRAM|Mux12~3_combout ;
wire \SRAM|Mux12~7_combout ;
wire \SRAM|Mux12~5_combout ;
wire \SRAM|Mux12~4_combout ;
wire \SRAM|Mux12~6_combout ;
wire \SRAM|Mux12~8_combout ;
wire \SRAM|Mux12~0_combout ;
wire \SRAM|Mux12~13_combout ;
wire \SRAM|Mux12~14_combout ;
wire \SRAM|Mux12~1_combout ;
wire \SRAM|Mux12~2_combout ;
wire \SRAM|Mux12~9_combout ;
wire \SRAM|Mux12~10_combout ;
wire \SRAM|Mux11~7_combout ;
wire \SRAM|Mux11~5_combout ;
wire \SRAM|Mux11~4_combout ;
wire \SRAM|Mux11~6_combout ;
wire \SRAM|Mux11~3_combout ;
wire \SRAM|Mux11~8_combout ;
wire \SRAM|Mux11~15_combout ;
wire \SRAM|Mux11~16_combout ;
wire \SRAM|Mux11~0_combout ;
wire \SRAM|Mux11~1_combout ;
wire \SRAM|Mux11~2_combout ;
wire \SRAM|Mux11~9_combout ;
wire \SRAM|Mux11~12_combout ;
wire \SRAM|Mux11~10_combout ;
wire \SRAM|Mux11~11_combout ;
wire \SRAM|Mux11~13_combout ;
wire \SRAM|Mux11~14_combout ;
wire \SRAM|Mux10~7_combout ;
wire \SRAM|Mux10~3_combout ;
wire \SRAM|Mux10~4_combout ;
wire \SRAM|Mux10~5_combout ;
wire \SRAM|Mux10~6_combout ;
wire \SRAM|Mux10~8_combout ;
wire \SRAM|Mux10~13_combout ;
wire \SRAM|Mux10~10_combout ;
wire \SRAM|Mux10~11_combout ;
wire \SRAM|Mux10~12_combout ;
wire \SRAM|Mux10~9_combout ;
wire \SRAM|Mux10~14_combout ;
wire \SRAM|Mux10~15_combout ;
wire \SRAM|Mux10~0_combout ;
wire \SRAM|Mux10~1_combout ;
wire \SRAM|Mux10~2_combout ;
wire \SRAM|Mux10~16_combout ;
wire \SRAM|Mux9~13_combout ;
wire \SRAM|Mux9~9_combout ;
wire \SRAM|Mux9~10_combout ;
wire \SRAM|Mux9~11_combout ;
wire \SRAM|Mux9~12_combout ;
wire \SRAM|Mux9~14_combout ;
wire \SRAM|Mux9~7_combout ;
wire \SRAM|Mux9~3_combout ;
wire \SRAM|Mux9~5_combout ;
wire \SRAM|Mux9~4_combout ;
wire \SRAM|Mux9~6_combout ;
wire \SRAM|Mux9~8_combout ;
wire \SRAM|Mux9~15_combout ;
wire \SRAM|Mux9~0_combout ;
wire \SRAM|Mux9~1_combout ;
wire \SRAM|Mux9~2_combout ;
wire \SRAM|Mux9~16_combout ;
wire \SRAM|Mux8~9_combout ;
wire \SRAM|Mux8~11_combout ;
wire \SRAM|Mux8~10_combout ;
wire \SRAM|Mux8~12_combout ;
wire \SRAM|Mux8~13_combout ;
wire \SRAM|Mux8~14_combout ;
wire \SRAM|Mux8~5_combout ;
wire \SRAM|Mux8~4_combout ;
wire \SRAM|Mux8~6_combout ;
wire \SRAM|Mux8~7_combout ;
wire \SRAM|Mux8~3_combout ;
wire \SRAM|Mux8~8_combout ;
wire \SRAM|Mux8~15_combout ;
wire \SRAM|Mux8~1_combout ;
wire \SRAM|Mux8~0_combout ;
wire \SRAM|Mux8~2_combout ;
wire \SRAM|Mux8~16_combout ;
wire \SRAM|Mux7~14_combout ;
wire \SRAM|Mux7~15_combout ;
wire \SRAM|Mux7~1_combout ;
wire \SRAM|Mux7~2_combout ;
wire \SRAM|Mux7~3_combout ;
wire \SRAM|Mux7~8_combout ;
wire \SRAM|Mux7~6_combout ;
wire \SRAM|Mux7~5_combout ;
wire \SRAM|Mux7~7_combout ;
wire \SRAM|Mux7~4_combout ;
wire \SRAM|Mux7~9_combout ;
wire \SRAM|Mux7~10_combout ;
wire \SRAM|Mux7~0_combout ;
wire \SRAM|Mux7~12_combout ;
wire \SRAM|Mux7~11_combout ;
wire \SRAM|Mux7~13_combout ;
wire \SRAM|Mux6~14_combout ;
wire \SRAM|Mux6~0_combout ;
wire \SRAM|Mux6~2_combout ;
wire \SRAM|Mux6~3_combout ;
wire \SRAM|Mux6~4_combout ;
wire \SRAM|Mux6~5_combout ;
wire \SRAM|Mux6~1_combout ;
wire \SRAM|Mux6~6_combout ;
wire \SRAM|Mux6~11_combout ;
wire \SRAM|Mux6~7_combout ;
wire \SRAM|Mux6~8_combout ;
wire \SRAM|Mux6~9_combout ;
wire \SRAM|Mux6~10_combout ;
wire \SRAM|Mux6~12_combout ;
wire \SRAM|Mux6~13_combout ;
wire \SRAM|Mux6~15_combout ;
wire \SRAM|Mux6~16_combout ;
wire \SRAM|Mux5~16_combout ;
wire \SRAM|Mux5~1_combout ;
wire \SRAM|Mux5~0_combout ;
wire \SRAM|Mux5~2_combout ;
wire \SRAM|Mux5~10_combout ;
wire \SRAM|Mux5~14_combout ;
wire \SRAM|Mux5~11_combout ;
wire \SRAM|Mux5~12_combout ;
wire \SRAM|Mux5~13_combout ;
wire \SRAM|Mux5~15_combout ;
wire \SRAM|Mux5~4_combout ;
wire \SRAM|Mux5~5_combout ;
wire \SRAM|Mux5~6_combout ;
wire \SRAM|Mux5~3_combout ;
wire \SRAM|Mux5~7_combout ;
wire \SRAM|Mux5~8_combout ;
wire \SRAM|Mux5~9_combout ;
wire \SRAM|Mux5~17_combout ;
wire \SRAM|Mux4~4_combout ;
wire \SRAM|Mux4~5_combout ;
wire \SRAM|Mux4~6_combout ;
wire \SRAM|Mux4~7_combout ;
wire \SRAM|Mux4~3_combout ;
wire \SRAM|Mux4~8_combout ;
wire \SRAM|Mux4~11_combout ;
wire \SRAM|Mux4~10_combout ;
wire \SRAM|Mux4~12_combout ;
wire \SRAM|Mux4~13_combout ;
wire \SRAM|Mux4~9_combout ;
wire \SRAM|Mux4~14_combout ;
wire \SRAM|Mux5~18_combout ;
wire \SRAM|Mux4~15_combout ;
wire \SRAM|Mux4~0_combout ;
wire \SRAM|Mux4~1_combout ;
wire \SRAM|Mux4~2_combout ;
wire \SRAM|Mux4~16_combout ;
wire \SRAM|Mux3~3_combout ;
wire \SRAM|Mux3~4_combout ;
wire \SRAM|Mux3~5_combout ;
wire \SRAM|Mux3~6_combout ;
wire \SRAM|Mux3~7_combout ;
wire \SRAM|Mux3~8_combout ;
wire \SRAM|Mux3~11_combout ;
wire \SRAM|Mux3~10_combout ;
wire \SRAM|Mux3~12_combout ;
wire \SRAM|Mux3~13_combout ;
wire \SRAM|Mux3~9_combout ;
wire \SRAM|Mux3~14_combout ;
wire \SRAM|Mux3~15_combout ;
wire \SRAM|Mux3~1_combout ;
wire \SRAM|Mux3~0_combout ;
wire \SRAM|Mux3~2_combout ;
wire \SRAM|Mux3~16_combout ;
wire \SRAM|Mux2~7_combout ;
wire \SRAM|Mux2~8_combout ;
wire \SRAM|Mux2~12_combout ;
wire \SRAM|Mux2~13_combout ;
wire \SRAM|Mux2~10_combout ;
wire \SRAM|Mux2~9_combout ;
wire \SRAM|Mux2~11_combout ;
wire \SRAM|Mux2~14_combout ;
wire \SRAM|Mux2~3_combout ;
wire \SRAM|Mux2~2_combout ;
wire \SRAM|Mux2~4_combout ;
wire \SRAM|Mux2~5_combout ;
wire \SRAM|Mux2~6_combout ;
wire \SRAM|Mux2~15_combout ;
wire \SRAM|Mux1~6_combout ;
wire \SRAM|Mux1~5_combout ;
wire \SRAM|Mux1~7_combout ;
wire \SRAM|Mux1~12_combout ;
wire \SRAM|Mux1~9_combout ;
wire \SRAM|Mux1~10_combout ;
wire \SRAM|Mux1~11_combout ;
wire \SRAM|Mux1~8_combout ;
wire \SRAM|Mux1~13_combout ;
wire \SRAM|Mux1~0_combout ;
wire \SRAM|Mux1~1_combout ;
wire \SRAM|Mux1~2_combout ;
wire \SRAM|Mux1~3_combout ;
wire \SRAM|Mux1~4_combout ;
wire \SRAM|Mux1~14_combout ;
wire \SRAM|Mux0~8_combout ;
wire \SRAM|Mux0~12_combout ;
wire \SRAM|Mux0~10_combout ;
wire \SRAM|Mux0~9_combout ;
wire \SRAM|Mux0~11_combout ;
wire \SRAM|Mux0~13_combout ;
wire \SRAM|Mux0~6_combout ;
wire \SRAM|Mux0~7_combout ;
wire \SRAM|Mux0~15_combout ;
wire \SRAM|Mux0~4_combout ;
wire \SRAM|Mux0~2_combout ;
wire \SRAM|Mux0~3_combout ;
wire \SRAM|Mux0~5_combout ;
wire \SRAM|Mux0~14_combout ;
wire \IR0|sr|DataOut~3_combout ;
wire \IR0|sr|DataOut[5]~1_combout ;
wire \IR0|sr|DataOut~0_combout ;
wire \IR0|sr|DataOut~4_combout ;
wire \IR0|sr|DataOut~2_combout ;
wire \hex_driver0|WideOr6~0_combout ;
wire \hex_driver0|WideOr5~0_combout ;
wire \hex_driver0|WideOr4~0_combout ;
wire \hex_driver0|WideOr3~0_combout ;
wire \hex_driver0|WideOr2~0_combout ;
wire \hex_driver0|WideOr1~0_combout ;
wire \hex_driver0|WideOr0~0_combout ;
wire \IR0|sr|DataOut~6_combout ;
wire \IR0|sr|DataOut~7_combout ;
wire \IR0|sr|DataOut~5_combout ;
wire \IR0|sr|DataOut~8_combout ;
wire \hex_driver1|WideOr6~0_combout ;
wire \hex_driver1|WideOr5~0_combout ;
wire \hex_driver1|WideOr4~0_combout ;
wire \hex_driver1|WideOr3~0_combout ;
wire \hex_driver1|WideOr2~0_combout ;
wire \hex_driver1|WideOr1~0_combout ;
wire \hex_driver1|WideOr0~0_combout ;
wire \Data[11]~input_o ;
wire \tr0|b[11]~feeder_combout ;
wire \PCINC0|SSR0|FRA2|FA0|s~combout ;
wire \PCINC0|SSR0|FRA2|FA1|s~combout ;
wire \PCINC0|SSR0|FRA2|FA1|c~0_combout ;
wire \PCINC0|SSR0|FRA2|FA1|c~1_combout ;
wire \PCINC0|SSR0|FRA2|FA2|s~combout ;
wire \PCINC0|SSR0|FRA2|FA3|s~combout ;
wire \MDR0|sr|DataOut~40_combout ;
wire \MDR0|sr|DataOut~60_combout ;
wire \IR0|sr|DataOut~12_combout ;
wire \Data[9]~input_o ;
wire \tr0|b[9]~feeder_combout ;
wire \MDR0|sr|DataOut~38_combout ;
wire \MDR0|sr|DataOut~58_combout ;
wire \IR0|sr|DataOut~10_combout ;
wire \Data[10]~input_o ;
wire \MDR0|sr|DataOut~39_combout ;
wire \MDR0|sr|DataOut~59_combout ;
wire \IR0|sr|DataOut~11_combout ;
wire \Data[8]~input_o ;
wire \MDR0|sr|DataOut~48_combout ;
wire \MDR0|sr|DataOut~57_combout ;
wire \IR0|sr|DataOut~9_combout ;
wire \hex_driver2|WideOr6~0_combout ;
wire \hex_driver2|WideOr5~0_combout ;
wire \hex_driver2|WideOr4~0_combout ;
wire \hex_driver2|WideOr3~0_combout ;
wire \hex_driver2|WideOr2~0_combout ;
wire \hex_driver2|WideOr1~0_combout ;
wire \hex_driver2|WideOr0~0_combout ;
wire \PCINC0|SSR0|FRA3|FA0|s~combout ;
wire \PCINC0|SSR0|FRA3|FA1|s~0_combout ;
wire \PCINC0|SSR0|FRA3|FA1|s~combout ;
wire \MDR0|sr|DataOut~42_combout ;
wire \Data[13]~input_o ;
wire \tr0|b[13]~feeder_combout ;
wire \MDR0|sr|DataOut~62_combout ;
wire \IR0|sr|DataOut~14_combout ;
wire \Data[12]~input_o ;
wire \MDR0|sr|DataOut~41_combout ;
wire \MDR0|sr|DataOut~61_combout ;
wire \IR0|sr|DataOut~13_combout ;
wire \Data[15]~input_o ;
wire \PCINC0|SSR0|FRA3|FA2|s~0_combout ;
wire \PCINC0|SSR0|FRA3|FA2|s~combout ;
wire \PCINC0|SSR0|FRA3|FA3|s~0_combout ;
wire \PCINC0|SSR0|FRA3|FA3|s~combout ;
wire \MDR0|sr|DataOut~44_combout ;
wire \MDR0|sr|DataOut~64_combout ;
wire \IR0|sr|DataOut~16_combout ;
wire \Data[14]~input_o ;
wire \tr0|b[14]~feeder_combout ;
wire \MDR0|sr|DataOut~43_combout ;
wire \MDR0|sr|DataOut~63_combout ;
wire \IR0|sr|DataOut~15_combout ;
wire \hex_driver3|WideOr6~0_combout ;
wire \hex_driver3|WideOr5~0_combout ;
wire \hex_driver3|WideOr4~0_combout ;
wire \hex_driver3|WideOr3~0_combout ;
wire \hex_driver3|WideOr2~0_combout ;
wire \hex_driver3|WideOr1~0_combout ;
wire \hex_driver3|WideOr0~0_combout ;
wire \MAR0|sr|DataOut~10_combout ;
wire \MAR0|sr|DataOut~11_combout ;
wire \MAR0|sr|DataOut~12_combout ;
wire \MAR0|sr|DataOut~13_combout ;
wire \MAR0|sr|DataOut~14_combout ;
wire \MAR0|sr|DataOut~15_combout ;
wire \MAR0|sr|DataOut~16_combout ;
wire \MAR0|sr|DataOut~17_combout ;
wire [15:0] \MDR0|sr|DataOut ;
wire [15:0] \PCR0|sr|DataOut ;
wire [15:0] \tr0|b ;
wire [15:0] \IR0|sr|DataOut ;
wire [15:0] \MAR0|sr|DataOut ;


// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Data[0]~output (
	.i(\SRAM|Mux15~16_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Data[1]~output (
	.i(\SRAM|Mux14~17_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Data[2]~output (
	.i(\SRAM|Mux13~17_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Data[3]~output (
	.i(\SRAM|Mux12~10_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Data[4]~output (
	.i(\SRAM|Mux11~14_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Data[5]~output (
	.i(\SRAM|Mux10~16_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Data[6]~output (
	.i(\SRAM|Mux9~16_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Data[7]~output (
	.i(\SRAM|Mux8~16_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Data[8]~output (
	.i(\SRAM|Mux7~13_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Data[9]~output (
	.i(\SRAM|Mux6~16_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Data[10]~output (
	.i(\SRAM|Mux5~17_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Data[11]~output (
	.i(\SRAM|Mux4~16_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Data[12]~output (
	.i(\SRAM|Mux3~16_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Data[13]~output (
	.i(\SRAM|Mux2~15_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Data[14]~output (
	.i(\SRAM|Mux1~14_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Data[15]~output (
	.i(\SRAM|Mux0~14_combout ),
	.oe(\state_controller|Mem_OE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LED[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LED[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\hex_driver0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\hex_driver0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\hex_driver0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\hex_driver0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\hex_driver0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\hex_driver0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\hex_driver0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\hex_driver1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\hex_driver1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\hex_driver1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\hex_driver1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\hex_driver1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\hex_driver1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\hex_driver1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\hex_driver2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\hex_driver2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\hex_driver2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\hex_driver2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\hex_driver2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\hex_driver2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\hex_driver2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\hex_driver3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\hex_driver3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\hex_driver3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\hex_driver3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\hex_driver3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\hex_driver3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\hex_driver3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \OE~output (
	.i(!\state_controller|Mem_OE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \WE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ADDR[0]~output (
	.i(\MAR0|sr|DataOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ADDR[1]~output (
	.i(\MAR0|sr|DataOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \ADDR[2]~output (
	.i(\MAR0|sr|DataOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ADDR[3]~output (
	.i(\MAR0|sr|DataOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \ADDR[4]~output (
	.i(\MAR0|sr|DataOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ADDR[5]~output (
	.i(\MAR0|sr|DataOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \ADDR[6]~output (
	.i(\MAR0|sr|DataOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ADDR[7]~output (
	.i(\MAR0|sr|DataOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ADDR[8]~output (
	.i(\MAR0|sr|DataOut [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ADDR[9]~output (
	.i(\MAR0|sr|DataOut [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \ADDR[10]~output (
	.i(\MAR0|sr|DataOut [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ADDR[11]~output (
	.i(\MAR0|sr|DataOut [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \ADDR[12]~output (
	.i(\MAR0|sr|DataOut [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \ADDR[13]~output (
	.i(\MAR0|sr|DataOut [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ADDR[14]~output (
	.i(\MAR0|sr|DataOut [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \ADDR[15]~output (
	.i(\MAR0|sr|DataOut [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \tr0|b[7]~feeder (
// Equation(s):
// \tr0|b[7]~feeder_combout  = \Data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[7]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[7]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \tr0|b[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[7] .is_wysiwyg = "true";
defparam \tr0|b[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y16_N23
dffeas \state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State.S_33_2~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_35 .is_wysiwyg = "true";
defparam \state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneive_lcell_comb \state_controller|Selector0~0 (
// Equation(s):
// \state_controller|Selector0~0_combout  = (\state_controller|State.S_35~q ) # ((\Continue~input_o  & \state_controller|State.PauseIR1~q ))

	.dataa(gnd),
	.datab(\Continue~input_o ),
	.datac(\state_controller|State.PauseIR1~q ),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\state_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector0~0 .lut_mask = 16'hFFC0;
defparam \state_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N11
dffeas \state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneive_lcell_comb \state_controller|Selector1~0 (
// Equation(s):
// \state_controller|Selector1~0_combout  = (!\Continue~input_o  & ((\state_controller|State.PauseIR1~q ) # (\state_controller|State.PauseIR2~q )))

	.dataa(\state_controller|State.PauseIR1~q ),
	.datab(gnd),
	.datac(\state_controller|State.PauseIR2~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\state_controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector1~0 .lut_mask = 16'h00FA;
defparam \state_controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N31
dffeas \state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneive_lcell_comb \state_controller|State.Halted~0 (
// Equation(s):
// \state_controller|State.Halted~0_combout  = (\state_controller|State.Halted~q ) # (!\Run~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.Halted~q ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\state_controller|State.Halted~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State.Halted~0 .lut_mask = 16'hF0FF;
defparam \state_controller|State.Halted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N5
dffeas \state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State.Halted~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.Halted .is_wysiwyg = "true";
defparam \state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneive_lcell_comb \state_controller|Selector2~0 (
// Equation(s):
// \state_controller|Selector2~0_combout  = (\state_controller|State.PauseIR2~q  & ((\Continue~input_o ) # ((!\state_controller|State.Halted~q  & !\Run~input_o )))) # (!\state_controller|State.PauseIR2~q  & (((!\state_controller|State.Halted~q  & 
// !\Run~input_o ))))

	.dataa(\state_controller|State.PauseIR2~q ),
	.datab(\Continue~input_o ),
	.datac(\state_controller|State.Halted~q ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\state_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector2~0 .lut_mask = 16'h888F;
defparam \state_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N17
dffeas \state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_18 .is_wysiwyg = "true";
defparam \state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N5
dffeas \state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State.S_18~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N27
dffeas \state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State.S_33_1~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \PCR0|sr|DataOut~1 (
// Equation(s):
// \PCR0|sr|DataOut~1_combout  = (\Reset~input_o  & !\PCR0|sr|DataOut [0])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\PCR0|sr|DataOut [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCR0|sr|DataOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCR0|sr|DataOut~1 .lut_mask = 16'h0C0C;
defparam \PCR0|sr|DataOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneive_lcell_comb \PCR0|sr|DataOut[3]~0 (
// Equation(s):
// \PCR0|sr|DataOut[3]~0_combout  = (\state_controller|State.S_18~q ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\PCR0|sr|DataOut[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCR0|sr|DataOut[3]~0 .lut_mask = 16'hFF0F;
defparam \PCR0|sr|DataOut[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N31
dffeas \PCR0|sr|DataOut[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCR0|sr|DataOut~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[0] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \PCINC0|SSR0|FRA0|FA1|s (
// Equation(s):
// \PCINC0|SSR0|FRA0|FA1|s~combout  = \PCR0|sr|DataOut [1] $ (\PCR0|sr|DataOut [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCR0|sr|DataOut [1]),
	.datad(\PCR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA0|FA1|s~combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA0|FA1|s .lut_mask = 16'h0FF0;
defparam \PCINC0|SSR0|FRA0|FA1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N5
dffeas \PCR0|sr|DataOut[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCINC0|SSR0|FRA0|FA1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[1] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \PCINC0|SSR0|FRA0|FA2|s (
// Equation(s):
// \PCINC0|SSR0|FRA0|FA2|s~combout  = \PCR0|sr|DataOut [2] $ (((\PCR0|sr|DataOut [0] & \PCR0|sr|DataOut [1])))

	.dataa(gnd),
	.datab(\PCR0|sr|DataOut [0]),
	.datac(\PCR0|sr|DataOut [2]),
	.datad(\PCR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA0|FA2|s~combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA0|FA2|s .lut_mask = 16'h3CF0;
defparam \PCINC0|SSR0|FRA0|FA2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N3
dffeas \PCR0|sr|DataOut[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCINC0|SSR0|FRA0|FA2|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[2] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \PCINC0|SSR0|FRA0|FA3|s (
// Equation(s):
// \PCINC0|SSR0|FRA0|FA3|s~combout  = \PCR0|sr|DataOut [3] $ (((\PCR0|sr|DataOut [2] & (\PCR0|sr|DataOut [0] & \PCR0|sr|DataOut [1]))))

	.dataa(\PCR0|sr|DataOut [2]),
	.datab(\PCR0|sr|DataOut [0]),
	.datac(\PCR0|sr|DataOut [3]),
	.datad(\PCR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA0|FA3|s~combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA0|FA3|s .lut_mask = 16'h78F0;
defparam \PCINC0|SSR0|FRA0|FA3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N21
dffeas \PCR0|sr|DataOut[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCINC0|SSR0|FRA0|FA3|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[3] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \PCINC0|SSR0|FRA0|FA3|c~0 (
// Equation(s):
// \PCINC0|SSR0|FRA0|FA3|c~0_combout  = (\PCR0|sr|DataOut [0] & (\PCR0|sr|DataOut [3] & (\PCR0|sr|DataOut [1] & \PCR0|sr|DataOut [2])))

	.dataa(\PCR0|sr|DataOut [0]),
	.datab(\PCR0|sr|DataOut [3]),
	.datac(\PCR0|sr|DataOut [1]),
	.datad(\PCR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA0|FA3|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA0|FA3|c~0 .lut_mask = 16'h8000;
defparam \PCINC0|SSR0|FRA0|FA3|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \PCINC0|SSR0|FRA1|FA0|s (
// Equation(s):
// \PCINC0|SSR0|FRA1|FA0|s~combout  = \PCR0|sr|DataOut [4] $ (\PCINC0|SSR0|FRA0|FA3|c~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCR0|sr|DataOut [4]),
	.datad(\PCINC0|SSR0|FRA0|FA3|c~0_combout ),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA1|FA0|s~combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA1|FA0|s .lut_mask = 16'h0FF0;
defparam \PCINC0|SSR0|FRA1|FA0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N11
dffeas \PCR0|sr|DataOut[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCINC0|SSR0|FRA1|FA0|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[4] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \PCINC0|SSR0|FRA1|FA1|s (
// Equation(s):
// \PCINC0|SSR0|FRA1|FA1|s~combout  = \PCR0|sr|DataOut [5] $ (((\PCR0|sr|DataOut [4] & \PCINC0|SSR0|FRA0|FA3|c~0_combout )))

	.dataa(gnd),
	.datab(\PCR0|sr|DataOut [4]),
	.datac(\PCR0|sr|DataOut [5]),
	.datad(\PCINC0|SSR0|FRA0|FA3|c~0_combout ),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA1|FA1|s~combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA1|FA1|s .lut_mask = 16'h3CF0;
defparam \PCINC0|SSR0|FRA1|FA1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N29
dffeas \PCR0|sr|DataOut[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCINC0|SSR0|FRA1|FA1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[5] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \PCINC0|SSR0|FRA1|FA2|s (
// Equation(s):
// \PCINC0|SSR0|FRA1|FA2|s~combout  = \PCR0|sr|DataOut [6] $ (((\PCR0|sr|DataOut [5] & (\PCR0|sr|DataOut [4] & \PCINC0|SSR0|FRA0|FA3|c~0_combout ))))

	.dataa(\PCR0|sr|DataOut [5]),
	.datab(\PCR0|sr|DataOut [4]),
	.datac(\PCR0|sr|DataOut [6]),
	.datad(\PCINC0|SSR0|FRA0|FA3|c~0_combout ),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA1|FA2|s~combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA1|FA2|s .lut_mask = 16'h78F0;
defparam \PCINC0|SSR0|FRA1|FA2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N27
dffeas \PCR0|sr|DataOut[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCINC0|SSR0|FRA1|FA2|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[6] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \PCINC0|SSR0|FRA1|FA2|c~0 (
// Equation(s):
// \PCINC0|SSR0|FRA1|FA2|c~0_combout  = (\PCR0|sr|DataOut [6] & (\PCR0|sr|DataOut [5] & (\PCR0|sr|DataOut [4] & \PCINC0|SSR0|FRA0|FA3|c~0_combout )))

	.dataa(\PCR0|sr|DataOut [6]),
	.datab(\PCR0|sr|DataOut [5]),
	.datac(\PCR0|sr|DataOut [4]),
	.datad(\PCINC0|SSR0|FRA0|FA3|c~0_combout ),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA1|FA2|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA1|FA2|c~0 .lut_mask = 16'h8000;
defparam \PCINC0|SSR0|FRA1|FA2|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \PCINC0|SSR0|FRA1|FA3|s (
// Equation(s):
// \PCINC0|SSR0|FRA1|FA3|s~combout  = \PCR0|sr|DataOut [7] $ (\PCINC0|SSR0|FRA1|FA2|c~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCR0|sr|DataOut [7]),
	.datad(\PCINC0|SSR0|FRA1|FA2|c~0_combout ),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA1|FA3|s~combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA1|FA3|s .lut_mask = 16'h0FF0;
defparam \PCINC0|SSR0|FRA1|FA3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N25
dffeas \PCR0|sr|DataOut[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCINC0|SSR0|FRA1|FA3|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[7] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \MDR0|sr|DataOut~47 (
// Equation(s):
// \MDR0|sr|DataOut~47_combout  = (\state_controller|State.S_35~q  & (\MDR0|sr|DataOut [7])) # (!\state_controller|State.S_35~q  & (((\PCR0|sr|DataOut [7] & \state_controller|State.S_18~q ))))

	.dataa(\MDR0|sr|DataOut [7]),
	.datab(\PCR0|sr|DataOut [7]),
	.datac(\state_controller|State.S_35~q ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~47_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~47 .lut_mask = 16'hACA0;
defparam \MDR0|sr|DataOut~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \MDR0|sr|DataOut~56 (
// Equation(s):
// \MDR0|sr|DataOut~56_combout  = (\state_controller|State.S_33_2~q  & (\tr0|b [7])) # (!\state_controller|State.S_33_2~q  & ((\state_controller|State.S_33_1~q  & (\tr0|b [7])) # (!\state_controller|State.S_33_1~q  & ((\MDR0|sr|DataOut~47_combout )))))

	.dataa(\tr0|b [7]),
	.datab(\state_controller|State.S_33_2~q ),
	.datac(\state_controller|State.S_33_1~q ),
	.datad(\MDR0|sr|DataOut~47_combout ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~56_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~56 .lut_mask = 16'hABA8;
defparam \MDR0|sr|DataOut~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneive_lcell_comb \MDR0|sr|DataOut[4]~45 (
// Equation(s):
// \MDR0|sr|DataOut[4]~45_combout  = (\state_controller|State.S_33_2~q ) # (!\Reset~input_o )

	.dataa(\state_controller|State.S_33_2~q ),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut[4]~45 .lut_mask = 16'hBBBB;
defparam \MDR0|sr|DataOut[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N31
dffeas \MDR0|sr|DataOut[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[7] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \MAR0|sr|DataOut~8 (
// Equation(s):
// \MAR0|sr|DataOut~8_combout  = (\PCR0|sr|DataOut [7] & \state_controller|State.S_18~q )

	.dataa(gnd),
	.datab(\PCR0|sr|DataOut [7]),
	.datac(gnd),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~8_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~8 .lut_mask = 16'hCC00;
defparam \MAR0|sr|DataOut~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \MAR0|sr|DataOut~9 (
// Equation(s):
// \MAR0|sr|DataOut~9_combout  = (\Reset~input_o  & ((\state_controller|State.S_35~q  & (\MDR0|sr|DataOut [7])) # (!\state_controller|State.S_35~q  & ((\MAR0|sr|DataOut~8_combout )))))

	.dataa(\MDR0|sr|DataOut [7]),
	.datab(\state_controller|State.S_35~q ),
	.datac(\Reset~input_o ),
	.datad(\MAR0|sr|DataOut~8_combout ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~9_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~9 .lut_mask = 16'hB080;
defparam \MAR0|sr|DataOut~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N25
dffeas \MAR0|sr|DataOut[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[7] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \tr0|b[1]~feeder (
// Equation(s):
// \tr0|b[1]~feeder_combout  = \Data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[1]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[1]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \tr0|b[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[1] .is_wysiwyg = "true";
defparam \tr0|b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \MDR0|sr|DataOut~46 (
// Equation(s):
// \MDR0|sr|DataOut~46_combout  = (\state_controller|State.S_35~q  & (\MDR0|sr|DataOut [1])) # (!\state_controller|State.S_35~q  & (((\PCR0|sr|DataOut [1] & \state_controller|State.S_18~q ))))

	.dataa(\MDR0|sr|DataOut [1]),
	.datab(\PCR0|sr|DataOut [1]),
	.datac(\state_controller|State.S_35~q ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~46_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~46 .lut_mask = 16'hACA0;
defparam \MDR0|sr|DataOut~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \MDR0|sr|DataOut~50 (
// Equation(s):
// \MDR0|sr|DataOut~50_combout  = (\state_controller|State.S_33_2~q  & (\tr0|b [1])) # (!\state_controller|State.S_33_2~q  & ((\state_controller|State.S_33_1~q  & (\tr0|b [1])) # (!\state_controller|State.S_33_1~q  & ((\MDR0|sr|DataOut~46_combout )))))

	.dataa(\tr0|b [1]),
	.datab(\state_controller|State.S_33_2~q ),
	.datac(\state_controller|State.S_33_1~q ),
	.datad(\MDR0|sr|DataOut~46_combout ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~50_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~50 .lut_mask = 16'hABA8;
defparam \MDR0|sr|DataOut~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N13
dffeas \MDR0|sr|DataOut[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[1] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \MAR0|sr|DataOut~1 (
// Equation(s):
// \MAR0|sr|DataOut~1_combout  = (\Reset~input_o  & ((\state_controller|State.S_35~q ) # (\state_controller|State.S_18~q )))

	.dataa(\Reset~input_o ),
	.datab(\state_controller|State.S_35~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~1 .lut_mask = 16'hAA88;
defparam \MAR0|sr|DataOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \MAR0|sr|DataOut~2 (
// Equation(s):
// \MAR0|sr|DataOut~2_combout  = (\MAR0|sr|DataOut~1_combout  & ((\state_controller|State.S_35~q  & (\MDR0|sr|DataOut [1])) # (!\state_controller|State.S_35~q  & ((\PCR0|sr|DataOut [1])))))

	.dataa(\MDR0|sr|DataOut [1]),
	.datab(\PCR0|sr|DataOut [1]),
	.datac(\state_controller|State.S_35~q ),
	.datad(\MAR0|sr|DataOut~1_combout ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~2 .lut_mask = 16'hAC00;
defparam \MAR0|sr|DataOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N23
dffeas \MAR0|sr|DataOut[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[1] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y16_N31
dffeas \tr0|b[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[6] .is_wysiwyg = "true";
defparam \tr0|b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneive_lcell_comb \MDR0|sr|DataOut~55 (
// Equation(s):
// \MDR0|sr|DataOut~55_combout  = (\state_controller|State.S_33_1~q  & (\tr0|b [6])) # (!\state_controller|State.S_33_1~q  & ((\state_controller|State.S_33_2~q  & (\tr0|b [6])) # (!\state_controller|State.S_33_2~q  & ((\MDR0|sr|DataOut~37_combout )))))

	.dataa(\state_controller|State.S_33_1~q ),
	.datab(\tr0|b [6]),
	.datac(\state_controller|State.S_33_2~q ),
	.datad(\MDR0|sr|DataOut~37_combout ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~55_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~55 .lut_mask = 16'hCDC8;
defparam \MDR0|sr|DataOut~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N15
dffeas \MDR0|sr|DataOut[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[6] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneive_lcell_comb \MDR0|sr|DataOut~37 (
// Equation(s):
// \MDR0|sr|DataOut~37_combout  = (\state_controller|State.S_35~q  & (((\MDR0|sr|DataOut [6])))) # (!\state_controller|State.S_35~q  & (\PCR0|sr|DataOut [6] & ((\state_controller|State.S_18~q ))))

	.dataa(\PCR0|sr|DataOut [6]),
	.datab(\MDR0|sr|DataOut [6]),
	.datac(\state_controller|State.S_18~q ),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~37_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~37 .lut_mask = 16'hCCA0;
defparam \MDR0|sr|DataOut~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N22
cycloneive_lcell_comb \MAR0|sr|DataOut~7 (
// Equation(s):
// \MAR0|sr|DataOut~7_combout  = (\Reset~input_o  & \MDR0|sr|DataOut~37_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR0|sr|DataOut~37_combout ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~7_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~7 .lut_mask = 16'hAA00;
defparam \MAR0|sr|DataOut~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N23
dffeas \MAR0|sr|DataOut[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[6] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \tr0|b[0]~feeder (
// Equation(s):
// \tr0|b[0]~feeder_combout  = \Data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[0]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[0]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \tr0|b[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[0] .is_wysiwyg = "true";
defparam \tr0|b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N28
cycloneive_lcell_comb \MDR0|sr|DataOut~49 (
// Equation(s):
// \MDR0|sr|DataOut~49_combout  = (\state_controller|State.S_33_1~q  & (((\tr0|b [0])))) # (!\state_controller|State.S_33_1~q  & ((\state_controller|State.S_33_2~q  & (\tr0|b [0])) # (!\state_controller|State.S_33_2~q  & ((\MDR0|sr|DataOut~32_combout )))))

	.dataa(\state_controller|State.S_33_1~q ),
	.datab(\state_controller|State.S_33_2~q ),
	.datac(\tr0|b [0]),
	.datad(\MDR0|sr|DataOut~32_combout ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~49_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~49 .lut_mask = 16'hF1E0;
defparam \MDR0|sr|DataOut~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N29
dffeas \MDR0|sr|DataOut[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[0] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N2
cycloneive_lcell_comb \MDR0|sr|DataOut~32 (
// Equation(s):
// \MDR0|sr|DataOut~32_combout  = (\state_controller|State.S_35~q  & (\MDR0|sr|DataOut [0])) # (!\state_controller|State.S_35~q  & (((\PCR0|sr|DataOut [0] & \state_controller|State.S_18~q ))))

	.dataa(\state_controller|State.S_35~q ),
	.datab(\MDR0|sr|DataOut [0]),
	.datac(\PCR0|sr|DataOut [0]),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~32_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~32 .lut_mask = 16'hD888;
defparam \MDR0|sr|DataOut~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneive_lcell_comb \MAR0|sr|DataOut~0 (
// Equation(s):
// \MAR0|sr|DataOut~0_combout  = (\Reset~input_o  & \MDR0|sr|DataOut~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut~32_combout ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~0 .lut_mask = 16'hF000;
defparam \MAR0|sr|DataOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N7
dffeas \MAR0|sr|DataOut[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[0] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \tr0|b[2]~feeder (
// Equation(s):
// \tr0|b[2]~feeder_combout  = \Data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[2]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[2]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N7
dffeas \tr0|b[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[2] .is_wysiwyg = "true";
defparam \tr0|b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneive_lcell_comb \MDR0|sr|DataOut~51 (
// Equation(s):
// \MDR0|sr|DataOut~51_combout  = (\state_controller|State.S_33_1~q  & (\tr0|b [2])) # (!\state_controller|State.S_33_1~q  & ((\state_controller|State.S_33_2~q  & (\tr0|b [2])) # (!\state_controller|State.S_33_2~q  & ((\MDR0|sr|DataOut~33_combout )))))

	.dataa(\state_controller|State.S_33_1~q ),
	.datab(\tr0|b [2]),
	.datac(\state_controller|State.S_33_2~q ),
	.datad(\MDR0|sr|DataOut~33_combout ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~51_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~51 .lut_mask = 16'hCDC8;
defparam \MDR0|sr|DataOut~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N5
dffeas \MDR0|sr|DataOut[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[2] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneive_lcell_comb \MDR0|sr|DataOut~33 (
// Equation(s):
// \MDR0|sr|DataOut~33_combout  = (\state_controller|State.S_35~q  & (((\MDR0|sr|DataOut [2])))) # (!\state_controller|State.S_35~q  & (\PCR0|sr|DataOut [2] & ((\state_controller|State.S_18~q ))))

	.dataa(\PCR0|sr|DataOut [2]),
	.datab(\MDR0|sr|DataOut [2]),
	.datac(\state_controller|State.S_18~q ),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~33_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~33 .lut_mask = 16'hCCA0;
defparam \MDR0|sr|DataOut~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N10
cycloneive_lcell_comb \MAR0|sr|DataOut~3 (
// Equation(s):
// \MAR0|sr|DataOut~3_combout  = (\Reset~input_o  & \MDR0|sr|DataOut~33_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR0|sr|DataOut~33_combout ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~3 .lut_mask = 16'hAA00;
defparam \MAR0|sr|DataOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N11
dffeas \MAR0|sr|DataOut[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[2] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \tr0|b[3]~feeder (
// Equation(s):
// \tr0|b[3]~feeder_combout  = \Data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[3]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[3]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \tr0|b[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[3] .is_wysiwyg = "true";
defparam \tr0|b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N6
cycloneive_lcell_comb \MDR0|sr|DataOut~52 (
// Equation(s):
// \MDR0|sr|DataOut~52_combout  = (\state_controller|State.S_33_2~q  & (\tr0|b [3])) # (!\state_controller|State.S_33_2~q  & ((\state_controller|State.S_33_1~q  & (\tr0|b [3])) # (!\state_controller|State.S_33_1~q  & ((\MDR0|sr|DataOut~34_combout )))))

	.dataa(\state_controller|State.S_33_2~q ),
	.datab(\tr0|b [3]),
	.datac(\state_controller|State.S_33_1~q ),
	.datad(\MDR0|sr|DataOut~34_combout ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~52_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~52 .lut_mask = 16'hCDC8;
defparam \MDR0|sr|DataOut~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N7
dffeas \MDR0|sr|DataOut[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[3] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N24
cycloneive_lcell_comb \MDR0|sr|DataOut~34 (
// Equation(s):
// \MDR0|sr|DataOut~34_combout  = (\state_controller|State.S_35~q  & (((\MDR0|sr|DataOut [3])))) # (!\state_controller|State.S_35~q  & (\state_controller|State.S_18~q  & (\PCR0|sr|DataOut [3])))

	.dataa(\state_controller|State.S_35~q ),
	.datab(\state_controller|State.S_18~q ),
	.datac(\PCR0|sr|DataOut [3]),
	.datad(\MDR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~34_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~34 .lut_mask = 16'hEA40;
defparam \MDR0|sr|DataOut~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N20
cycloneive_lcell_comb \MAR0|sr|DataOut~4 (
// Equation(s):
// \MAR0|sr|DataOut~4_combout  = (\Reset~input_o  & \MDR0|sr|DataOut~34_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR0|sr|DataOut~34_combout ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~4 .lut_mask = 16'hAA00;
defparam \MAR0|sr|DataOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N21
dffeas \MAR0|sr|DataOut[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[3] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \tr0|b[5]~feeder (
// Equation(s):
// \tr0|b[5]~feeder_combout  = \Data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[5]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[5]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N21
dffeas \tr0|b[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[5] .is_wysiwyg = "true";
defparam \tr0|b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneive_lcell_comb \MDR0|sr|DataOut~54 (
// Equation(s):
// \MDR0|sr|DataOut~54_combout  = (\state_controller|State.S_33_1~q  & (((\tr0|b [5])))) # (!\state_controller|State.S_33_1~q  & ((\state_controller|State.S_33_2~q  & ((\tr0|b [5]))) # (!\state_controller|State.S_33_2~q  & (\MDR0|sr|DataOut~36_combout ))))

	.dataa(\state_controller|State.S_33_1~q ),
	.datab(\MDR0|sr|DataOut~36_combout ),
	.datac(\state_controller|State.S_33_2~q ),
	.datad(\tr0|b [5]),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~54_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~54 .lut_mask = 16'hFE04;
defparam \MDR0|sr|DataOut~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N9
dffeas \MDR0|sr|DataOut[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[5] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_lcell_comb \MDR0|sr|DataOut~36 (
// Equation(s):
// \MDR0|sr|DataOut~36_combout  = (\state_controller|State.S_35~q  & (\MDR0|sr|DataOut [5])) # (!\state_controller|State.S_35~q  & (((\PCR0|sr|DataOut [5] & \state_controller|State.S_18~q ))))

	.dataa(\MDR0|sr|DataOut [5]),
	.datab(\PCR0|sr|DataOut [5]),
	.datac(\state_controller|State.S_18~q ),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~36_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~36 .lut_mask = 16'hAAC0;
defparam \MDR0|sr|DataOut~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N12
cycloneive_lcell_comb \MAR0|sr|DataOut~6 (
// Equation(s):
// \MAR0|sr|DataOut~6_combout  = (\Reset~input_o  & \MDR0|sr|DataOut~36_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\MDR0|sr|DataOut~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~6 .lut_mask = 16'hA0A0;
defparam \MAR0|sr|DataOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N13
dffeas \MAR0|sr|DataOut[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[5] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N14
cycloneive_lcell_comb \SRAM|Mux15~8 (
// Equation(s):
// \SRAM|Mux15~8_combout  = (\MAR0|sr|DataOut [2]) # ((\MAR0|sr|DataOut [5] & ((!\MAR0|sr|DataOut [3]))) # (!\MAR0|sr|DataOut [5] & (\MAR0|sr|DataOut [0])))

	.dataa(\MAR0|sr|DataOut [0]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [5]),
	.cin(gnd),
	.combout(\SRAM|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~8 .lut_mask = 16'hCFEE;
defparam \SRAM|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N16
cycloneive_lcell_comb \SRAM|Mux15~9 (
// Equation(s):
// \SRAM|Mux15~9_combout  = (\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [3]) # (!\MAR0|sr|DataOut [5]))) # (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [5]) # (!\MAR0|sr|DataOut [3]))))) # (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [2] 
// $ ((\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [0]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [5]),
	.cin(gnd),
	.combout(\SRAM|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~9 .lut_mask = 16'hB69E;
defparam \SRAM|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N10
cycloneive_lcell_comb \SRAM|Mux15~10 (
// Equation(s):
// \SRAM|Mux15~10_combout  = (\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [6]) # ((\SRAM|Mux15~8_combout )))) # (!\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [6] & ((\SRAM|Mux15~9_combout ))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\SRAM|Mux15~8_combout ),
	.datad(\SRAM|Mux15~9_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~10 .lut_mask = 16'hB9A8;
defparam \SRAM|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N4
cycloneive_lcell_comb \SRAM|Mux15~11 (
// Equation(s):
// \SRAM|Mux15~11_combout  = (\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [3] & !\MAR0|sr|DataOut [5]))) # (!\MAR0|sr|DataOut [0] & (((!\MAR0|sr|DataOut [3] & \MAR0|sr|DataOut [5]))))

	.dataa(\MAR0|sr|DataOut [0]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [5]),
	.cin(gnd),
	.combout(\SRAM|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~11 .lut_mask = 16'h0580;
defparam \SRAM|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N28
cycloneive_lcell_comb \SRAM|Mux15~7 (
// Equation(s):
// \SRAM|Mux15~7_combout  = (\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [2]) # (!\MAR0|sr|DataOut [5])))) # (!\MAR0|sr|DataOut [3] & (((\MAR0|sr|DataOut [2] & !\MAR0|sr|DataOut [5]))))

	.dataa(\MAR0|sr|DataOut [0]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [5]),
	.cin(gnd),
	.combout(\SRAM|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~7 .lut_mask = 16'h80AC;
defparam \SRAM|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N30
cycloneive_lcell_comb \SRAM|Mux15~12 (
// Equation(s):
// \SRAM|Mux15~12_combout  = (\SRAM|Mux15~10_combout  & (((!\SRAM|Mux15~11_combout )) # (!\MAR0|sr|DataOut [6]))) # (!\SRAM|Mux15~10_combout  & (\MAR0|sr|DataOut [6] & ((!\SRAM|Mux15~7_combout ))))

	.dataa(\SRAM|Mux15~10_combout ),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\SRAM|Mux15~11_combout ),
	.datad(\SRAM|Mux15~7_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~12 .lut_mask = 16'h2A6E;
defparam \SRAM|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N10
cycloneive_lcell_comb \SRAM|Mux15~3 (
// Equation(s):
// \SRAM|Mux15~3_combout  = (\MAR0|sr|DataOut [2] & (((!\MAR0|sr|DataOut [5] & \MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [6] $ (((!\MAR0|sr|DataOut [5] & \MAR0|sr|DataOut [0])))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~3 .lut_mask = 16'h4B44;
defparam \SRAM|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N28
cycloneive_lcell_comb \SRAM|Mux15~2 (
// Equation(s):
// \SRAM|Mux15~2_combout  = \MAR0|sr|DataOut [5] $ (((\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [6]) # (!\MAR0|sr|DataOut [0]))) # (!\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [6] $ (\MAR0|sr|DataOut [0])))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~2 .lut_mask = 16'h691E;
defparam \SRAM|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N20
cycloneive_lcell_comb \SRAM|Mux15~4 (
// Equation(s):
// \SRAM|Mux15~4_combout  = (\MAR0|sr|DataOut [3] & (((\MAR0|sr|DataOut [1]) # (!\SRAM|Mux15~2_combout )))) # (!\MAR0|sr|DataOut [3] & (\SRAM|Mux15~3_combout  & ((!\MAR0|sr|DataOut [1]))))

	.dataa(\SRAM|Mux15~3_combout ),
	.datab(\SRAM|Mux15~2_combout ),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~4 .lut_mask = 16'hF03A;
defparam \SRAM|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N22
cycloneive_lcell_comb \SRAM|Mux15~5 (
// Equation(s):
// \SRAM|Mux15~5_combout  = (\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [6] & ((\MAR0|sr|DataOut [5]) # (!\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [6] & ((\MAR0|sr|DataOut [0]) # (!\MAR0|sr|DataOut [5]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~5 .lut_mask = 16'h6426;
defparam \SRAM|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N18
cycloneive_lcell_comb \SRAM|Mux15~1 (
// Equation(s):
// \SRAM|Mux15~1_combout  = (\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [5] & (\MAR0|sr|DataOut [6])) # (!\MAR0|sr|DataOut [5] & ((\MAR0|sr|DataOut [0]))))) # (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [0] & (!\MAR0|sr|DataOut [6])) # (!\MAR0|sr|DataOut [0] 
// & ((\MAR0|sr|DataOut [5])))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~1 .lut_mask = 16'h9BD0;
defparam \SRAM|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N0
cycloneive_lcell_comb \SRAM|Mux15~6 (
// Equation(s):
// \SRAM|Mux15~6_combout  = (\MAR0|sr|DataOut [1] & ((\SRAM|Mux15~4_combout  & (!\SRAM|Mux15~5_combout )) # (!\SRAM|Mux15~4_combout  & ((!\SRAM|Mux15~1_combout ))))) # (!\MAR0|sr|DataOut [1] & (\SRAM|Mux15~4_combout ))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\SRAM|Mux15~4_combout ),
	.datac(\SRAM|Mux15~5_combout ),
	.datad(\SRAM|Mux15~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~6 .lut_mask = 16'h4C6E;
defparam \SRAM|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \tr0|b[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[4] .is_wysiwyg = "true";
defparam \tr0|b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneive_lcell_comb \MDR0|sr|DataOut~53 (
// Equation(s):
// \MDR0|sr|DataOut~53_combout  = (\state_controller|State.S_33_1~q  & (\tr0|b [4])) # (!\state_controller|State.S_33_1~q  & ((\state_controller|State.S_33_2~q  & (\tr0|b [4])) # (!\state_controller|State.S_33_2~q  & ((\MDR0|sr|DataOut~35_combout )))))

	.dataa(\state_controller|State.S_33_1~q ),
	.datab(\tr0|b [4]),
	.datac(\state_controller|State.S_33_2~q ),
	.datad(\MDR0|sr|DataOut~35_combout ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~53_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~53 .lut_mask = 16'hCDC8;
defparam \MDR0|sr|DataOut~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N19
dffeas \MDR0|sr|DataOut[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[4] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneive_lcell_comb \MDR0|sr|DataOut~35 (
// Equation(s):
// \MDR0|sr|DataOut~35_combout  = (\state_controller|State.S_35~q  & (((\MDR0|sr|DataOut [4])))) # (!\state_controller|State.S_35~q  & (\PCR0|sr|DataOut [4] & ((\state_controller|State.S_18~q ))))

	.dataa(\PCR0|sr|DataOut [4]),
	.datab(\MDR0|sr|DataOut [4]),
	.datac(\state_controller|State.S_18~q ),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~35_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~35 .lut_mask = 16'hCCA0;
defparam \MDR0|sr|DataOut~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N30
cycloneive_lcell_comb \MAR0|sr|DataOut~5 (
// Equation(s):
// \MAR0|sr|DataOut~5_combout  = (\Reset~input_o  & \MDR0|sr|DataOut~35_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR0|sr|DataOut~35_combout ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~5 .lut_mask = 16'hAA00;
defparam \MAR0|sr|DataOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N31
dffeas \MAR0|sr|DataOut[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[4] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N14
cycloneive_lcell_comb \SRAM|Mux15~13 (
// Equation(s):
// \SRAM|Mux15~13_combout  = (\MAR0|sr|DataOut [4] & (((\SRAM|Mux15~6_combout ) # (\MAR0|sr|DataOut [7])))) # (!\MAR0|sr|DataOut [4] & (\SRAM|Mux15~12_combout  & ((!\MAR0|sr|DataOut [7]))))

	.dataa(\SRAM|Mux15~12_combout ),
	.datab(\SRAM|Mux15~6_combout ),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\SRAM|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~13 .lut_mask = 16'hF0CA;
defparam \SRAM|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N12
cycloneive_lcell_comb \SRAM|Mux15~0 (
// Equation(s):
// \SRAM|Mux15~0_combout  = (\MAR0|sr|DataOut [0] & (!\MAR0|sr|DataOut [3] & ((!\MAR0|sr|DataOut [2]) # (!\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [0] & (((\MAR0|sr|DataOut [1] & \MAR0|sr|DataOut [2]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [1]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~0 .lut_mask = 16'h15C0;
defparam \SRAM|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N4
cycloneive_lcell_comb \SRAM|Mux15~15 (
// Equation(s):
// \SRAM|Mux15~15_combout  = (!\MAR0|sr|DataOut [5] & (!\MAR0|sr|DataOut [6] & ((\SRAM|Mux15~0_combout ) # (\SRAM|Mux15~13_combout ))))

	.dataa(\SRAM|Mux15~0_combout ),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\SRAM|Mux15~13_combout ),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~15 .lut_mask = 16'h0032;
defparam \SRAM|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N16
cycloneive_lcell_comb \SRAM|Mux15~14 (
// Equation(s):
// \SRAM|Mux15~14_combout  = (\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [3])) # (!\MAR0|sr|DataOut [1] & ((!\MAR0|sr|DataOut [2])))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [1]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~14 .lut_mask = 16'h4700;
defparam \SRAM|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N26
cycloneive_lcell_comb \SRAM|Mux15~16 (
// Equation(s):
// \SRAM|Mux15~16_combout  = (\MAR0|sr|DataOut [7] & (\SRAM|Mux15~15_combout  & ((\SRAM|Mux15~14_combout ) # (!\SRAM|Mux15~13_combout )))) # (!\MAR0|sr|DataOut [7] & (\SRAM|Mux15~13_combout ))

	.dataa(\MAR0|sr|DataOut [7]),
	.datab(\SRAM|Mux15~13_combout ),
	.datac(\SRAM|Mux15~15_combout ),
	.datad(\SRAM|Mux15~14_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~16 .lut_mask = 16'hE464;
defparam \SRAM|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \state_controller|Mem_OE~0 (
// Equation(s):
// \state_controller|Mem_OE~0_combout  = (\state_controller|State.S_33_1~q ) # (\state_controller|State.S_33_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_33_1~q ),
	.datad(\state_controller|State.S_33_2~q ),
	.cin(gnd),
	.combout(\state_controller|Mem_OE~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Mem_OE~0 .lut_mask = 16'hFFF0;
defparam \state_controller|Mem_OE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N26
cycloneive_lcell_comb \SRAM|Mux14~2 (
// Equation(s):
// \SRAM|Mux14~2_combout  = (\MAR0|sr|DataOut [2] & (((!\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [4] $ (!\MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [4] & !\MAR0|sr|DataOut 
// [1]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~2 .lut_mask = 16'h40BE;
defparam \SRAM|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N8
cycloneive_lcell_comb \SRAM|Mux14~0 (
// Equation(s):
// \SRAM|Mux14~0_combout  = (!\MAR0|sr|DataOut [6] & (!\MAR0|sr|DataOut [5] & \MAR0|sr|DataOut [7]))

	.dataa(\MAR0|sr|DataOut [6]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(gnd),
	.datad(\MAR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\SRAM|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~0 .lut_mask = 16'h1100;
defparam \SRAM|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N20
cycloneive_lcell_comb \SRAM|Mux14~1 (
// Equation(s):
// \SRAM|Mux14~1_combout  = (\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [0] & (!\MAR0|sr|DataOut [4] & \MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [4])))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~1 .lut_mask = 16'h4240;
defparam \SRAM|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N0
cycloneive_lcell_comb \SRAM|Mux14~3 (
// Equation(s):
// \SRAM|Mux14~3_combout  = (\SRAM|Mux14~0_combout  & ((\MAR0|sr|DataOut [3] & ((\SRAM|Mux14~1_combout ))) # (!\MAR0|sr|DataOut [3] & (\SRAM|Mux14~2_combout ))))

	.dataa(\SRAM|Mux14~2_combout ),
	.datab(\SRAM|Mux14~0_combout ),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\SRAM|Mux14~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~3 .lut_mask = 16'hC808;
defparam \SRAM|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N10
cycloneive_lcell_comb \SRAM|Mux14~11 (
// Equation(s):
// \SRAM|Mux14~11_combout  = (\MAR0|sr|DataOut [6] & ((\MAR0|sr|DataOut [3]) # ((\MAR0|sr|DataOut [2])))) # (!\MAR0|sr|DataOut [6] & ((\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [2]))) # (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [6]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~11 .lut_mask = 16'hFE98;
defparam \SRAM|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N28
cycloneive_lcell_comb \SRAM|Mux14~12 (
// Equation(s):
// \SRAM|Mux14~12_combout  = (\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [0] & (!\MAR0|sr|DataOut [6])) # (!\MAR0|sr|DataOut [0] & ((!\MAR0|sr|DataOut [2]))))) # (!\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [6] & (\MAR0|sr|DataOut [0] $ (\MAR0|sr|DataOut 
// [2]))))

	.dataa(\MAR0|sr|DataOut [6]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~12 .lut_mask = 16'h415C;
defparam \SRAM|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N22
cycloneive_lcell_comb \SRAM|Mux14~13 (
// Equation(s):
// \SRAM|Mux14~13_combout  = (\MAR0|sr|DataOut [4] & (((\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [1] & (\SRAM|Mux14~11_combout )) # (!\MAR0|sr|DataOut [1] & ((\SRAM|Mux14~12_combout )))))

	.dataa(\SRAM|Mux14~11_combout ),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\SRAM|Mux14~12_combout ),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~13 .lut_mask = 16'hEE30;
defparam \SRAM|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N20
cycloneive_lcell_comb \SRAM|Mux14~10 (
// Equation(s):
// \SRAM|Mux14~10_combout  = (\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [0] $ (((\MAR0|sr|DataOut [6]) # (\MAR0|sr|DataOut [2]))))) # (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [0] & (!\MAR0|sr|DataOut [6])) # (!\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut 
// [2])))))

	.dataa(\MAR0|sr|DataOut [6]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~10 .lut_mask = 16'h1F58;
defparam \SRAM|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N8
cycloneive_lcell_comb \SRAM|Mux14~14 (
// Equation(s):
// \SRAM|Mux14~14_combout  = (\MAR0|sr|DataOut [6] & (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [3]) # (\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [6] & (\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [2]))))

	.dataa(\MAR0|sr|DataOut [6]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~14 .lut_mask = 16'h44A8;
defparam \SRAM|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N30
cycloneive_lcell_comb \SRAM|Mux14~15 (
// Equation(s):
// \SRAM|Mux14~15_combout  = (\SRAM|Mux14~13_combout  & (((!\MAR0|sr|DataOut [4]) # (!\SRAM|Mux14~14_combout )))) # (!\SRAM|Mux14~13_combout  & (!\SRAM|Mux14~10_combout  & ((\MAR0|sr|DataOut [4]))))

	.dataa(\SRAM|Mux14~13_combout ),
	.datab(\SRAM|Mux14~10_combout ),
	.datac(\SRAM|Mux14~14_combout ),
	.datad(\MAR0|sr|DataOut [4]),
	.cin(gnd),
	.combout(\SRAM|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~15 .lut_mask = 16'h1BAA;
defparam \SRAM|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N20
cycloneive_lcell_comb \SRAM|Mux14~6 (
// Equation(s):
// \SRAM|Mux14~6_combout  = (\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [6])) # (!\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [6]) # ((\MAR0|sr|DataOut [2]) # (\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~6 .lut_mask = 16'h7776;
defparam \SRAM|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N18
cycloneive_lcell_comb \SRAM|Mux14~5 (
// Equation(s):
// \SRAM|Mux14~5_combout  = (\MAR0|sr|DataOut [1] & (((\MAR0|sr|DataOut [2] & !\MAR0|sr|DataOut [3])))) # (!\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [6] & ((!\MAR0|sr|DataOut [3]) # (!\MAR0|sr|DataOut [2]))) # (!\MAR0|sr|DataOut [6] & ((\MAR0|sr|DataOut 
// [3])))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~5 .lut_mask = 16'h15E4;
defparam \SRAM|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N10
cycloneive_lcell_comb \SRAM|Mux14~7 (
// Equation(s):
// \SRAM|Mux14~7_combout  = (\MAR0|sr|DataOut [4] & (((\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [0] & ((\SRAM|Mux14~5_combout ))) # (!\MAR0|sr|DataOut [0] & (!\SRAM|Mux14~6_combout ))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\SRAM|Mux14~6_combout ),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\SRAM|Mux14~5_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~7 .lut_mask = 16'hF1A1;
defparam \SRAM|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N16
cycloneive_lcell_comb \SRAM|Mux14~8 (
// Equation(s):
// \SRAM|Mux14~8_combout  = (\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [2]))) # (!\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [6])))) # (!\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [3] & ((!\MAR0|sr|DataOut [2]) # (!\MAR0|sr|DataOut 
// [6]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~8 .lut_mask = 16'hB522;
defparam \SRAM|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N28
cycloneive_lcell_comb \SRAM|Mux14~4 (
// Equation(s):
// \SRAM|Mux14~4_combout  = (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [6] & \MAR0|sr|DataOut [3])) # (!\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [6] $ (\MAR0|sr|DataOut [3])))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~4 .lut_mask = 16'h0904;
defparam \SRAM|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N6
cycloneive_lcell_comb \SRAM|Mux14~9 (
// Equation(s):
// \SRAM|Mux14~9_combout  = (\SRAM|Mux14~7_combout  & ((\SRAM|Mux14~8_combout ) # ((!\MAR0|sr|DataOut [4])))) # (!\SRAM|Mux14~7_combout  & (((\MAR0|sr|DataOut [4] & \SRAM|Mux14~4_combout ))))

	.dataa(\SRAM|Mux14~7_combout ),
	.datab(\SRAM|Mux14~8_combout ),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\SRAM|Mux14~4_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~9 .lut_mask = 16'hDA8A;
defparam \SRAM|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N24
cycloneive_lcell_comb \SRAM|Mux14~16 (
// Equation(s):
// \SRAM|Mux14~16_combout  = (!\MAR0|sr|DataOut [7] & ((\MAR0|sr|DataOut [5] & ((\SRAM|Mux14~9_combout ))) # (!\MAR0|sr|DataOut [5] & (\SRAM|Mux14~15_combout ))))

	.dataa(\MAR0|sr|DataOut [7]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\SRAM|Mux14~15_combout ),
	.datad(\SRAM|Mux14~9_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~16 .lut_mask = 16'h5410;
defparam \SRAM|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N28
cycloneive_lcell_comb \SRAM|Mux14~17 (
// Equation(s):
// \SRAM|Mux14~17_combout  = (\SRAM|Mux14~3_combout ) # (\SRAM|Mux14~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|Mux14~3_combout ),
	.datad(\SRAM|Mux14~16_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~17 .lut_mask = 16'hFFF0;
defparam \SRAM|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N12
cycloneive_lcell_comb \SRAM|Mux13~6 (
// Equation(s):
// \SRAM|Mux13~6_combout  = (\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [2] $ (\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~6 .lut_mask = 16'h1828;
defparam \SRAM|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N4
cycloneive_lcell_comb \SRAM|Mux13~8 (
// Equation(s):
// \SRAM|Mux13~8_combout  = (\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [0]) # (\MAR0|sr|DataOut [3]))) # (!\MAR0|sr|DataOut [1] & ((!\MAR0|sr|DataOut [3]))))) # (!\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [0] $ (((\MAR0|sr|DataOut 
// [3])))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~8 .lut_mask = 16'hB1CE;
defparam \SRAM|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N30
cycloneive_lcell_comb \SRAM|Mux13~7 (
// Equation(s):
// \SRAM|Mux13~7_combout  = (\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [0])) # (!\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [0] & \MAR0|sr|DataOut [3])))) # (!\MAR0|sr|DataOut [1] & (((\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~7 .lut_mask = 16'h6F20;
defparam \SRAM|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N18
cycloneive_lcell_comb \SRAM|Mux13~9 (
// Equation(s):
// \SRAM|Mux13~9_combout  = (\MAR0|sr|DataOut [4] & (((\SRAM|Mux13~7_combout ) # (\MAR0|sr|DataOut [6])))) # (!\MAR0|sr|DataOut [4] & (\SRAM|Mux13~8_combout  & ((!\MAR0|sr|DataOut [6]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\SRAM|Mux13~8_combout ),
	.datac(\SRAM|Mux13~7_combout ),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~9 .lut_mask = 16'hAAE4;
defparam \SRAM|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N8
cycloneive_lcell_comb \SRAM|Mux13~10 (
// Equation(s):
// \SRAM|Mux13~10_combout  = (\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [2])) # (!\MAR0|sr|DataOut [1] & ((!\MAR0|sr|DataOut [0]))))) # (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [2] & ((!\MAR0|sr|DataOut [1]) # (!\MAR0|sr|DataOut 
// [0]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~10 .lut_mask = 16'h532A;
defparam \SRAM|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N2
cycloneive_lcell_comb \SRAM|Mux13~11 (
// Equation(s):
// \SRAM|Mux13~11_combout  = (\SRAM|Mux13~9_combout  & (((!\MAR0|sr|DataOut [6]) # (!\SRAM|Mux13~10_combout )))) # (!\SRAM|Mux13~9_combout  & (\SRAM|Mux13~6_combout  & ((\MAR0|sr|DataOut [6]))))

	.dataa(\SRAM|Mux13~6_combout ),
	.datab(\SRAM|Mux13~9_combout ),
	.datac(\SRAM|Mux13~10_combout ),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~11 .lut_mask = 16'h2ECC;
defparam \SRAM|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N30
cycloneive_lcell_comb \SRAM|Mux13~1 (
// Equation(s):
// \SRAM|Mux13~1_combout  = (\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [0] $ (\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [3] & (((\MAR0|sr|DataOut [0] & \MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~1 .lut_mask = 16'h1C40;
defparam \SRAM|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N20
cycloneive_lcell_comb \SRAM|Mux13~2 (
// Equation(s):
// \SRAM|Mux13~2_combout  = (\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [2] $ (!\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [0])))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~2 .lut_mask = 16'h0898;
defparam \SRAM|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N10
cycloneive_lcell_comb \SRAM|Mux13~3 (
// Equation(s):
// \SRAM|Mux13~3_combout  = (\MAR0|sr|DataOut [4] & ((\SRAM|Mux13~1_combout ) # ((\MAR0|sr|DataOut [6])))) # (!\MAR0|sr|DataOut [4] & (((\SRAM|Mux13~2_combout  & !\MAR0|sr|DataOut [6]))))

	.dataa(\SRAM|Mux13~1_combout ),
	.datab(\SRAM|Mux13~2_combout ),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~3 .lut_mask = 16'hF0AC;
defparam \SRAM|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N28
cycloneive_lcell_comb \SRAM|Mux13~0 (
// Equation(s):
// \SRAM|Mux13~0_combout  = (\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [2] $ (((!\MAR0|sr|DataOut [0] & \MAR0|sr|DataOut [1]))))) # (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [0])) # (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut 
// [1])))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~0 .lut_mask = 16'h97A2;
defparam \SRAM|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N8
cycloneive_lcell_comb \SRAM|Mux13~4 (
// Equation(s):
// \SRAM|Mux13~4_combout  = (\MAR0|sr|DataOut [0]) # ((\MAR0|sr|DataOut [3] & ((!\MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [2]) # (\MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~4 .lut_mask = 16'hCFFE;
defparam \SRAM|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N2
cycloneive_lcell_comb \SRAM|Mux13~5 (
// Equation(s):
// \SRAM|Mux13~5_combout  = (\SRAM|Mux13~3_combout  & (((!\MAR0|sr|DataOut [6]) # (!\SRAM|Mux13~4_combout )))) # (!\SRAM|Mux13~3_combout  & (!\SRAM|Mux13~0_combout  & ((\MAR0|sr|DataOut [6]))))

	.dataa(\SRAM|Mux13~3_combout ),
	.datab(\SRAM|Mux13~0_combout ),
	.datac(\SRAM|Mux13~4_combout ),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~5 .lut_mask = 16'h1BAA;
defparam \SRAM|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N6
cycloneive_lcell_comb \SRAM|Mux13~12 (
// Equation(s):
// \SRAM|Mux13~12_combout  = (!\MAR0|sr|DataOut [7] & ((\MAR0|sr|DataOut [5] & ((\SRAM|Mux13~5_combout ))) # (!\MAR0|sr|DataOut [5] & (\SRAM|Mux13~11_combout ))))

	.dataa(\SRAM|Mux13~11_combout ),
	.datab(\SRAM|Mux13~5_combout ),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\MAR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\SRAM|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~12 .lut_mask = 16'h00CA;
defparam \SRAM|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N10
cycloneive_lcell_comb \SRAM|Mux13~15 (
// Equation(s):
// \SRAM|Mux13~15_combout  = (\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [0] & (!\MAR0|sr|DataOut [4] & \MAR0|sr|DataOut [1])))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~15 .lut_mask = 16'h0200;
defparam \SRAM|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N28
cycloneive_lcell_comb \SRAM|Mux13~16 (
// Equation(s):
// \SRAM|Mux13~16_combout  = (\MAR0|sr|DataOut [3] & \SRAM|Mux13~15_combout )

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|Mux13~15_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~16 .lut_mask = 16'hAA00;
defparam \SRAM|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N28
cycloneive_lcell_comb \SRAM|Mux13~13 (
// Equation(s):
// \SRAM|Mux13~13_combout  = (\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [3] $ (\MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [3] & !\MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~13 .lut_mask = 16'h2090;
defparam \SRAM|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N8
cycloneive_lcell_comb \SRAM|Mux13~14 (
// Equation(s):
// \SRAM|Mux13~14_combout  = (!\MAR0|sr|DataOut [2] & \SRAM|Mux13~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\SRAM|Mux13~13_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~14 .lut_mask = 16'h0F00;
defparam \SRAM|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N2
cycloneive_lcell_comb \SRAM|Mux13~17 (
// Equation(s):
// \SRAM|Mux13~17_combout  = (\SRAM|Mux13~12_combout ) # ((\SRAM|Mux14~0_combout  & ((\SRAM|Mux13~16_combout ) # (\SRAM|Mux13~14_combout ))))

	.dataa(\SRAM|Mux13~12_combout ),
	.datab(\SRAM|Mux13~16_combout ),
	.datac(\SRAM|Mux13~14_combout ),
	.datad(\SRAM|Mux14~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~17 .lut_mask = 16'hFEAA;
defparam \SRAM|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N16
cycloneive_lcell_comb \SRAM|Mux12~11 (
// Equation(s):
// \SRAM|Mux12~11_combout  = (\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [3] $ (\MAR0|sr|DataOut [4])))) # (!\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [4] $ (!\MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~11 .lut_mask = 16'h5801;
defparam \SRAM|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N14
cycloneive_lcell_comb \SRAM|Mux12~12 (
// Equation(s):
// \SRAM|Mux12~12_combout  = (\SRAM|Mux12~11_combout  & (\MAR0|sr|DataOut [2] $ (((!\MAR0|sr|DataOut [3] & \MAR0|sr|DataOut [0])))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\SRAM|Mux12~11_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~12 .lut_mask = 16'h9C00;
defparam \SRAM|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N24
cycloneive_lcell_comb \SRAM|Mux12~3 (
// Equation(s):
// \SRAM|Mux12~3_combout  = (\MAR0|sr|DataOut [6] & (\MAR0|sr|DataOut [3] $ (((\MAR0|sr|DataOut [4]))))) # (!\MAR0|sr|DataOut [6] & (\MAR0|sr|DataOut [0] $ (((\MAR0|sr|DataOut [3] & !\MAR0|sr|DataOut [4])))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~3 .lut_mask = 16'h5AC6;
defparam \SRAM|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N22
cycloneive_lcell_comb \SRAM|Mux12~7 (
// Equation(s):
// \SRAM|Mux12~7_combout  = (\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [6]) # ((!\MAR0|sr|DataOut [3] & !\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [3]) # (\MAR0|sr|DataOut [0] $ (\MAR0|sr|DataOut [6]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~7 .lut_mask = 16'hFB1E;
defparam \SRAM|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N4
cycloneive_lcell_comb \SRAM|Mux12~5 (
// Equation(s):
// \SRAM|Mux12~5_combout  = (\MAR0|sr|DataOut [3] & (((!\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [0] & !\MAR0|sr|DataOut [6])))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~5 .lut_mask = 16'h0C1C;
defparam \SRAM|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N14
cycloneive_lcell_comb \SRAM|Mux12~4 (
// Equation(s):
// \SRAM|Mux12~4_combout  = (\MAR0|sr|DataOut [3] & (((!\MAR0|sr|DataOut [4] & !\MAR0|sr|DataOut [6])) # (!\MAR0|sr|DataOut [0]))) # (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [6] & (\MAR0|sr|DataOut [0])) # (!\MAR0|sr|DataOut [6] & ((\MAR0|sr|DataOut 
// [4])))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~4 .lut_mask = 16'h667A;
defparam \SRAM|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N28
cycloneive_lcell_comb \SRAM|Mux12~6 (
// Equation(s):
// \SRAM|Mux12~6_combout  = (\MAR0|sr|DataOut [2] & (((\MAR0|sr|DataOut [1]) # (!\SRAM|Mux12~4_combout )))) # (!\MAR0|sr|DataOut [2] & (\SRAM|Mux12~5_combout  & ((!\MAR0|sr|DataOut [1]))))

	.dataa(\SRAM|Mux12~5_combout ),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\SRAM|Mux12~4_combout ),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~6 .lut_mask = 16'hCC2E;
defparam \SRAM|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N20
cycloneive_lcell_comb \SRAM|Mux12~8 (
// Equation(s):
// \SRAM|Mux12~8_combout  = (\MAR0|sr|DataOut [1] & ((\SRAM|Mux12~6_combout  & ((\SRAM|Mux12~7_combout ))) # (!\SRAM|Mux12~6_combout  & (\SRAM|Mux12~3_combout )))) # (!\MAR0|sr|DataOut [1] & (((\SRAM|Mux12~6_combout ))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\SRAM|Mux12~3_combout ),
	.datac(\SRAM|Mux12~7_combout ),
	.datad(\SRAM|Mux12~6_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~8 .lut_mask = 16'hF588;
defparam \SRAM|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N30
cycloneive_lcell_comb \SRAM|Mux12~0 (
// Equation(s):
// \SRAM|Mux12~0_combout  = (\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [0]) # (!\MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut [2] & ((!\MAR0|sr|DataOut [0]))))) # (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [1] & ((!\MAR0|sr|DataOut 
// [0]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [1]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~0 .lut_mask = 16'hA06E;
defparam \SRAM|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N24
cycloneive_lcell_comb \SRAM|Mux12~13 (
// Equation(s):
// \SRAM|Mux12~13_combout  = (\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [1] & ((!\MAR0|sr|DataOut [2]) # (!\MAR0|sr|DataOut [4])))) # (!\MAR0|sr|DataOut [3] & (((\MAR0|sr|DataOut [2] & \MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~13 .lut_mask = 16'h0C70;
defparam \SRAM|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N2
cycloneive_lcell_comb \SRAM|Mux12~14 (
// Equation(s):
// \SRAM|Mux12~14_combout  = (\MAR0|sr|DataOut [6] & (((\MAR0|sr|DataOut [4])))) # (!\MAR0|sr|DataOut [6] & (\MAR0|sr|DataOut [0] & ((\SRAM|Mux12~13_combout ))))

	.dataa(\MAR0|sr|DataOut [0]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\SRAM|Mux12~13_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~14 .lut_mask = 16'hE2C0;
defparam \SRAM|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N8
cycloneive_lcell_comb \SRAM|Mux12~1 (
// Equation(s):
// \SRAM|Mux12~1_combout  = (\MAR0|sr|DataOut [3] & (((\MAR0|sr|DataOut [2]) # (\MAR0|sr|DataOut [0])) # (!\MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [1]) # (\MAR0|sr|DataOut [2] $ (\MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [1]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~1 .lut_mask = 16'hEFF6;
defparam \SRAM|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N6
cycloneive_lcell_comb \SRAM|Mux12~2 (
// Equation(s):
// \SRAM|Mux12~2_combout  = (\SRAM|Mux12~14_combout  & (((!\MAR0|sr|DataOut [6]) # (!\SRAM|Mux12~1_combout )))) # (!\SRAM|Mux12~14_combout  & (!\SRAM|Mux12~0_combout  & ((\MAR0|sr|DataOut [6]))))

	.dataa(\SRAM|Mux12~0_combout ),
	.datab(\SRAM|Mux12~14_combout ),
	.datac(\SRAM|Mux12~1_combout ),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~2 .lut_mask = 16'h1DCC;
defparam \SRAM|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N18
cycloneive_lcell_comb \SRAM|Mux12~9 (
// Equation(s):
// \SRAM|Mux12~9_combout  = (!\MAR0|sr|DataOut [7] & ((\MAR0|sr|DataOut [5] & ((\SRAM|Mux12~2_combout ))) # (!\MAR0|sr|DataOut [5] & (\SRAM|Mux12~8_combout ))))

	.dataa(\SRAM|Mux12~8_combout ),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\SRAM|Mux12~2_combout ),
	.datad(\MAR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\SRAM|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~9 .lut_mask = 16'h00E2;
defparam \SRAM|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N0
cycloneive_lcell_comb \SRAM|Mux12~10 (
// Equation(s):
// \SRAM|Mux12~10_combout  = (\SRAM|Mux12~9_combout ) # ((\SRAM|Mux12~12_combout  & \SRAM|Mux14~0_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mux12~12_combout ),
	.datac(\SRAM|Mux14~0_combout ),
	.datad(\SRAM|Mux12~9_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~10 .lut_mask = 16'hFFC0;
defparam \SRAM|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N12
cycloneive_lcell_comb \SRAM|Mux11~7 (
// Equation(s):
// \SRAM|Mux11~7_combout  = (\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [6]) # (!\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [6] $ (((\MAR0|sr|DataOut [1] & !\MAR0|sr|DataOut [3])))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~7 .lut_mask = 16'hF142;
defparam \SRAM|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N2
cycloneive_lcell_comb \SRAM|Mux11~5 (
// Equation(s):
// \SRAM|Mux11~5_combout  = (\MAR0|sr|DataOut [6] & (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [0] & \MAR0|sr|DataOut [3]))) # (!\MAR0|sr|DataOut [6] & ((\MAR0|sr|DataOut [0] $ (\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~5 .lut_mask = 16'h8330;
defparam \SRAM|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N0
cycloneive_lcell_comb \SRAM|Mux11~4 (
// Equation(s):
// \SRAM|Mux11~4_combout  = (\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [0] $ (!\MAR0|sr|DataOut [6])))) # (!\MAR0|sr|DataOut [1] & (((\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~4 .lut_mask = 16'h5852;
defparam \SRAM|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N2
cycloneive_lcell_comb \SRAM|Mux11~6 (
// Equation(s):
// \SRAM|Mux11~6_combout  = (\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [2])) # (!\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [2] & ((!\SRAM|Mux11~4_combout ))) # (!\MAR0|sr|DataOut [2] & (\SRAM|Mux11~5_combout ))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\SRAM|Mux11~5_combout ),
	.datad(\SRAM|Mux11~4_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~6 .lut_mask = 16'h98DC;
defparam \SRAM|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N18
cycloneive_lcell_comb \SRAM|Mux11~3 (
// Equation(s):
// \SRAM|Mux11~3_combout  = (\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [0] & ((!\MAR0|sr|DataOut [6]))) # (!\MAR0|sr|DataOut [0] & (!\MAR0|sr|DataOut [3] & \MAR0|sr|DataOut [6])))) # (!\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [3])))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~3 .lut_mask = 16'h1298;
defparam \SRAM|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N6
cycloneive_lcell_comb \SRAM|Mux11~8 (
// Equation(s):
// \SRAM|Mux11~8_combout  = (\SRAM|Mux11~6_combout  & ((\SRAM|Mux11~7_combout ) # ((!\MAR0|sr|DataOut [4])))) # (!\SRAM|Mux11~6_combout  & (((\MAR0|sr|DataOut [4] & \SRAM|Mux11~3_combout ))))

	.dataa(\SRAM|Mux11~7_combout ),
	.datab(\SRAM|Mux11~6_combout ),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\SRAM|Mux11~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~8 .lut_mask = 16'hBC8C;
defparam \SRAM|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N0
cycloneive_lcell_comb \SRAM|Mux11~15 (
// Equation(s):
// \SRAM|Mux11~15_combout  = (\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [2]) # (\MAR0|sr|DataOut [4])))) # (!\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [2] $ (\MAR0|sr|DataOut [4]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [1]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~15 .lut_mask = 16'h12C8;
defparam \SRAM|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N22
cycloneive_lcell_comb \SRAM|Mux11~16 (
// Equation(s):
// \SRAM|Mux11~16_combout  = (\MAR0|sr|DataOut [6] & (\MAR0|sr|DataOut [4])) # (!\MAR0|sr|DataOut [6] & (((\SRAM|Mux11~15_combout  & \MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\SRAM|Mux11~15_combout ),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~16 .lut_mask = 16'hAAC0;
defparam \SRAM|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N28
cycloneive_lcell_comb \SRAM|Mux11~0 (
// Equation(s):
// \SRAM|Mux11~0_combout  = (\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [0]))) # (!\MAR0|sr|DataOut [3] & (((\MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~0 .lut_mask = 16'h88F0;
defparam \SRAM|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N26
cycloneive_lcell_comb \SRAM|Mux11~1 (
// Equation(s):
// \SRAM|Mux11~1_combout  = (\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [3]) # ((!\MAR0|sr|DataOut [0] & \MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [0]) # (\MAR0|sr|DataOut [1] $ (\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~1 .lut_mask = 16'hEF74;
defparam \SRAM|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N24
cycloneive_lcell_comb \SRAM|Mux11~2 (
// Equation(s):
// \SRAM|Mux11~2_combout  = (\SRAM|Mux11~16_combout  & (((!\MAR0|sr|DataOut [6]) # (!\SRAM|Mux11~1_combout )))) # (!\SRAM|Mux11~16_combout  & (!\SRAM|Mux11~0_combout  & ((\MAR0|sr|DataOut [6]))))

	.dataa(\SRAM|Mux11~16_combout ),
	.datab(\SRAM|Mux11~0_combout ),
	.datac(\SRAM|Mux11~1_combout ),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~2 .lut_mask = 16'h1BAA;
defparam \SRAM|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N6
cycloneive_lcell_comb \SRAM|Mux11~9 (
// Equation(s):
// \SRAM|Mux11~9_combout  = (!\MAR0|sr|DataOut [7] & ((\MAR0|sr|DataOut [5] & ((\SRAM|Mux11~2_combout ))) # (!\MAR0|sr|DataOut [5] & (\SRAM|Mux11~8_combout ))))

	.dataa(\SRAM|Mux11~8_combout ),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\SRAM|Mux11~2_combout ),
	.datad(\MAR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\SRAM|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~9 .lut_mask = 16'h00E2;
defparam \SRAM|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N12
cycloneive_lcell_comb \SRAM|Mux11~12 (
// Equation(s):
// \SRAM|Mux11~12_combout  = (\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [2]) # ((\MAR0|sr|DataOut [1]) # (!\MAR0|sr|DataOut [4])))) # (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [4] $ (((!\MAR0|sr|DataOut [2] & \MAR0|sr|DataOut [1])))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~12 .lut_mask = 16'hEBDA;
defparam \SRAM|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N28
cycloneive_lcell_comb \SRAM|Mux11~10 (
// Equation(s):
// \SRAM|Mux11~10_combout  = (!\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [0] & !\MAR0|sr|DataOut [1]))

	.dataa(gnd),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~10 .lut_mask = 16'h0003;
defparam \SRAM|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N10
cycloneive_lcell_comb \SRAM|Mux11~11 (
// Equation(s):
// \SRAM|Mux11~11_combout  = (\MAR0|sr|DataOut [3] & \MAR0|sr|DataOut [4])

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(gnd),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~11 .lut_mask = 16'hA0A0;
defparam \SRAM|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N22
cycloneive_lcell_comb \SRAM|Mux11~13 (
// Equation(s):
// \SRAM|Mux11~13_combout  = (\SRAM|Mux11~12_combout  & (\SRAM|Mux11~10_combout  & ((\SRAM|Mux11~11_combout )))) # (!\SRAM|Mux11~12_combout  & ((\MAR0|sr|DataOut [0]) # ((\SRAM|Mux11~10_combout  & \SRAM|Mux11~11_combout ))))

	.dataa(\SRAM|Mux11~12_combout ),
	.datab(\SRAM|Mux11~10_combout ),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\SRAM|Mux11~11_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~13 .lut_mask = 16'hDC50;
defparam \SRAM|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N20
cycloneive_lcell_comb \SRAM|Mux11~14 (
// Equation(s):
// \SRAM|Mux11~14_combout  = (\SRAM|Mux11~9_combout ) # ((\SRAM|Mux14~0_combout  & \SRAM|Mux11~13_combout ))

	.dataa(\SRAM|Mux11~9_combout ),
	.datab(\SRAM|Mux14~0_combout ),
	.datac(\SRAM|Mux11~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~14 .lut_mask = 16'hEAEA;
defparam \SRAM|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N20
cycloneive_lcell_comb \SRAM|Mux10~7 (
// Equation(s):
// \SRAM|Mux10~7_combout  = (\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [4] & ((!\MAR0|sr|DataOut [3])))) # (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [3] & ((!\MAR0|sr|DataOut [2]) # (!\MAR0|sr|DataOut [4]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~7 .lut_mask = 16'h07A0;
defparam \SRAM|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N4
cycloneive_lcell_comb \SRAM|Mux10~3 (
// Equation(s):
// \SRAM|Mux10~3_combout  = (\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [0] & \MAR0|sr|DataOut [3])) # (!\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~3 .lut_mask = 16'h2820;
defparam \SRAM|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N18
cycloneive_lcell_comb \SRAM|Mux10~4 (
// Equation(s):
// \SRAM|Mux10~4_combout  = (\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [0] $ (((\MAR0|sr|DataOut [4] & \MAR0|sr|DataOut [3]))))) # (!\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~4 .lut_mask = 16'h59C0;
defparam \SRAM|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N28
cycloneive_lcell_comb \SRAM|Mux10~5 (
// Equation(s):
// \SRAM|Mux10~5_combout  = (\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [2] & ((!\MAR0|sr|DataOut [3]))) # (!\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [4] & (((\MAR0|sr|DataOut [0] & \MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~5 .lut_mask = 16'h70A8;
defparam \SRAM|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N2
cycloneive_lcell_comb \SRAM|Mux10~6 (
// Equation(s):
// \SRAM|Mux10~6_combout  = (\MAR0|sr|DataOut [1] & ((\SRAM|Mux10~4_combout ) # ((\MAR0|sr|DataOut [6])))) # (!\MAR0|sr|DataOut [1] & (((!\MAR0|sr|DataOut [6] & \SRAM|Mux10~5_combout ))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\SRAM|Mux10~4_combout ),
	.datac(\MAR0|sr|DataOut [6]),
	.datad(\SRAM|Mux10~5_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~6 .lut_mask = 16'hADA8;
defparam \SRAM|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N30
cycloneive_lcell_comb \SRAM|Mux10~8 (
// Equation(s):
// \SRAM|Mux10~8_combout  = (\MAR0|sr|DataOut [6] & ((\SRAM|Mux10~6_combout  & (\SRAM|Mux10~7_combout )) # (!\SRAM|Mux10~6_combout  & ((!\SRAM|Mux10~3_combout ))))) # (!\MAR0|sr|DataOut [6] & (((\SRAM|Mux10~6_combout ))))

	.dataa(\MAR0|sr|DataOut [6]),
	.datab(\SRAM|Mux10~7_combout ),
	.datac(\SRAM|Mux10~3_combout ),
	.datad(\SRAM|Mux10~6_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~8 .lut_mask = 16'hDD0A;
defparam \SRAM|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N12
cycloneive_lcell_comb \SRAM|Mux10~13 (
// Equation(s):
// \SRAM|Mux10~13_combout  = (\MAR0|sr|DataOut [6] & (((!\MAR0|sr|DataOut [3]) # (!\MAR0|sr|DataOut [2])))) # (!\MAR0|sr|DataOut [6] & (\MAR0|sr|DataOut [2] $ (((!\MAR0|sr|DataOut [1] & \MAR0|sr|DataOut [3])))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~13 .lut_mask = 16'h2DFC;
defparam \SRAM|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N26
cycloneive_lcell_comb \SRAM|Mux10~10 (
// Equation(s):
// \SRAM|Mux10~10_combout  = (\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [3] & ((!\MAR0|sr|DataOut [2]))) # (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [6])))) # (!\MAR0|sr|DataOut [1] & (((\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~10 .lut_mask = 16'h5F88;
defparam \SRAM|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N24
cycloneive_lcell_comb \SRAM|Mux10~11 (
// Equation(s):
// \SRAM|Mux10~11_combout  = (\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [3] $ (((\MAR0|sr|DataOut [1] & !\MAR0|sr|DataOut [6]))))) # (!\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [1] $ (\MAR0|sr|DataOut [6]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~11 .lut_mask = 16'hD026;
defparam \SRAM|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N14
cycloneive_lcell_comb \SRAM|Mux10~12 (
// Equation(s):
// \SRAM|Mux10~12_combout  = (\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [0])) # (!\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [0] & (!\SRAM|Mux10~10_combout )) # (!\MAR0|sr|DataOut [0] & ((!\SRAM|Mux10~11_combout )))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\SRAM|Mux10~10_combout ),
	.datad(\SRAM|Mux10~11_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~12 .lut_mask = 16'h8C9D;
defparam \SRAM|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N0
cycloneive_lcell_comb \SRAM|Mux10~9 (
// Equation(s):
// \SRAM|Mux10~9_combout  = (\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [6]) # ((!\MAR0|sr|DataOut [1] & !\MAR0|sr|DataOut [2])))) # (!\MAR0|sr|DataOut [3] & (((\MAR0|sr|DataOut [2]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~9 .lut_mask = 16'hCDF0;
defparam \SRAM|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N30
cycloneive_lcell_comb \SRAM|Mux10~14 (
// Equation(s):
// \SRAM|Mux10~14_combout  = (\SRAM|Mux10~12_combout  & (((!\MAR0|sr|DataOut [4])) # (!\SRAM|Mux10~13_combout ))) # (!\SRAM|Mux10~12_combout  & (((\MAR0|sr|DataOut [4] & \SRAM|Mux10~9_combout ))))

	.dataa(\SRAM|Mux10~13_combout ),
	.datab(\SRAM|Mux10~12_combout ),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\SRAM|Mux10~9_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~14 .lut_mask = 16'h7C4C;
defparam \SRAM|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N30
cycloneive_lcell_comb \SRAM|Mux10~15 (
// Equation(s):
// \SRAM|Mux10~15_combout  = (!\MAR0|sr|DataOut [7] & ((\MAR0|sr|DataOut [5] & (\SRAM|Mux10~8_combout )) # (!\MAR0|sr|DataOut [5] & ((\SRAM|Mux10~14_combout )))))

	.dataa(\SRAM|Mux10~8_combout ),
	.datab(\SRAM|Mux10~14_combout ),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\MAR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\SRAM|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~15 .lut_mask = 16'h00AC;
defparam \SRAM|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N0
cycloneive_lcell_comb \SRAM|Mux10~0 (
// Equation(s):
// \SRAM|Mux10~0_combout  = (\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [4] & \MAR0|sr|DataOut [2]))) # (!\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [4] & !\MAR0|sr|DataOut [2])))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~0 .lut_mask = 16'h0240;
defparam \SRAM|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N18
cycloneive_lcell_comb \SRAM|Mux10~1 (
// Equation(s):
// \SRAM|Mux10~1_combout  = (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [4]) # (!\MAR0|sr|DataOut [2])))) # (!\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [2]))) # (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut 
// [4]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~1 .lut_mask = 16'hD498;
defparam \SRAM|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N16
cycloneive_lcell_comb \SRAM|Mux10~2 (
// Equation(s):
// \SRAM|Mux10~2_combout  = (\SRAM|Mux14~0_combout  & ((\MAR0|sr|DataOut [0] & ((!\SRAM|Mux10~1_combout ))) # (!\MAR0|sr|DataOut [0] & (\SRAM|Mux10~0_combout ))))

	.dataa(\SRAM|Mux14~0_combout ),
	.datab(\SRAM|Mux10~0_combout ),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\SRAM|Mux10~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~2 .lut_mask = 16'h08A8;
defparam \SRAM|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N20
cycloneive_lcell_comb \SRAM|Mux10~16 (
// Equation(s):
// \SRAM|Mux10~16_combout  = (\SRAM|Mux10~15_combout ) # (\SRAM|Mux10~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|Mux10~15_combout ),
	.datad(\SRAM|Mux10~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~16 .lut_mask = 16'hFFF0;
defparam \SRAM|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N12
cycloneive_lcell_comb \SRAM|Mux9~13 (
// Equation(s):
// \SRAM|Mux9~13_combout  = (\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [4] & ((!\MAR0|sr|DataOut [0]))) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [1])) # (!\MAR0|sr|DataOut [4] 
// & (!\MAR0|sr|DataOut [1] & \MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~13 .lut_mask = 16'h61E8;
defparam \SRAM|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N8
cycloneive_lcell_comb \SRAM|Mux9~9 (
// Equation(s):
// \SRAM|Mux9~9_combout  = (\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [4]) # (\MAR0|sr|DataOut [3] $ (!\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~9 .lut_mask = 16'hEAD0;
defparam \SRAM|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N30
cycloneive_lcell_comb \SRAM|Mux9~10 (
// Equation(s):
// \SRAM|Mux9~10_combout  = (\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut [4] & (((!\MAR0|sr|DataOut [1] & \MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~10 .lut_mask = 16'h8380;
defparam \SRAM|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N20
cycloneive_lcell_comb \SRAM|Mux9~11 (
// Equation(s):
// \SRAM|Mux9~11_combout  = (\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [1] & \MAR0|sr|DataOut [0])) # (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [4] & (((\MAR0|sr|DataOut [1] & !\MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~11 .lut_mask = 16'h4870;
defparam \SRAM|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N2
cycloneive_lcell_comb \SRAM|Mux9~12 (
// Equation(s):
// \SRAM|Mux9~12_combout  = (\MAR0|sr|DataOut [6] & (((\MAR0|sr|DataOut [2])))) # (!\MAR0|sr|DataOut [6] & ((\MAR0|sr|DataOut [2] & (\SRAM|Mux9~10_combout )) # (!\MAR0|sr|DataOut [2] & ((\SRAM|Mux9~11_combout )))))

	.dataa(\SRAM|Mux9~10_combout ),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\SRAM|Mux9~11_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~12 .lut_mask = 16'hE3E0;
defparam \SRAM|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N14
cycloneive_lcell_comb \SRAM|Mux9~14 (
// Equation(s):
// \SRAM|Mux9~14_combout  = (\MAR0|sr|DataOut [6] & ((\SRAM|Mux9~12_combout  & (\SRAM|Mux9~13_combout )) # (!\SRAM|Mux9~12_combout  & ((!\SRAM|Mux9~9_combout ))))) # (!\MAR0|sr|DataOut [6] & (((\SRAM|Mux9~12_combout ))))

	.dataa(\SRAM|Mux9~13_combout ),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\SRAM|Mux9~9_combout ),
	.datad(\SRAM|Mux9~12_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~14 .lut_mask = 16'hBB0C;
defparam \SRAM|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N12
cycloneive_lcell_comb \SRAM|Mux9~7 (
// Equation(s):
// \SRAM|Mux9~7_combout  = (\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [2]))) # (!\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [3] & ((!\MAR0|sr|DataOut [2]))) # (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [4]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~7 .lut_mask = 16'h232A;
defparam \SRAM|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N24
cycloneive_lcell_comb \SRAM|Mux9~3 (
// Equation(s):
// \SRAM|Mux9~3_combout  = (\MAR0|sr|DataOut [4] & !\MAR0|sr|DataOut [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~3 .lut_mask = 16'h00F0;
defparam \SRAM|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N16
cycloneive_lcell_comb \SRAM|Mux9~5 (
// Equation(s):
// \SRAM|Mux9~5_combout  = (\MAR0|sr|DataOut [2] & (((!\MAR0|sr|DataOut [4] & \MAR0|sr|DataOut [3])) # (!\MAR0|sr|DataOut [0]))) # (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [4])) # (!\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut 
// [3])))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~5 .lut_mask = 16'h6F2C;
defparam \SRAM|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N6
cycloneive_lcell_comb \SRAM|Mux9~4 (
// Equation(s):
// \SRAM|Mux9~4_combout  = (\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [0]) # (\MAR0|sr|DataOut [3])))) # (!\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [3]))) # (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [2] & 
// !\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~4 .lut_mask = 16'h7224;
defparam \SRAM|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N10
cycloneive_lcell_comb \SRAM|Mux9~6 (
// Equation(s):
// \SRAM|Mux9~6_combout  = (\MAR0|sr|DataOut [1] & (((\MAR0|sr|DataOut [6]) # (\SRAM|Mux9~4_combout )))) # (!\MAR0|sr|DataOut [1] & (!\SRAM|Mux9~5_combout  & (!\MAR0|sr|DataOut [6])))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\SRAM|Mux9~5_combout ),
	.datac(\MAR0|sr|DataOut [6]),
	.datad(\SRAM|Mux9~4_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~6 .lut_mask = 16'hABA1;
defparam \SRAM|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N22
cycloneive_lcell_comb \SRAM|Mux9~8 (
// Equation(s):
// \SRAM|Mux9~8_combout  = (\MAR0|sr|DataOut [6] & ((\SRAM|Mux9~6_combout  & (\SRAM|Mux9~7_combout )) # (!\SRAM|Mux9~6_combout  & ((!\SRAM|Mux9~3_combout ))))) # (!\MAR0|sr|DataOut [6] & (((\SRAM|Mux9~6_combout ))))

	.dataa(\SRAM|Mux9~7_combout ),
	.datab(\SRAM|Mux9~3_combout ),
	.datac(\MAR0|sr|DataOut [6]),
	.datad(\SRAM|Mux9~6_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~8 .lut_mask = 16'hAF30;
defparam \SRAM|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N4
cycloneive_lcell_comb \SRAM|Mux9~15 (
// Equation(s):
// \SRAM|Mux9~15_combout  = (!\MAR0|sr|DataOut [7] & ((\MAR0|sr|DataOut [5] & ((\SRAM|Mux9~8_combout ))) # (!\MAR0|sr|DataOut [5] & (\SRAM|Mux9~14_combout ))))

	.dataa(\SRAM|Mux9~14_combout ),
	.datab(\SRAM|Mux9~8_combout ),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\MAR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\SRAM|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~15 .lut_mask = 16'h00CA;
defparam \SRAM|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N2
cycloneive_lcell_comb \SRAM|Mux9~0 (
// Equation(s):
// \SRAM|Mux9~0_combout  = (\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [2] & ((!\MAR0|sr|DataOut [0]) # (!\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [1]) # (\MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~0 .lut_mask = 16'h324C;
defparam \SRAM|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N12
cycloneive_lcell_comb \SRAM|Mux9~1 (
// Equation(s):
// \SRAM|Mux9~1_combout  = (\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [3]))) # (!\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~1 .lut_mask = 16'hC0A0;
defparam \SRAM|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N6
cycloneive_lcell_comb \SRAM|Mux9~2 (
// Equation(s):
// \SRAM|Mux9~2_combout  = (\SRAM|Mux14~0_combout  & ((\MAR0|sr|DataOut [4] & (\SRAM|Mux9~0_combout )) # (!\MAR0|sr|DataOut [4] & ((!\SRAM|Mux9~1_combout )))))

	.dataa(\SRAM|Mux14~0_combout ),
	.datab(\SRAM|Mux9~0_combout ),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\SRAM|Mux9~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~2 .lut_mask = 16'h808A;
defparam \SRAM|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N14
cycloneive_lcell_comb \SRAM|Mux9~16 (
// Equation(s):
// \SRAM|Mux9~16_combout  = (\SRAM|Mux9~15_combout ) # (\SRAM|Mux9~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|Mux9~15_combout ),
	.datad(\SRAM|Mux9~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~16 .lut_mask = 16'hFFF0;
defparam \SRAM|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N12
cycloneive_lcell_comb \SRAM|Mux8~9 (
// Equation(s):
// \SRAM|Mux8~9_combout  = (\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [0] $ (\MAR0|sr|DataOut [4]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~9 .lut_mask = 16'h0028;
defparam \SRAM|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N24
cycloneive_lcell_comb \SRAM|Mux8~11 (
// Equation(s):
// \SRAM|Mux8~11_combout  = (\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [4])))) # (!\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [2] $ (\MAR0|sr|DataOut [4]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~11 .lut_mask = 16'h5048;
defparam \SRAM|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N26
cycloneive_lcell_comb \SRAM|Mux8~10 (
// Equation(s):
// \SRAM|Mux8~10_combout  = (\MAR0|sr|DataOut [0] & (!\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [2] $ (\MAR0|sr|DataOut [4])))) # (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [2] $ (!\MAR0|sr|DataOut [4]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~10 .lut_mask = 16'h2148;
defparam \SRAM|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N14
cycloneive_lcell_comb \SRAM|Mux8~12 (
// Equation(s):
// \SRAM|Mux8~12_combout  = (\MAR0|sr|DataOut [3] & (((\SRAM|Mux8~10_combout ) # (\MAR0|sr|DataOut [6])))) # (!\MAR0|sr|DataOut [3] & (\SRAM|Mux8~11_combout  & ((!\MAR0|sr|DataOut [6]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\SRAM|Mux8~11_combout ),
	.datac(\SRAM|Mux8~10_combout ),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~12 .lut_mask = 16'hAAE4;
defparam \SRAM|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N4
cycloneive_lcell_comb \SRAM|Mux8~13 (
// Equation(s):
// \SRAM|Mux8~13_combout  = (\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [4] & \MAR0|sr|DataOut [1])) # (!\MAR0|sr|DataOut [0] & (!\MAR0|sr|DataOut [4] & !\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [0] & 
// ((\MAR0|sr|DataOut [4]) # (\MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [4] & \MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~13 .lut_mask = 16'hD442;
defparam \SRAM|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N6
cycloneive_lcell_comb \SRAM|Mux8~14 (
// Equation(s):
// \SRAM|Mux8~14_combout  = (\SRAM|Mux8~12_combout  & (((!\MAR0|sr|DataOut [6]) # (!\SRAM|Mux8~13_combout )))) # (!\SRAM|Mux8~12_combout  & (\SRAM|Mux8~9_combout  & ((\MAR0|sr|DataOut [6]))))

	.dataa(\SRAM|Mux8~9_combout ),
	.datab(\SRAM|Mux8~12_combout ),
	.datac(\SRAM|Mux8~13_combout ),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~14 .lut_mask = 16'h2ECC;
defparam \SRAM|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N4
cycloneive_lcell_comb \SRAM|Mux8~5 (
// Equation(s):
// \SRAM|Mux8~5_combout  = (\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [6]) # (\MAR0|sr|DataOut [0] $ (\MAR0|sr|DataOut [4])))) # (!\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [4] $ (\MAR0|sr|DataOut [6]))) # (!\MAR0|sr|DataOut [0] & 
// (\MAR0|sr|DataOut [4] & \MAR0|sr|DataOut [6]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~5 .lut_mask = 16'hBE68;
defparam \SRAM|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N26
cycloneive_lcell_comb \SRAM|Mux8~4 (
// Equation(s):
// \SRAM|Mux8~4_combout  = (\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [4] $ (((!\MAR0|sr|DataOut [1] & !\MAR0|sr|DataOut [6]))))) # (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [6] & ((\MAR0|sr|DataOut [1]) # (!\MAR0|sr|DataOut [4]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~4 .lut_mask = 16'hE384;
defparam \SRAM|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N10
cycloneive_lcell_comb \SRAM|Mux8~6 (
// Equation(s):
// \SRAM|Mux8~6_combout  = (\MAR0|sr|DataOut [3] & (((\SRAM|Mux8~4_combout ) # (\MAR0|sr|DataOut [2])))) # (!\MAR0|sr|DataOut [3] & (!\SRAM|Mux8~5_combout  & ((!\MAR0|sr|DataOut [2]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\SRAM|Mux8~5_combout ),
	.datac(\SRAM|Mux8~4_combout ),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~6 .lut_mask = 16'hAAB1;
defparam \SRAM|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N8
cycloneive_lcell_comb \SRAM|Mux8~7 (
// Equation(s):
// \SRAM|Mux8~7_combout  = (!\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [0] & (!\MAR0|sr|DataOut [4] & \MAR0|sr|DataOut [6])))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~7 .lut_mask = 16'h0100;
defparam \SRAM|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N16
cycloneive_lcell_comb \SRAM|Mux8~3 (
// Equation(s):
// \SRAM|Mux8~3_combout  = (\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [4] $ (!\MAR0|sr|DataOut [6])))) # (!\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [4] $ (!\MAR0|sr|DataOut [6]))) # (!\MAR0|sr|DataOut [0] & 
// (!\MAR0|sr|DataOut [4] & \MAR0|sr|DataOut [6]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~3 .lut_mask = 16'h6106;
defparam \SRAM|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N30
cycloneive_lcell_comb \SRAM|Mux8~8 (
// Equation(s):
// \SRAM|Mux8~8_combout  = (\SRAM|Mux8~6_combout  & (((\SRAM|Mux8~7_combout )) # (!\MAR0|sr|DataOut [2]))) # (!\SRAM|Mux8~6_combout  & (\MAR0|sr|DataOut [2] & ((\SRAM|Mux8~3_combout ))))

	.dataa(\SRAM|Mux8~6_combout ),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\SRAM|Mux8~7_combout ),
	.datad(\SRAM|Mux8~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~8 .lut_mask = 16'hE6A2;
defparam \SRAM|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N22
cycloneive_lcell_comb \SRAM|Mux8~15 (
// Equation(s):
// \SRAM|Mux8~15_combout  = (!\MAR0|sr|DataOut [7] & ((\MAR0|sr|DataOut [5] & ((\SRAM|Mux8~8_combout ))) # (!\MAR0|sr|DataOut [5] & (\SRAM|Mux8~14_combout ))))

	.dataa(\SRAM|Mux8~14_combout ),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\SRAM|Mux8~8_combout ),
	.datad(\MAR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\SRAM|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~15 .lut_mask = 16'h00E2;
defparam \SRAM|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N10
cycloneive_lcell_comb \SRAM|Mux8~1 (
// Equation(s):
// \SRAM|Mux8~1_combout  = (\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [0] $ (((\MAR0|sr|DataOut [4] & !\MAR0|sr|DataOut [1]))))) # (!\MAR0|sr|DataOut [3] & (((\MAR0|sr|DataOut [4] & \MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [0]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~1 .lut_mask = 16'hB848;
defparam \SRAM|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N24
cycloneive_lcell_comb \SRAM|Mux8~0 (
// Equation(s):
// \SRAM|Mux8~0_combout  = (\MAR0|sr|DataOut [0] & (!\MAR0|sr|DataOut [3] & ((!\MAR0|sr|DataOut [1]) # (!\MAR0|sr|DataOut [4])))) # (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [4] & !\MAR0|sr|DataOut [1])))

	.dataa(\MAR0|sr|DataOut [0]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~0 .lut_mask = 16'h0226;
defparam \SRAM|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N28
cycloneive_lcell_comb \SRAM|Mux8~2 (
// Equation(s):
// \SRAM|Mux8~2_combout  = (\SRAM|Mux14~0_combout  & ((\MAR0|sr|DataOut [2] & ((\SRAM|Mux8~0_combout ))) # (!\MAR0|sr|DataOut [2] & (!\SRAM|Mux8~1_combout ))))

	.dataa(\SRAM|Mux8~1_combout ),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\SRAM|Mux14~0_combout ),
	.datad(\SRAM|Mux8~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~2 .lut_mask = 16'hD010;
defparam \SRAM|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N8
cycloneive_lcell_comb \SRAM|Mux8~16 (
// Equation(s):
// \SRAM|Mux8~16_combout  = (\SRAM|Mux8~15_combout ) # (\SRAM|Mux8~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|Mux8~15_combout ),
	.datad(\SRAM|Mux8~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~16 .lut_mask = 16'hFFF0;
defparam \SRAM|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N20
cycloneive_lcell_comb \SRAM|Mux7~14 (
// Equation(s):
// \SRAM|Mux7~14_combout  = (\MAR0|sr|DataOut [5] & ((\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [0] & \MAR0|sr|DataOut [6])) # (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [0] & !\MAR0|sr|DataOut [6])))) # (!\MAR0|sr|DataOut [5] & (!\MAR0|sr|DataOut [0] & 
// (\MAR0|sr|DataOut [3] $ (\MAR0|sr|DataOut [6]))))

	.dataa(\MAR0|sr|DataOut [5]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~14 .lut_mask = 16'h0924;
defparam \SRAM|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N10
cycloneive_lcell_comb \SRAM|Mux7~15 (
// Equation(s):
// \SRAM|Mux7~15_combout  = (\MAR0|sr|DataOut [4] & (((\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [2] & ((\SRAM|Mux7~14_combout ))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\SRAM|Mux7~14_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~15 .lut_mask = 16'hC5C0;
defparam \SRAM|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N14
cycloneive_lcell_comb \SRAM|Mux7~1 (
// Equation(s):
// \SRAM|Mux7~1_combout  = (\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [6] & ((!\MAR0|sr|DataOut [2]))) # (!\MAR0|sr|DataOut [6] & (!\MAR0|sr|DataOut [5])))) # (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [5] & ((!\MAR0|sr|DataOut [6]))) # (!\MAR0|sr|DataOut 
// [5] & ((\MAR0|sr|DataOut [2]) # (\MAR0|sr|DataOut [6])))))

	.dataa(\MAR0|sr|DataOut [5]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~1 .lut_mask = 16'h1D76;
defparam \SRAM|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N16
cycloneive_lcell_comb \SRAM|Mux7~2 (
// Equation(s):
// \SRAM|Mux7~2_combout  = (!\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [3] & !\MAR0|sr|DataOut [6]))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(gnd),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~2 .lut_mask = 16'h0011;
defparam \SRAM|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N6
cycloneive_lcell_comb \SRAM|Mux7~3 (
// Equation(s):
// \SRAM|Mux7~3_combout  = (\SRAM|Mux7~15_combout  & (((\SRAM|Mux7~2_combout ) # (!\MAR0|sr|DataOut [4])))) # (!\SRAM|Mux7~15_combout  & (!\SRAM|Mux7~1_combout  & (\MAR0|sr|DataOut [4])))

	.dataa(\SRAM|Mux7~15_combout ),
	.datab(\SRAM|Mux7~1_combout ),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\SRAM|Mux7~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~3 .lut_mask = 16'hBA1A;
defparam \SRAM|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N6
cycloneive_lcell_comb \SRAM|Mux7~8 (
// Equation(s):
// \SRAM|Mux7~8_combout  = (\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [3] & ((!\MAR0|sr|DataOut [0]) # (!\MAR0|sr|DataOut [5])))) # (!\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [5] & ((\MAR0|sr|DataOut [0]))) # (!\MAR0|sr|DataOut [5] & (\MAR0|sr|DataOut 
// [3]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~8 .lut_mask = 16'h561A;
defparam \SRAM|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N22
cycloneive_lcell_comb \SRAM|Mux7~6 (
// Equation(s):
// \SRAM|Mux7~6_combout  = (\MAR0|sr|DataOut [5] & ((\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [3] & !\MAR0|sr|DataOut [0])) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [3] & \MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~6 .lut_mask = 16'h4008;
defparam \SRAM|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N4
cycloneive_lcell_comb \SRAM|Mux7~5 (
// Equation(s):
// \SRAM|Mux7~5_combout  = (\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [4] $ ((!\MAR0|sr|DataOut [5])))) # (!\MAR0|sr|DataOut [0] & (((\MAR0|sr|DataOut [5] & !\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~5 .lut_mask = 16'h990C;
defparam \SRAM|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N24
cycloneive_lcell_comb \SRAM|Mux7~7 (
// Equation(s):
// \SRAM|Mux7~7_combout  = (\MAR0|sr|DataOut [2] & (((\SRAM|Mux7~5_combout ) # (\MAR0|sr|DataOut [6])))) # (!\MAR0|sr|DataOut [2] & (\SRAM|Mux7~6_combout  & ((!\MAR0|sr|DataOut [6]))))

	.dataa(\SRAM|Mux7~6_combout ),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\SRAM|Mux7~5_combout ),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~7 .lut_mask = 16'hCCE2;
defparam \SRAM|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N30
cycloneive_lcell_comb \SRAM|Mux7~4 (
// Equation(s):
// \SRAM|Mux7~4_combout  = (\MAR0|sr|DataOut [4] & (((!\MAR0|sr|DataOut [0])) # (!\MAR0|sr|DataOut [5]))) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [5]) # (\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~4 .lut_mask = 16'h76AA;
defparam \SRAM|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N0
cycloneive_lcell_comb \SRAM|Mux7~9 (
// Equation(s):
// \SRAM|Mux7~9_combout  = (\SRAM|Mux7~7_combout  & (((!\MAR0|sr|DataOut [6])) # (!\SRAM|Mux7~8_combout ))) # (!\SRAM|Mux7~7_combout  & (((!\SRAM|Mux7~4_combout  & \MAR0|sr|DataOut [6]))))

	.dataa(\SRAM|Mux7~8_combout ),
	.datab(\SRAM|Mux7~7_combout ),
	.datac(\SRAM|Mux7~4_combout ),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~9 .lut_mask = 16'h47CC;
defparam \SRAM|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N18
cycloneive_lcell_comb \SRAM|Mux7~10 (
// Equation(s):
// \SRAM|Mux7~10_combout  = (\MAR0|sr|DataOut [7] & (\MAR0|sr|DataOut [1])) # (!\MAR0|sr|DataOut [7] & ((\MAR0|sr|DataOut [1] & (\SRAM|Mux7~3_combout )) # (!\MAR0|sr|DataOut [1] & ((\SRAM|Mux7~9_combout )))))

	.dataa(\MAR0|sr|DataOut [7]),
	.datab(\MAR0|sr|DataOut [1]),
	.datac(\SRAM|Mux7~3_combout ),
	.datad(\SRAM|Mux7~9_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~10 .lut_mask = 16'hD9C8;
defparam \SRAM|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N8
cycloneive_lcell_comb \SRAM|Mux7~0 (
// Equation(s):
// \SRAM|Mux7~0_combout  = (\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [2] $ (\MAR0|sr|DataOut [4])))) # (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [3] & ((!\MAR0|sr|DataOut [4]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~0 .lut_mask = 16'h3C0A;
defparam \SRAM|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N28
cycloneive_lcell_comb \SRAM|Mux7~12 (
// Equation(s):
// \SRAM|Mux7~12_combout  = (!\MAR0|sr|DataOut [5] & (!\MAR0|sr|DataOut [6] & ((\SRAM|Mux7~10_combout ) # (\SRAM|Mux7~0_combout ))))

	.dataa(\MAR0|sr|DataOut [5]),
	.datab(\SRAM|Mux7~10_combout ),
	.datac(\SRAM|Mux7~0_combout ),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~12 .lut_mask = 16'h0054;
defparam \SRAM|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N16
cycloneive_lcell_comb \SRAM|Mux7~11 (
// Equation(s):
// \SRAM|Mux7~11_combout  = (\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [0] & ((!\MAR0|sr|DataOut [4]) # (!\MAR0|sr|DataOut [2])))) # (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [4] & ((!\MAR0|sr|DataOut [0]))) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [2] 
// & \MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~11 .lut_mask = 16'h047A;
defparam \SRAM|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N26
cycloneive_lcell_comb \SRAM|Mux7~13 (
// Equation(s):
// \SRAM|Mux7~13_combout  = (\MAR0|sr|DataOut [7] & (\SRAM|Mux7~12_combout  & ((\SRAM|Mux7~11_combout ) # (!\SRAM|Mux7~10_combout )))) # (!\MAR0|sr|DataOut [7] & (((\SRAM|Mux7~10_combout ))))

	.dataa(\MAR0|sr|DataOut [7]),
	.datab(\SRAM|Mux7~12_combout ),
	.datac(\SRAM|Mux7~11_combout ),
	.datad(\SRAM|Mux7~10_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~13 .lut_mask = 16'hD588;
defparam \SRAM|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N2
cycloneive_lcell_comb \SRAM|Mux6~14 (
// Equation(s):
// \SRAM|Mux6~14_combout  = (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [1]) # (\MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~14 .lut_mask = 16'h3200;
defparam \SRAM|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N26
cycloneive_lcell_comb \SRAM|Mux6~0 (
// Equation(s):
// \SRAM|Mux6~0_combout  = (\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [1])) # (!\MAR0|sr|DataOut [0] & ((!\MAR0|sr|DataOut [2]))))) # (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [0]))) # (!\MAR0|sr|DataOut [2] 
// & (\MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~0 .lut_mask = 16'hB0AE;
defparam \SRAM|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N16
cycloneive_lcell_comb \SRAM|Mux6~2 (
// Equation(s):
// \SRAM|Mux6~2_combout  = (\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [3]))) # (!\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [6] & ((\MAR0|sr|DataOut [1]) # (\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [6]),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~2 .lut_mask = 16'h880E;
defparam \SRAM|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N26
cycloneive_lcell_comb \SRAM|Mux6~3 (
// Equation(s):
// \SRAM|Mux6~3_combout  = (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [3] $ (!\MAR0|sr|DataOut [6]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~3 .lut_mask = 16'h8008;
defparam \SRAM|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N0
cycloneive_lcell_comb \SRAM|Mux6~4 (
// Equation(s):
// \SRAM|Mux6~4_combout  = (\MAR0|sr|DataOut [5] & (((\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [5] & ((\MAR0|sr|DataOut [0] & (\SRAM|Mux6~2_combout )) # (!\MAR0|sr|DataOut [0] & ((\SRAM|Mux6~3_combout )))))

	.dataa(\SRAM|Mux6~2_combout ),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\SRAM|Mux6~3_combout ),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~4 .lut_mask = 16'hEE30;
defparam \SRAM|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N22
cycloneive_lcell_comb \SRAM|Mux6~5 (
// Equation(s):
// \SRAM|Mux6~5_combout  = (\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [1] $ (\MAR0|sr|DataOut [3])) # (!\MAR0|sr|DataOut [6]))) # (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [1]) # ((\MAR0|sr|DataOut [6]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~5 .lut_mask = 16'h7BEE;
defparam \SRAM|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N24
cycloneive_lcell_comb \SRAM|Mux6~1 (
// Equation(s):
// \SRAM|Mux6~1_combout  = (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [2] $ (!\MAR0|sr|DataOut [6])))) # (!\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [6]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~1 .lut_mask = 16'hC420;
defparam \SRAM|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N20
cycloneive_lcell_comb \SRAM|Mux6~6 (
// Equation(s):
// \SRAM|Mux6~6_combout  = (\SRAM|Mux6~4_combout  & (((\SRAM|Mux6~5_combout )) # (!\MAR0|sr|DataOut [5]))) # (!\SRAM|Mux6~4_combout  & (\MAR0|sr|DataOut [5] & ((\SRAM|Mux6~1_combout ))))

	.dataa(\SRAM|Mux6~4_combout ),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\SRAM|Mux6~5_combout ),
	.datad(\SRAM|Mux6~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~6 .lut_mask = 16'hE6A2;
defparam \SRAM|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N12
cycloneive_lcell_comb \SRAM|Mux6~11 (
// Equation(s):
// \SRAM|Mux6~11_combout  = (\MAR0|sr|DataOut [0] & ((!\MAR0|sr|DataOut [6]) # (!\MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [6])))

	.dataa(\MAR0|sr|DataOut [0]),
	.datab(gnd),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~11 .lut_mask = 16'h5FAA;
defparam \SRAM|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N6
cycloneive_lcell_comb \SRAM|Mux6~7 (
// Equation(s):
// \SRAM|Mux6~7_combout  = (\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [6] & (\MAR0|sr|DataOut [0])) # (!\MAR0|sr|DataOut [6] & ((!\MAR0|sr|DataOut [2]))))) # (!\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [6] $ (\MAR0|sr|DataOut [2]))))

	.dataa(\MAR0|sr|DataOut [6]),
	.datab(\MAR0|sr|DataOut [1]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~7 .lut_mask = 16'h81C6;
defparam \SRAM|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N6
cycloneive_lcell_comb \SRAM|Mux6~8 (
// Equation(s):
// \SRAM|Mux6~8_combout  = (\MAR0|sr|DataOut [2] & (((\MAR0|sr|DataOut [6]) # (!\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [0]) # ((\MAR0|sr|DataOut [1] & \MAR0|sr|DataOut [6]))))

	.dataa(\MAR0|sr|DataOut [0]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~8 .lut_mask = 16'hFE2E;
defparam \SRAM|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N8
cycloneive_lcell_comb \SRAM|Mux6~9 (
// Equation(s):
// \SRAM|Mux6~9_combout  = (\MAR0|sr|DataOut [0] & (((!\MAR0|sr|DataOut [6])) # (!\MAR0|sr|DataOut [2]))) # (!\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [6]) # (!\MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut 
// [1] & \MAR0|sr|DataOut [6]))))

	.dataa(\MAR0|sr|DataOut [0]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~9 .lut_mask = 16'h67AE;
defparam \SRAM|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N2
cycloneive_lcell_comb \SRAM|Mux6~10 (
// Equation(s):
// \SRAM|Mux6~10_combout  = (\MAR0|sr|DataOut [3] & (((\MAR0|sr|DataOut [5])) # (!\SRAM|Mux6~8_combout ))) # (!\MAR0|sr|DataOut [3] & (((\SRAM|Mux6~9_combout  & !\MAR0|sr|DataOut [5]))))

	.dataa(\SRAM|Mux6~8_combout ),
	.datab(\SRAM|Mux6~9_combout ),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [5]),
	.cin(gnd),
	.combout(\SRAM|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~10 .lut_mask = 16'hF05C;
defparam \SRAM|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N18
cycloneive_lcell_comb \SRAM|Mux6~12 (
// Equation(s):
// \SRAM|Mux6~12_combout  = (\MAR0|sr|DataOut [5] & ((\SRAM|Mux6~10_combout  & (\SRAM|Mux6~11_combout )) # (!\SRAM|Mux6~10_combout  & ((!\SRAM|Mux6~7_combout ))))) # (!\MAR0|sr|DataOut [5] & (((\SRAM|Mux6~10_combout ))))

	.dataa(\SRAM|Mux6~11_combout ),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\SRAM|Mux6~7_combout ),
	.datad(\SRAM|Mux6~10_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~12 .lut_mask = 16'hBB0C;
defparam \SRAM|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N12
cycloneive_lcell_comb \SRAM|Mux6~13 (
// Equation(s):
// \SRAM|Mux6~13_combout  = (\MAR0|sr|DataOut [7] & (\MAR0|sr|DataOut [4])) # (!\MAR0|sr|DataOut [7] & ((\MAR0|sr|DataOut [4] & (\SRAM|Mux6~6_combout )) # (!\MAR0|sr|DataOut [4] & ((\SRAM|Mux6~12_combout )))))

	.dataa(\MAR0|sr|DataOut [7]),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\SRAM|Mux6~6_combout ),
	.datad(\SRAM|Mux6~12_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~13 .lut_mask = 16'hD9C8;
defparam \SRAM|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N14
cycloneive_lcell_comb \SRAM|Mux6~15 (
// Equation(s):
// \SRAM|Mux6~15_combout  = (!\MAR0|sr|DataOut [6] & (!\MAR0|sr|DataOut [5] & ((\SRAM|Mux6~13_combout ) # (!\SRAM|Mux6~0_combout ))))

	.dataa(\MAR0|sr|DataOut [6]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\SRAM|Mux6~0_combout ),
	.datad(\SRAM|Mux6~13_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~15 .lut_mask = 16'h1101;
defparam \SRAM|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N0
cycloneive_lcell_comb \SRAM|Mux6~16 (
// Equation(s):
// \SRAM|Mux6~16_combout  = (\MAR0|sr|DataOut [7] & (\SRAM|Mux6~15_combout  & ((\SRAM|Mux6~14_combout ) # (!\SRAM|Mux6~13_combout )))) # (!\MAR0|sr|DataOut [7] & (((\SRAM|Mux6~13_combout ))))

	.dataa(\MAR0|sr|DataOut [7]),
	.datab(\SRAM|Mux6~14_combout ),
	.datac(\SRAM|Mux6~15_combout ),
	.datad(\SRAM|Mux6~13_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~16 .lut_mask = 16'hD5A0;
defparam \SRAM|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N24
cycloneive_lcell_comb \SRAM|Mux5~16 (
// Equation(s):
// \SRAM|Mux5~16_combout  = (!\MAR0|sr|DataOut [7] & \MAR0|sr|DataOut [6])

	.dataa(\MAR0|sr|DataOut [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~16 .lut_mask = 16'h5500;
defparam \SRAM|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N10
cycloneive_lcell_comb \SRAM|Mux5~1 (
// Equation(s):
// \SRAM|Mux5~1_combout  = (\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [3]) # (\MAR0|sr|DataOut [1] $ (!\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [3] $ (((\MAR0|sr|DataOut [1]) # (\MAR0|sr|DataOut [0])))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~1 .lut_mask = 16'hD99E;
defparam \SRAM|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N24
cycloneive_lcell_comb \SRAM|Mux5~0 (
// Equation(s):
// \SRAM|Mux5~0_combout  = (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [1] & !\MAR0|sr|DataOut [0])) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [1] & \MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~0 .lut_mask = 16'h1004;
defparam \SRAM|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N4
cycloneive_lcell_comb \SRAM|Mux5~2 (
// Equation(s):
// \SRAM|Mux5~2_combout  = (\SRAM|Mux14~0_combout  & ((\MAR0|sr|DataOut [2] & (!\SRAM|Mux5~1_combout )) # (!\MAR0|sr|DataOut [2] & ((\SRAM|Mux5~0_combout )))))

	.dataa(\SRAM|Mux5~1_combout ),
	.datab(\SRAM|Mux5~0_combout ),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\SRAM|Mux14~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~2 .lut_mask = 16'h5C00;
defparam \SRAM|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N30
cycloneive_lcell_comb \SRAM|Mux5~10 (
// Equation(s):
// \SRAM|Mux5~10_combout  = (\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [2])) # (!\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [0]))))) # (!\MAR0|sr|DataOut [3] & (((\MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [4]),
	.cin(gnd),
	.combout(\SRAM|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~10 .lut_mask = 16'hB8F0;
defparam \SRAM|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N14
cycloneive_lcell_comb \SRAM|Mux5~14 (
// Equation(s):
// \SRAM|Mux5~14_combout  = (\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [0]))) # (!\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [0] & \MAR0|sr|DataOut [4])))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [4]),
	.cin(gnd),
	.combout(\SRAM|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~14 .lut_mask = 16'h8180;
defparam \SRAM|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N4
cycloneive_lcell_comb \SRAM|Mux5~11 (
// Equation(s):
// \SRAM|Mux5~11_combout  = (\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [0] & !\MAR0|sr|DataOut [4])))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [4]),
	.cin(gnd),
	.combout(\SRAM|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~11 .lut_mask = 16'h0020;
defparam \SRAM|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N10
cycloneive_lcell_comb \SRAM|Mux5~12 (
// Equation(s):
// \SRAM|Mux5~12_combout  = (\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [3]))) # (!\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [2] $ (\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [4]),
	.cin(gnd),
	.combout(\SRAM|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~12 .lut_mask = 16'h8806;
defparam \SRAM|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N12
cycloneive_lcell_comb \SRAM|Mux5~13 (
// Equation(s):
// \SRAM|Mux5~13_combout  = (\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [5]) # ((\SRAM|Mux5~11_combout )))) # (!\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [5] & ((\SRAM|Mux5~12_combout ))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\SRAM|Mux5~11_combout ),
	.datad(\SRAM|Mux5~12_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~13 .lut_mask = 16'hB9A8;
defparam \SRAM|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N8
cycloneive_lcell_comb \SRAM|Mux5~15 (
// Equation(s):
// \SRAM|Mux5~15_combout  = (\MAR0|sr|DataOut [5] & ((\SRAM|Mux5~13_combout  & ((\SRAM|Mux5~14_combout ))) # (!\SRAM|Mux5~13_combout  & (!\SRAM|Mux5~10_combout )))) # (!\MAR0|sr|DataOut [5] & (((\SRAM|Mux5~13_combout ))))

	.dataa(\SRAM|Mux5~10_combout ),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\SRAM|Mux5~14_combout ),
	.datad(\SRAM|Mux5~13_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~15 .lut_mask = 16'hF344;
defparam \SRAM|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N2
cycloneive_lcell_comb \SRAM|Mux5~4 (
// Equation(s):
// \SRAM|Mux5~4_combout  = (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [5] $ (((\MAR0|sr|DataOut [4]))))) # (!\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [5] & (\MAR0|sr|DataOut [3] & \MAR0|sr|DataOut [4])))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [4]),
	.cin(gnd),
	.combout(\SRAM|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~4 .lut_mask = 16'h6288;
defparam \SRAM|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N20
cycloneive_lcell_comb \SRAM|Mux5~5 (
// Equation(s):
// \SRAM|Mux5~5_combout  = (\MAR0|sr|DataOut [5] & (!\MAR0|sr|DataOut [1] & ((!\MAR0|sr|DataOut [4])))) # (!\MAR0|sr|DataOut [5] & ((\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [1] & !\MAR0|sr|DataOut [4])) # (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [4])))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [4]),
	.cin(gnd),
	.combout(\SRAM|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~5 .lut_mask = 16'h0364;
defparam \SRAM|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N6
cycloneive_lcell_comb \SRAM|Mux5~6 (
// Equation(s):
// \SRAM|Mux5~6_combout  = (\MAR0|sr|DataOut [2] & ((\SRAM|Mux5~4_combout ) # ((\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [2] & (((!\MAR0|sr|DataOut [0] & \SRAM|Mux5~5_combout ))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\SRAM|Mux5~4_combout ),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\SRAM|Mux5~5_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~6 .lut_mask = 16'hADA8;
defparam \SRAM|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N28
cycloneive_lcell_comb \SRAM|Mux5~3 (
// Equation(s):
// \SRAM|Mux5~3_combout  = (\MAR0|sr|DataOut [1] & (((\MAR0|sr|DataOut [4])))) # (!\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [5] & ((\MAR0|sr|DataOut [3]) # (!\MAR0|sr|DataOut [4]))) # (!\MAR0|sr|DataOut [5] & (\MAR0|sr|DataOut [3] $ (\MAR0|sr|DataOut 
// [4])))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [4]),
	.cin(gnd),
	.combout(\SRAM|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~3 .lut_mask = 16'hEB54;
defparam \SRAM|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N0
cycloneive_lcell_comb \SRAM|Mux5~7 (
// Equation(s):
// \SRAM|Mux5~7_combout  = (\MAR0|sr|DataOut [5] & (((\MAR0|sr|DataOut [3]) # (\MAR0|sr|DataOut [4])))) # (!\MAR0|sr|DataOut [5] & ((\MAR0|sr|DataOut [1] & ((!\MAR0|sr|DataOut [4]) # (!\MAR0|sr|DataOut [3]))) # (!\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut 
// [4])))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [4]),
	.cin(gnd),
	.combout(\SRAM|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~7 .lut_mask = 16'hDFE2;
defparam \SRAM|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N26
cycloneive_lcell_comb \SRAM|Mux5~8 (
// Equation(s):
// \SRAM|Mux5~8_combout  = (\SRAM|Mux5~6_combout  & (((!\SRAM|Mux5~7_combout ) # (!\MAR0|sr|DataOut [0])))) # (!\SRAM|Mux5~6_combout  & (\SRAM|Mux5~3_combout  & (\MAR0|sr|DataOut [0])))

	.dataa(\SRAM|Mux5~6_combout ),
	.datab(\SRAM|Mux5~3_combout ),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\SRAM|Mux5~7_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~8 .lut_mask = 16'h4AEA;
defparam \SRAM|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N24
cycloneive_lcell_comb \SRAM|Mux5~9 (
// Equation(s):
// \SRAM|Mux5~9_combout  = (\SRAM|Mux5~8_combout  & (!\MAR0|sr|DataOut [7] & !\MAR0|sr|DataOut [6]))

	.dataa(\SRAM|Mux5~8_combout ),
	.datab(gnd),
	.datac(\MAR0|sr|DataOut [7]),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~9 .lut_mask = 16'h000A;
defparam \SRAM|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N18
cycloneive_lcell_comb \SRAM|Mux5~17 (
// Equation(s):
// \SRAM|Mux5~17_combout  = (\SRAM|Mux5~2_combout ) # ((\SRAM|Mux5~9_combout ) # ((\SRAM|Mux5~16_combout  & \SRAM|Mux5~15_combout )))

	.dataa(\SRAM|Mux5~16_combout ),
	.datab(\SRAM|Mux5~2_combout ),
	.datac(\SRAM|Mux5~15_combout ),
	.datad(\SRAM|Mux5~9_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~17 .lut_mask = 16'hFFEC;
defparam \SRAM|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N30
cycloneive_lcell_comb \SRAM|Mux4~4 (
// Equation(s):
// \SRAM|Mux4~4_combout  = (\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [1])) # (!\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [1] & \MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [1]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~4 .lut_mask = 16'h6020;
defparam \SRAM|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N20
cycloneive_lcell_comb \SRAM|Mux4~5 (
// Equation(s):
// \SRAM|Mux4~5_combout  = (\MAR0|sr|DataOut [1] & (((\MAR0|sr|DataOut [3]) # (\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [2]) # (\MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [1]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~5 .lut_mask = 16'hFCE0;
defparam \SRAM|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N6
cycloneive_lcell_comb \SRAM|Mux4~6 (
// Equation(s):
// \SRAM|Mux4~6_combout  = (\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [5]) # ((\SRAM|Mux4~4_combout )))) # (!\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [5] & ((!\SRAM|Mux4~5_combout ))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\SRAM|Mux4~4_combout ),
	.datad(\SRAM|Mux4~5_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~6 .lut_mask = 16'hA8B9;
defparam \SRAM|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N16
cycloneive_lcell_comb \SRAM|Mux4~7 (
// Equation(s):
// \SRAM|Mux4~7_combout  = (\MAR0|sr|DataOut [1] & (((\MAR0|sr|DataOut [3])))) # (!\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [2])) # (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [0])))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [1]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~7 .lut_mask = 16'hE3E0;
defparam \SRAM|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N0
cycloneive_lcell_comb \SRAM|Mux4~3 (
// Equation(s):
// \SRAM|Mux4~3_combout  = (\MAR0|sr|DataOut [1] & (((\MAR0|sr|DataOut [0]) # (!\MAR0|sr|DataOut [3])) # (!\MAR0|sr|DataOut [2]))) # (!\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [2]) # (\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [1]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~3 .lut_mask = 16'hCC7E;
defparam \SRAM|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N14
cycloneive_lcell_comb \SRAM|Mux4~8 (
// Equation(s):
// \SRAM|Mux4~8_combout  = (\SRAM|Mux4~6_combout  & ((\SRAM|Mux4~7_combout ) # ((!\MAR0|sr|DataOut [5])))) # (!\SRAM|Mux4~6_combout  & (((\MAR0|sr|DataOut [5] & \SRAM|Mux4~3_combout ))))

	.dataa(\SRAM|Mux4~6_combout ),
	.datab(\SRAM|Mux4~7_combout ),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\SRAM|Mux4~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~8 .lut_mask = 16'hDA8A;
defparam \SRAM|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N28
cycloneive_lcell_comb \SRAM|Mux4~11 (
// Equation(s):
// \SRAM|Mux4~11_combout  = (\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [1] $ (((\MAR0|sr|DataOut [3]) # (\MAR0|sr|DataOut [5]))))) # (!\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [3] $ (\MAR0|sr|DataOut [5]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~11 .lut_mask = 16'h16A8;
defparam \SRAM|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N10
cycloneive_lcell_comb \SRAM|Mux4~10 (
// Equation(s):
// \SRAM|Mux4~10_combout  = (\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [5] & !\MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [3] $ (((\MAR0|sr|DataOut [5] & \MAR0|sr|DataOut [1])))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~10 .lut_mask = 16'h1446;
defparam \SRAM|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N28
cycloneive_lcell_comb \SRAM|Mux4~12 (
// Equation(s):
// \SRAM|Mux4~12_combout  = (\MAR0|sr|DataOut [0] & (((\MAR0|sr|DataOut [4]) # (\SRAM|Mux4~10_combout )))) # (!\MAR0|sr|DataOut [0] & (\SRAM|Mux4~11_combout  & (!\MAR0|sr|DataOut [4])))

	.dataa(\MAR0|sr|DataOut [0]),
	.datab(\SRAM|Mux4~11_combout ),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\SRAM|Mux4~10_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~12 .lut_mask = 16'hAEA4;
defparam \SRAM|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N22
cycloneive_lcell_comb \SRAM|Mux4~13 (
// Equation(s):
// \SRAM|Mux4~13_combout  = (\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [2] & \MAR0|sr|DataOut [5])) # (!\MAR0|sr|DataOut [3] & ((!\MAR0|sr|DataOut [5]))))) # (!\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [2]))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~13 .lut_mask = 16'h43AA;
defparam \SRAM|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N12
cycloneive_lcell_comb \SRAM|Mux4~9 (
// Equation(s):
// \SRAM|Mux4~9_combout  = (\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [5] $ (((\MAR0|sr|DataOut [1]) # (!\MAR0|sr|DataOut [3]))))) # (!\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [5] $ (\MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~9 .lut_mask = 16'h0B92;
defparam \SRAM|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N0
cycloneive_lcell_comb \SRAM|Mux4~14 (
// Equation(s):
// \SRAM|Mux4~14_combout  = (\MAR0|sr|DataOut [4] & ((\SRAM|Mux4~12_combout  & (\SRAM|Mux4~13_combout )) # (!\SRAM|Mux4~12_combout  & ((!\SRAM|Mux4~9_combout ))))) # (!\MAR0|sr|DataOut [4] & (\SRAM|Mux4~12_combout ))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\SRAM|Mux4~12_combout ),
	.datac(\SRAM|Mux4~13_combout ),
	.datad(\SRAM|Mux4~9_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~14 .lut_mask = 16'hC4E6;
defparam \SRAM|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N30
cycloneive_lcell_comb \SRAM|Mux5~18 (
// Equation(s):
// \SRAM|Mux5~18_combout  = (!\MAR0|sr|DataOut [7] & !\MAR0|sr|DataOut [6])

	.dataa(\MAR0|sr|DataOut [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~18 .lut_mask = 16'h0055;
defparam \SRAM|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N26
cycloneive_lcell_comb \SRAM|Mux4~15 (
// Equation(s):
// \SRAM|Mux4~15_combout  = (\SRAM|Mux4~8_combout  & ((\SRAM|Mux5~16_combout ) # ((\SRAM|Mux4~14_combout  & \SRAM|Mux5~18_combout )))) # (!\SRAM|Mux4~8_combout  & (\SRAM|Mux4~14_combout  & (\SRAM|Mux5~18_combout )))

	.dataa(\SRAM|Mux4~8_combout ),
	.datab(\SRAM|Mux4~14_combout ),
	.datac(\SRAM|Mux5~18_combout ),
	.datad(\SRAM|Mux5~16_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~15 .lut_mask = 16'hEAC0;
defparam \SRAM|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N22
cycloneive_lcell_comb \SRAM|Mux4~0 (
// Equation(s):
// \SRAM|Mux4~0_combout  = (\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [1] & !\MAR0|sr|DataOut [0])) # (!\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [0])))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~0 .lut_mask = 16'h1306;
defparam \SRAM|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N0
cycloneive_lcell_comb \SRAM|Mux4~1 (
// Equation(s):
// \SRAM|Mux4~1_combout  = (\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [3] $ (!\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [1])) # (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [1] & 
// \MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~1 .lut_mask = 16'h1286;
defparam \SRAM|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N26
cycloneive_lcell_comb \SRAM|Mux4~2 (
// Equation(s):
// \SRAM|Mux4~2_combout  = (\SRAM|Mux14~0_combout  & ((\MAR0|sr|DataOut [2] & (\SRAM|Mux4~0_combout )) # (!\MAR0|sr|DataOut [2] & ((!\SRAM|Mux4~1_combout )))))

	.dataa(\SRAM|Mux4~0_combout ),
	.datab(\SRAM|Mux4~1_combout ),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\SRAM|Mux14~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~2 .lut_mask = 16'hA300;
defparam \SRAM|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N20
cycloneive_lcell_comb \SRAM|Mux4~16 (
// Equation(s):
// \SRAM|Mux4~16_combout  = (\SRAM|Mux4~15_combout ) # (\SRAM|Mux4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|Mux4~15_combout ),
	.datad(\SRAM|Mux4~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~16 .lut_mask = 16'hFFF0;
defparam \SRAM|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N6
cycloneive_lcell_comb \SRAM|Mux3~3 (
// Equation(s):
// \SRAM|Mux3~3_combout  = (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [3]))) # (!\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [0]) # ((\MAR0|sr|DataOut [4] & \MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~3 .lut_mask = 16'h22F8;
defparam \SRAM|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N4
cycloneive_lcell_comb \SRAM|Mux3~4 (
// Equation(s):
// \SRAM|Mux3~4_combout  = (\MAR0|sr|DataOut [4] & (((\MAR0|sr|DataOut [0] & \MAR0|sr|DataOut [1])) # (!\MAR0|sr|DataOut [3]))) # (!\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [3]) # ((\MAR0|sr|DataOut [0] & !\MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~4 .lut_mask = 16'hE676;
defparam \SRAM|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N18
cycloneive_lcell_comb \SRAM|Mux3~5 (
// Equation(s):
// \SRAM|Mux3~5_combout  = (\MAR0|sr|DataOut [4] & (((\MAR0|sr|DataOut [0]) # (!\MAR0|sr|DataOut [1])) # (!\MAR0|sr|DataOut [3]))) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [3]))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~5 .lut_mask = 16'hE6EE;
defparam \SRAM|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N16
cycloneive_lcell_comb \SRAM|Mux3~6 (
// Equation(s):
// \SRAM|Mux3~6_combout  = (\MAR0|sr|DataOut [2] & (((\MAR0|sr|DataOut [5])) # (!\SRAM|Mux3~4_combout ))) # (!\MAR0|sr|DataOut [2] & (((!\MAR0|sr|DataOut [5] & !\SRAM|Mux3~5_combout ))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\SRAM|Mux3~4_combout ),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\SRAM|Mux3~5_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~6 .lut_mask = 16'hA2A7;
defparam \SRAM|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N18
cycloneive_lcell_comb \SRAM|Mux3~7 (
// Equation(s):
// \SRAM|Mux3~7_combout  = (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [3] $ (((\MAR0|sr|DataOut [4] & \MAR0|sr|DataOut [0]))))) # (!\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [3]) # (!\MAR0|sr|DataOut [0]))) # (!\MAR0|sr|DataOut [4] & 
// ((\MAR0|sr|DataOut [0])))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\MAR0|sr|DataOut [1]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~7 .lut_mask = 16'h6BAC;
defparam \SRAM|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N14
cycloneive_lcell_comb \SRAM|Mux3~8 (
// Equation(s):
// \SRAM|Mux3~8_combout  = (\SRAM|Mux3~6_combout  & (((\SRAM|Mux3~7_combout ) # (!\MAR0|sr|DataOut [5])))) # (!\SRAM|Mux3~6_combout  & (\SRAM|Mux3~3_combout  & (\MAR0|sr|DataOut [5])))

	.dataa(\SRAM|Mux3~3_combout ),
	.datab(\SRAM|Mux3~6_combout ),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\SRAM|Mux3~7_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~8 .lut_mask = 16'hEC2C;
defparam \SRAM|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N26
cycloneive_lcell_comb \SRAM|Mux3~11 (
// Equation(s):
// \SRAM|Mux3~11_combout  = (\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [4] $ (((\MAR0|sr|DataOut [2]) # (\MAR0|sr|DataOut [1]))))) # (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [2] $ (!\MAR0|sr|DataOut [4]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~11 .lut_mask = 16'h2D48;
defparam \SRAM|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N8
cycloneive_lcell_comb \SRAM|Mux3~10 (
// Equation(s):
// \SRAM|Mux3~10_combout  = (\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [4])))) # (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [4] & ((!\MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut 
// [4] & (\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~10 .lut_mask = 16'hAC74;
defparam \SRAM|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N12
cycloneive_lcell_comb \SRAM|Mux3~12 (
// Equation(s):
// \SRAM|Mux3~12_combout  = (\MAR0|sr|DataOut [5] & (((\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [5] & ((\MAR0|sr|DataOut [0] & ((\SRAM|Mux3~10_combout ))) # (!\MAR0|sr|DataOut [0] & (!\SRAM|Mux3~11_combout ))))

	.dataa(\SRAM|Mux3~11_combout ),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\SRAM|Mux3~10_combout ),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~12 .lut_mask = 16'hFC11;
defparam \SRAM|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N2
cycloneive_lcell_comb \SRAM|Mux3~13 (
// Equation(s):
// \SRAM|Mux3~13_combout  = (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [2]) # (!\MAR0|sr|DataOut [3])))) # (!\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [3])))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~13 .lut_mask = 16'hB044;
defparam \SRAM|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N18
cycloneive_lcell_comb \SRAM|Mux3~9 (
// Equation(s):
// \SRAM|Mux3~9_combout  = (\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [3] & ((!\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [4])))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~9 .lut_mask = 16'h1098;
defparam \SRAM|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N4
cycloneive_lcell_comb \SRAM|Mux3~14 (
// Equation(s):
// \SRAM|Mux3~14_combout  = (\SRAM|Mux3~12_combout  & (((!\MAR0|sr|DataOut [5])) # (!\SRAM|Mux3~13_combout ))) # (!\SRAM|Mux3~12_combout  & (((\MAR0|sr|DataOut [5] & !\SRAM|Mux3~9_combout ))))

	.dataa(\SRAM|Mux3~12_combout ),
	.datab(\SRAM|Mux3~13_combout ),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\SRAM|Mux3~9_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~14 .lut_mask = 16'h2A7A;
defparam \SRAM|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N8
cycloneive_lcell_comb \SRAM|Mux3~15 (
// Equation(s):
// \SRAM|Mux3~15_combout  = (\SRAM|Mux5~18_combout  & ((\SRAM|Mux3~14_combout ) # ((\SRAM|Mux3~8_combout  & \SRAM|Mux5~16_combout )))) # (!\SRAM|Mux5~18_combout  & (\SRAM|Mux3~8_combout  & ((\SRAM|Mux5~16_combout ))))

	.dataa(\SRAM|Mux5~18_combout ),
	.datab(\SRAM|Mux3~8_combout ),
	.datac(\SRAM|Mux3~14_combout ),
	.datad(\SRAM|Mux5~16_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~15 .lut_mask = 16'hECA0;
defparam \SRAM|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N6
cycloneive_lcell_comb \SRAM|Mux3~1 (
// Equation(s):
// \SRAM|Mux3~1_combout  = (\MAR0|sr|DataOut [2] & (((\MAR0|sr|DataOut [4]) # (!\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [0]) # (\MAR0|sr|DataOut [1] $ (\MAR0|sr|DataOut [4]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~1 .lut_mask = 16'hCFF6;
defparam \SRAM|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N16
cycloneive_lcell_comb \SRAM|Mux3~0 (
// Equation(s):
// \SRAM|Mux3~0_combout  = (\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [0]) # (!\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [2] & (\MAR0|sr|DataOut [1] $ (\MAR0|sr|DataOut [4] $ (\MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~0 .lut_mask = 16'h3916;
defparam \SRAM|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N28
cycloneive_lcell_comb \SRAM|Mux3~2 (
// Equation(s):
// \SRAM|Mux3~2_combout  = (\SRAM|Mux14~0_combout  & ((\MAR0|sr|DataOut [3] & ((\SRAM|Mux3~0_combout ))) # (!\MAR0|sr|DataOut [3] & (\SRAM|Mux3~1_combout ))))

	.dataa(\SRAM|Mux3~1_combout ),
	.datab(\SRAM|Mux3~0_combout ),
	.datac(\SRAM|Mux14~0_combout ),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~2 .lut_mask = 16'hC0A0;
defparam \SRAM|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N2
cycloneive_lcell_comb \SRAM|Mux3~16 (
// Equation(s):
// \SRAM|Mux3~16_combout  = (\SRAM|Mux3~15_combout ) # (\SRAM|Mux3~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|Mux3~15_combout ),
	.datad(\SRAM|Mux3~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~16 .lut_mask = 16'hFFF0;
defparam \SRAM|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N24
cycloneive_lcell_comb \SRAM|Mux2~7 (
// Equation(s):
// \SRAM|Mux2~7_combout  = (\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [4]) # (\MAR0|sr|DataOut [2])))) # (!\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [4] $ (\MAR0|sr|DataOut [2]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~7 .lut_mask = 16'h14A8;
defparam \SRAM|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N30
cycloneive_lcell_comb \SRAM|Mux2~8 (
// Equation(s):
// \SRAM|Mux2~8_combout  = (\MAR0|sr|DataOut [5] & (\MAR0|sr|DataOut [0] & (\SRAM|Mux2~7_combout  & !\MAR0|sr|DataOut [7])))

	.dataa(\MAR0|sr|DataOut [5]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\SRAM|Mux2~7_combout ),
	.datad(\MAR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\SRAM|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~8 .lut_mask = 16'h0080;
defparam \SRAM|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N18
cycloneive_lcell_comb \SRAM|Mux2~12 (
// Equation(s):
// \SRAM|Mux2~12_combout  = (\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [2]) # (\MAR0|sr|DataOut [4] $ (\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [4] & ((!\MAR0|sr|DataOut [1]))) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut 
// [2]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~12 .lut_mask = 16'h8EFA;
defparam \SRAM|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N16
cycloneive_lcell_comb \SRAM|Mux2~13 (
// Equation(s):
// \SRAM|Mux2~13_combout  = (\MAR0|sr|DataOut [7] & ((\MAR0|sr|DataOut [3] & (\SRAM|Mux13~15_combout )) # (!\MAR0|sr|DataOut [3] & ((!\SRAM|Mux2~12_combout )))))

	.dataa(\SRAM|Mux13~15_combout ),
	.datab(\SRAM|Mux2~12_combout ),
	.datac(\MAR0|sr|DataOut [7]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~13 .lut_mask = 16'hA030;
defparam \SRAM|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N22
cycloneive_lcell_comb \SRAM|Mux2~10 (
// Equation(s):
// \SRAM|Mux2~10_combout  = (\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [2] $ (((!\MAR0|sr|DataOut [4]) # (!\MAR0|sr|DataOut [1]))))) # (!\MAR0|sr|DataOut [3] & ((\MAR0|sr|DataOut [4]) # ((!\MAR0|sr|DataOut [1] & \MAR0|sr|DataOut [2]))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~10 .lut_mask = 16'h87DC;
defparam \SRAM|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N4
cycloneive_lcell_comb \SRAM|Mux2~9 (
// Equation(s):
// \SRAM|Mux2~9_combout  = (\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [4] & ((!\MAR0|sr|DataOut [3]))) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [2] & \MAR0|sr|DataOut [3])))) # (!\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [4] & 
// !\MAR0|sr|DataOut [3])) # (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [3])))))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [4]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\SRAM|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~9 .lut_mask = 16'h2598;
defparam \SRAM|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N12
cycloneive_lcell_comb \SRAM|Mux2~11 (
// Equation(s):
// \SRAM|Mux2~11_combout  = (!\MAR0|sr|DataOut [7] & ((\MAR0|sr|DataOut [0] & (!\SRAM|Mux2~10_combout )) # (!\MAR0|sr|DataOut [0] & ((\SRAM|Mux2~9_combout )))))

	.dataa(\SRAM|Mux2~10_combout ),
	.datab(\MAR0|sr|DataOut [7]),
	.datac(\SRAM|Mux2~9_combout ),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~11 .lut_mask = 16'h1130;
defparam \SRAM|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N14
cycloneive_lcell_comb \SRAM|Mux2~14 (
// Equation(s):
// \SRAM|Mux2~14_combout  = (\SRAM|Mux2~8_combout ) # ((!\MAR0|sr|DataOut [5] & ((\SRAM|Mux2~13_combout ) # (\SRAM|Mux2~11_combout ))))

	.dataa(\SRAM|Mux2~8_combout ),
	.datab(\SRAM|Mux2~13_combout ),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\SRAM|Mux2~11_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~14 .lut_mask = 16'hAFAE;
defparam \SRAM|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N12
cycloneive_lcell_comb \SRAM|Mux2~3 (
// Equation(s):
// \SRAM|Mux2~3_combout  = (\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [3] $ (!\MAR0|sr|DataOut [5]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~3 .lut_mask = 16'h0090;
defparam \SRAM|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N10
cycloneive_lcell_comb \SRAM|Mux2~2 (
// Equation(s):
// \SRAM|Mux2~2_combout  = (\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [5] $ (\MAR0|sr|DataOut [2])))) # (!\MAR0|sr|DataOut [0] & (((\MAR0|sr|DataOut [5] & !\MAR0|sr|DataOut [2]))))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~2 .lut_mask = 16'h280C;
defparam \SRAM|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N14
cycloneive_lcell_comb \SRAM|Mux2~4 (
// Equation(s):
// \SRAM|Mux2~4_combout  = (\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [4] & ((\SRAM|Mux2~2_combout ))) # (!\MAR0|sr|DataOut [4] & (\SRAM|Mux2~3_combout ))))

	.dataa(\SRAM|Mux2~3_combout ),
	.datab(\MAR0|sr|DataOut [1]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\SRAM|Mux2~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~4 .lut_mask = 16'hC808;
defparam \SRAM|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N20
cycloneive_lcell_comb \SRAM|Mux2~5 (
// Equation(s):
// \SRAM|Mux2~5_combout  = (!\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [1] & (!\MAR0|sr|DataOut [2] & !\MAR0|sr|DataOut [0])))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [1]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~5 .lut_mask = 16'h0001;
defparam \SRAM|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N2
cycloneive_lcell_comb \SRAM|Mux2~6 (
// Equation(s):
// \SRAM|Mux2~6_combout  = (\SRAM|Mux2~4_combout ) # ((\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [5] & \SRAM|Mux2~5_combout )))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\SRAM|Mux2~4_combout ),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\SRAM|Mux2~5_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~6 .lut_mask = 16'hECCC;
defparam \SRAM|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N4
cycloneive_lcell_comb \SRAM|Mux2~15 (
// Equation(s):
// \SRAM|Mux2~15_combout  = (\MAR0|sr|DataOut [6] & (!\MAR0|sr|DataOut [7] & ((\SRAM|Mux2~6_combout )))) # (!\MAR0|sr|DataOut [6] & (((\SRAM|Mux2~14_combout ))))

	.dataa(\MAR0|sr|DataOut [7]),
	.datab(\SRAM|Mux2~14_combout ),
	.datac(\MAR0|sr|DataOut [6]),
	.datad(\SRAM|Mux2~6_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~15 .lut_mask = 16'h5C0C;
defparam \SRAM|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N22
cycloneive_lcell_comb \SRAM|Mux1~6 (
// Equation(s):
// \SRAM|Mux1~6_combout  = (\MAR0|sr|DataOut [4] & (((!\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [3] $ (\MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~6 .lut_mask = 16'h14AA;
defparam \SRAM|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N4
cycloneive_lcell_comb \SRAM|Mux1~5 (
// Equation(s):
// \SRAM|Mux1~5_combout  = (!\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [3])) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [3] & \MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~5 .lut_mask = 16'h0602;
defparam \SRAM|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N12
cycloneive_lcell_comb \SRAM|Mux1~7 (
// Equation(s):
// \SRAM|Mux1~7_combout  = (\SRAM|Mux14~0_combout  & ((\MAR0|sr|DataOut [2] & ((\SRAM|Mux1~5_combout ))) # (!\MAR0|sr|DataOut [2] & (!\SRAM|Mux1~6_combout ))))

	.dataa(\SRAM|Mux1~6_combout ),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\SRAM|Mux1~5_combout ),
	.datad(\SRAM|Mux14~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~7 .lut_mask = 16'hD100;
defparam \SRAM|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N10
cycloneive_lcell_comb \SRAM|Mux1~12 (
// Equation(s):
// \SRAM|Mux1~12_combout  = (\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [2]) # ((!\MAR0|sr|DataOut [0] & \MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [0] & (\MAR0|sr|DataOut [2] $ (!\MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~12 .lut_mask = 16'hCA98;
defparam \SRAM|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N8
cycloneive_lcell_comb \SRAM|Mux1~9 (
// Equation(s):
// \SRAM|Mux1~9_combout  = (\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [2] & \MAR0|sr|DataOut [0])) # (!\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [2] & !\MAR0|sr|DataOut [0]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~9 .lut_mask = 16'h8100;
defparam \SRAM|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N2
cycloneive_lcell_comb \SRAM|Mux1~10 (
// Equation(s):
// \SRAM|Mux1~10_combout  = (\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [2])) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [2] & !\MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~10 .lut_mask = 16'h2060;
defparam \SRAM|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N24
cycloneive_lcell_comb \SRAM|Mux1~11 (
// Equation(s):
// \SRAM|Mux1~11_combout  = (\MAR0|sr|DataOut [5] & (\MAR0|sr|DataOut [3])) # (!\MAR0|sr|DataOut [5] & ((\MAR0|sr|DataOut [3] & (!\SRAM|Mux1~9_combout )) # (!\MAR0|sr|DataOut [3] & ((!\SRAM|Mux1~10_combout )))))

	.dataa(\MAR0|sr|DataOut [5]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\SRAM|Mux1~9_combout ),
	.datad(\SRAM|Mux1~10_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~11 .lut_mask = 16'h8C9D;
defparam \SRAM|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N18
cycloneive_lcell_comb \SRAM|Mux1~8 (
// Equation(s):
// \SRAM|Mux1~8_combout  = (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [0] $ (((\MAR0|sr|DataOut [2]) # (\MAR0|sr|DataOut [1])))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~8 .lut_mask = 16'h0514;
defparam \SRAM|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N20
cycloneive_lcell_comb \SRAM|Mux1~13 (
// Equation(s):
// \SRAM|Mux1~13_combout  = (\SRAM|Mux1~11_combout  & (((!\MAR0|sr|DataOut [5])) # (!\SRAM|Mux1~12_combout ))) # (!\SRAM|Mux1~11_combout  & (((\MAR0|sr|DataOut [5] & !\SRAM|Mux1~8_combout ))))

	.dataa(\SRAM|Mux1~12_combout ),
	.datab(\SRAM|Mux1~11_combout ),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\SRAM|Mux1~8_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~13 .lut_mask = 16'h4C7C;
defparam \SRAM|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N30
cycloneive_lcell_comb \SRAM|Mux1~0 (
// Equation(s):
// \SRAM|Mux1~0_combout  = (\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [3] & ((!\MAR0|sr|DataOut [2]))) # (!\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [0])))) # (!\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [0]) # ((\MAR0|sr|DataOut [3] & \MAR0|sr|DataOut 
// [2]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~0 .lut_mask = 16'h56DA;
defparam \SRAM|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N16
cycloneive_lcell_comb \SRAM|Mux1~1 (
// Equation(s):
// \SRAM|Mux1~1_combout  = (\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [0] & !\MAR0|sr|DataOut [2]))) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [0] & \MAR0|sr|DataOut [2])))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [3]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [2]),
	.cin(gnd),
	.combout(\SRAM|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~1 .lut_mask = 16'h4002;
defparam \SRAM|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N6
cycloneive_lcell_comb \SRAM|Mux1~2 (
// Equation(s):
// \SRAM|Mux1~2_combout  = (\MAR0|sr|DataOut [5] & ((\MAR0|sr|DataOut [1] & (\SRAM|Mux1~0_combout )) # (!\MAR0|sr|DataOut [1] & ((\SRAM|Mux1~1_combout )))))

	.dataa(\SRAM|Mux1~0_combout ),
	.datab(\SRAM|Mux1~1_combout ),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~2 .lut_mask = 16'hA0C0;
defparam \SRAM|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N0
cycloneive_lcell_comb \SRAM|Mux1~3 (
// Equation(s):
// \SRAM|Mux1~3_combout  = (\MAR0|sr|DataOut [1] & ((\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [3]))) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [2] & !\MAR0|sr|DataOut [3]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~3 .lut_mask = 16'hA400;
defparam \SRAM|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N14
cycloneive_lcell_comb \SRAM|Mux1~4 (
// Equation(s):
// \SRAM|Mux1~4_combout  = (\SRAM|Mux5~16_combout  & ((\SRAM|Mux1~2_combout ) # ((!\MAR0|sr|DataOut [5] & \SRAM|Mux1~3_combout ))))

	.dataa(\SRAM|Mux1~2_combout ),
	.datab(\SRAM|Mux5~16_combout ),
	.datac(\MAR0|sr|DataOut [5]),
	.datad(\SRAM|Mux1~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~4 .lut_mask = 16'h8C88;
defparam \SRAM|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N26
cycloneive_lcell_comb \SRAM|Mux1~14 (
// Equation(s):
// \SRAM|Mux1~14_combout  = (\SRAM|Mux1~7_combout ) # ((\SRAM|Mux1~4_combout ) # ((\SRAM|Mux1~13_combout  & \SRAM|Mux5~18_combout )))

	.dataa(\SRAM|Mux1~7_combout ),
	.datab(\SRAM|Mux1~13_combout ),
	.datac(\SRAM|Mux1~4_combout ),
	.datad(\SRAM|Mux5~18_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~14 .lut_mask = 16'hFEFA;
defparam \SRAM|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N10
cycloneive_lcell_comb \SRAM|Mux0~8 (
// Equation(s):
// \SRAM|Mux0~8_combout  = (\MAR0|sr|DataOut [4] & (!\MAR0|sr|DataOut [5] & (\MAR0|sr|DataOut [2]))) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [5] & (!\MAR0|sr|DataOut [2] & !\MAR0|sr|DataOut [1])))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~8 .lut_mask = 16'h2024;
defparam \SRAM|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N24
cycloneive_lcell_comb \SRAM|Mux0~12 (
// Equation(s):
// \SRAM|Mux0~12_combout  = (\MAR0|sr|DataOut [5]) # ((\MAR0|sr|DataOut [4] & ((!\MAR0|sr|DataOut [1]) # (!\MAR0|sr|DataOut [2]))) # (!\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [2])))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\MAR0|sr|DataOut [2]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~12 .lut_mask = 16'hDEFE;
defparam \SRAM|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N22
cycloneive_lcell_comb \SRAM|Mux0~10 (
// Equation(s):
// \SRAM|Mux0~10_combout  = (\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [5] & ((\MAR0|sr|DataOut [1]) # (!\MAR0|sr|DataOut [4]))) # (!\MAR0|sr|DataOut [5] & (!\MAR0|sr|DataOut [4] & \MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [4] $ 
// (\MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~10 .lut_mask = 16'h8F58;
defparam \SRAM|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N0
cycloneive_lcell_comb \SRAM|Mux0~9 (
// Equation(s):
// \SRAM|Mux0~9_combout  = (\MAR0|sr|DataOut [5] & ((\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [4] & \MAR0|sr|DataOut [1])) # (!\MAR0|sr|DataOut [2] & ((!\MAR0|sr|DataOut [1]))))) # (!\MAR0|sr|DataOut [5] & (\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [2] $ 
// (\MAR0|sr|DataOut [1]))))

	.dataa(\MAR0|sr|DataOut [2]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\MAR0|sr|DataOut [4]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~9 .lut_mask = 16'h1864;
defparam \SRAM|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N16
cycloneive_lcell_comb \SRAM|Mux0~11 (
// Equation(s):
// \SRAM|Mux0~11_combout  = (\MAR0|sr|DataOut [0] & (((\MAR0|sr|DataOut [3])))) # (!\MAR0|sr|DataOut [0] & ((\MAR0|sr|DataOut [3] & ((\SRAM|Mux0~9_combout ))) # (!\MAR0|sr|DataOut [3] & (\SRAM|Mux0~10_combout ))))

	.dataa(\SRAM|Mux0~10_combout ),
	.datab(\MAR0|sr|DataOut [0]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\SRAM|Mux0~9_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~11 .lut_mask = 16'hF2C2;
defparam \SRAM|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N22
cycloneive_lcell_comb \SRAM|Mux0~13 (
// Equation(s):
// \SRAM|Mux0~13_combout  = (\SRAM|Mux0~11_combout  & (((!\MAR0|sr|DataOut [0]) # (!\SRAM|Mux0~12_combout )))) # (!\SRAM|Mux0~11_combout  & (\SRAM|Mux0~8_combout  & ((\MAR0|sr|DataOut [0]))))

	.dataa(\SRAM|Mux0~8_combout ),
	.datab(\SRAM|Mux0~12_combout ),
	.datac(\SRAM|Mux0~11_combout ),
	.datad(\MAR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\SRAM|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~13 .lut_mask = 16'h3AF0;
defparam \SRAM|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N16
cycloneive_lcell_comb \SRAM|Mux0~6 (
// Equation(s):
// \SRAM|Mux0~6_combout  = (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [5] $ (\MAR0|sr|DataOut [3]))) # (!\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [5] & \MAR0|sr|DataOut [3]))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~6 .lut_mask = 16'h6868;
defparam \SRAM|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N22
cycloneive_lcell_comb \SRAM|Mux0~7 (
// Equation(s):
// \SRAM|Mux0~7_combout  = (\SRAM|Mux0~6_combout  & (((!\MAR0|sr|DataOut [0] & \MAR0|sr|DataOut [4])))) # (!\SRAM|Mux0~6_combout  & (\MAR0|sr|DataOut [1] & (\MAR0|sr|DataOut [0] & !\MAR0|sr|DataOut [4])))

	.dataa(\MAR0|sr|DataOut [1]),
	.datab(\SRAM|Mux0~6_combout ),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [4]),
	.cin(gnd),
	.combout(\SRAM|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~7 .lut_mask = 16'h0C20;
defparam \SRAM|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N30
cycloneive_lcell_comb \SRAM|Mux0~15 (
// Equation(s):
// \SRAM|Mux0~15_combout  = (\MAR0|sr|DataOut [6] & (\MAR0|sr|DataOut [2] & (\SRAM|Mux0~7_combout  & !\MAR0|sr|DataOut [7])))

	.dataa(\MAR0|sr|DataOut [6]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\SRAM|Mux0~7_combout ),
	.datad(\MAR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\SRAM|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~15 .lut_mask = 16'h0080;
defparam \SRAM|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N26
cycloneive_lcell_comb \SRAM|Mux0~4 (
// Equation(s):
// \SRAM|Mux0~4_combout  = (!\MAR0|sr|DataOut [4] & ((\MAR0|sr|DataOut [6] & (!\MAR0|sr|DataOut [3] & !\MAR0|sr|DataOut [7])) # (!\MAR0|sr|DataOut [6] & (\MAR0|sr|DataOut [3] & \MAR0|sr|DataOut [7]))))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [6]),
	.datac(\MAR0|sr|DataOut [3]),
	.datad(\MAR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\SRAM|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~4 .lut_mask = 16'h1004;
defparam \SRAM|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N2
cycloneive_lcell_comb \SRAM|Mux0~2 (
// Equation(s):
// \SRAM|Mux0~2_combout  = (\MAR0|sr|DataOut [3] & (!\MAR0|sr|DataOut [2] & ((\MAR0|sr|DataOut [1])))) # (!\MAR0|sr|DataOut [3] & (\MAR0|sr|DataOut [2] & (!\MAR0|sr|DataOut [0] & !\MAR0|sr|DataOut [1])))

	.dataa(\MAR0|sr|DataOut [3]),
	.datab(\MAR0|sr|DataOut [2]),
	.datac(\MAR0|sr|DataOut [0]),
	.datad(\MAR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\SRAM|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~2 .lut_mask = 16'h2204;
defparam \SRAM|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N4
cycloneive_lcell_comb \SRAM|Mux0~3 (
// Equation(s):
// \SRAM|Mux0~3_combout  = (\MAR0|sr|DataOut [4] & (\MAR0|sr|DataOut [7] & (\SRAM|Mux0~2_combout  & !\MAR0|sr|DataOut [6])))

	.dataa(\MAR0|sr|DataOut [4]),
	.datab(\MAR0|sr|DataOut [7]),
	.datac(\SRAM|Mux0~2_combout ),
	.datad(\MAR0|sr|DataOut [6]),
	.cin(gnd),
	.combout(\SRAM|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~3 .lut_mask = 16'h0080;
defparam \SRAM|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N24
cycloneive_lcell_comb \SRAM|Mux0~5 (
// Equation(s):
// \SRAM|Mux0~5_combout  = (!\MAR0|sr|DataOut [5] & ((\SRAM|Mux0~3_combout ) # ((\SRAM|Mux0~4_combout  & \SRAM|Mux11~10_combout ))))

	.dataa(\SRAM|Mux0~4_combout ),
	.datab(\MAR0|sr|DataOut [5]),
	.datac(\SRAM|Mux0~3_combout ),
	.datad(\SRAM|Mux11~10_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~5 .lut_mask = 16'h3230;
defparam \SRAM|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N0
cycloneive_lcell_comb \SRAM|Mux0~14 (
// Equation(s):
// \SRAM|Mux0~14_combout  = (\SRAM|Mux0~15_combout ) # ((\SRAM|Mux0~5_combout ) # ((\SRAM|Mux5~18_combout  & \SRAM|Mux0~13_combout )))

	.dataa(\SRAM|Mux5~18_combout ),
	.datab(\SRAM|Mux0~13_combout ),
	.datac(\SRAM|Mux0~15_combout ),
	.datad(\SRAM|Mux0~5_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~14 .lut_mask = 16'hFFF8;
defparam \SRAM|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneive_lcell_comb \IR0|sr|DataOut~3 (
// Equation(s):
// \IR0|sr|DataOut~3_combout  = (\MDR0|sr|DataOut [2] & \Reset~input_o )

	.dataa(gnd),
	.datab(\MDR0|sr|DataOut [2]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~3 .lut_mask = 16'hC0C0;
defparam \IR0|sr|DataOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneive_lcell_comb \IR0|sr|DataOut[5]~1 (
// Equation(s):
// \IR0|sr|DataOut[5]~1_combout  = (\state_controller|State.S_35~q ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\IR0|sr|DataOut[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut[5]~1 .lut_mask = 16'hFF33;
defparam \IR0|sr|DataOut[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \IR0|sr|DataOut[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[2] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \IR0|sr|DataOut~0 (
// Equation(s):
// \IR0|sr|DataOut~0_combout  = (\Reset~input_o  & \MDR0|sr|DataOut [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut [0]),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~0 .lut_mask = 16'hF000;
defparam \IR0|sr|DataOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \IR0|sr|DataOut[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[0] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneive_lcell_comb \IR0|sr|DataOut~4 (
// Equation(s):
// \IR0|sr|DataOut~4_combout  = (\Reset~input_o  & \MDR0|sr|DataOut [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut [3]),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~4 .lut_mask = 16'hF000;
defparam \IR0|sr|DataOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N9
dffeas \IR0|sr|DataOut[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[3] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \IR0|sr|DataOut~2 (
// Equation(s):
// \IR0|sr|DataOut~2_combout  = (\Reset~input_o  & \MDR0|sr|DataOut [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~2 .lut_mask = 16'hF000;
defparam \IR0|sr|DataOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N13
dffeas \IR0|sr|DataOut[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[1] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneive_lcell_comb \hex_driver0|WideOr6~0 (
// Equation(s):
// \hex_driver0|WideOr6~0_combout  = (\IR0|sr|DataOut [2] & (!\IR0|sr|DataOut [1] & (\IR0|sr|DataOut [0] $ (!\IR0|sr|DataOut [3])))) # (!\IR0|sr|DataOut [2] & (\IR0|sr|DataOut [0] & (\IR0|sr|DataOut [3] $ (!\IR0|sr|DataOut [1]))))

	.dataa(\IR0|sr|DataOut [2]),
	.datab(\IR0|sr|DataOut [0]),
	.datac(\IR0|sr|DataOut [3]),
	.datad(\IR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr6~0 .lut_mask = 16'h4086;
defparam \hex_driver0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_lcell_comb \hex_driver0|WideOr5~0 (
// Equation(s):
// \hex_driver0|WideOr5~0_combout  = (\IR0|sr|DataOut [3] & ((\IR0|sr|DataOut [0] & ((\IR0|sr|DataOut [1]))) # (!\IR0|sr|DataOut [0] & (\IR0|sr|DataOut [2])))) # (!\IR0|sr|DataOut [3] & (\IR0|sr|DataOut [2] & (\IR0|sr|DataOut [0] $ (\IR0|sr|DataOut [1]))))

	.dataa(\IR0|sr|DataOut [2]),
	.datab(\IR0|sr|DataOut [0]),
	.datac(\IR0|sr|DataOut [3]),
	.datad(\IR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr5~0 .lut_mask = 16'hE228;
defparam \hex_driver0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_lcell_comb \hex_driver0|WideOr4~0 (
// Equation(s):
// \hex_driver0|WideOr4~0_combout  = (\IR0|sr|DataOut [2] & (\IR0|sr|DataOut [3] & ((\IR0|sr|DataOut [1]) # (!\IR0|sr|DataOut [0])))) # (!\IR0|sr|DataOut [2] & (!\IR0|sr|DataOut [0] & (!\IR0|sr|DataOut [3] & \IR0|sr|DataOut [1])))

	.dataa(\IR0|sr|DataOut [2]),
	.datab(\IR0|sr|DataOut [0]),
	.datac(\IR0|sr|DataOut [3]),
	.datad(\IR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr4~0 .lut_mask = 16'hA120;
defparam \hex_driver0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_lcell_comb \hex_driver0|WideOr3~0 (
// Equation(s):
// \hex_driver0|WideOr3~0_combout  = (\IR0|sr|DataOut [1] & ((\IR0|sr|DataOut [2] & (\IR0|sr|DataOut [0])) # (!\IR0|sr|DataOut [2] & (!\IR0|sr|DataOut [0] & \IR0|sr|DataOut [3])))) # (!\IR0|sr|DataOut [1] & (!\IR0|sr|DataOut [3] & (\IR0|sr|DataOut [2] $ 
// (\IR0|sr|DataOut [0]))))

	.dataa(\IR0|sr|DataOut [2]),
	.datab(\IR0|sr|DataOut [0]),
	.datac(\IR0|sr|DataOut [3]),
	.datad(\IR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr3~0 .lut_mask = 16'h9806;
defparam \hex_driver0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneive_lcell_comb \hex_driver0|WideOr2~0 (
// Equation(s):
// \hex_driver0|WideOr2~0_combout  = (\IR0|sr|DataOut [1] & (((\IR0|sr|DataOut [0] & !\IR0|sr|DataOut [3])))) # (!\IR0|sr|DataOut [1] & ((\IR0|sr|DataOut [2] & ((!\IR0|sr|DataOut [3]))) # (!\IR0|sr|DataOut [2] & (\IR0|sr|DataOut [0]))))

	.dataa(\IR0|sr|DataOut [2]),
	.datab(\IR0|sr|DataOut [0]),
	.datac(\IR0|sr|DataOut [3]),
	.datad(\IR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \hex_driver0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_lcell_comb \hex_driver0|WideOr1~0 (
// Equation(s):
// \hex_driver0|WideOr1~0_combout  = (\IR0|sr|DataOut [2] & (\IR0|sr|DataOut [0] & (\IR0|sr|DataOut [3] $ (\IR0|sr|DataOut [1])))) # (!\IR0|sr|DataOut [2] & (!\IR0|sr|DataOut [3] & ((\IR0|sr|DataOut [0]) # (\IR0|sr|DataOut [1]))))

	.dataa(\IR0|sr|DataOut [2]),
	.datab(\IR0|sr|DataOut [0]),
	.datac(\IR0|sr|DataOut [3]),
	.datad(\IR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr1~0 .lut_mask = 16'h0D84;
defparam \hex_driver0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_lcell_comb \hex_driver0|WideOr0~0 (
// Equation(s):
// \hex_driver0|WideOr0~0_combout  = (\IR0|sr|DataOut [0] & ((\IR0|sr|DataOut [3]) # (\IR0|sr|DataOut [2] $ (\IR0|sr|DataOut [1])))) # (!\IR0|sr|DataOut [0] & ((\IR0|sr|DataOut [1]) # (\IR0|sr|DataOut [2] $ (\IR0|sr|DataOut [3]))))

	.dataa(\IR0|sr|DataOut [2]),
	.datab(\IR0|sr|DataOut [0]),
	.datac(\IR0|sr|DataOut [3]),
	.datad(\IR0|sr|DataOut [1]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \hex_driver0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneive_lcell_comb \IR0|sr|DataOut~6 (
// Equation(s):
// \IR0|sr|DataOut~6_combout  = (\MDR0|sr|DataOut [5] & \Reset~input_o )

	.dataa(gnd),
	.datab(\MDR0|sr|DataOut [5]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~6 .lut_mask = 16'hC0C0;
defparam \IR0|sr|DataOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N23
dffeas \IR0|sr|DataOut[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[5] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneive_lcell_comb \IR0|sr|DataOut~7 (
// Equation(s):
// \IR0|sr|DataOut~7_combout  = (\MDR0|sr|DataOut [6] & \Reset~input_o )

	.dataa(gnd),
	.datab(\MDR0|sr|DataOut [6]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~7_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~7 .lut_mask = 16'hC0C0;
defparam \IR0|sr|DataOut~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N1
dffeas \IR0|sr|DataOut[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[6] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \IR0|sr|DataOut~5 (
// Equation(s):
// \IR0|sr|DataOut~5_combout  = (\Reset~input_o  & \MDR0|sr|DataOut [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut [4]),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~5 .lut_mask = 16'hF000;
defparam \IR0|sr|DataOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N11
dffeas \IR0|sr|DataOut[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[4] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \IR0|sr|DataOut~8 (
// Equation(s):
// \IR0|sr|DataOut~8_combout  = (\Reset~input_o  & \MDR0|sr|DataOut [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~8_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~8 .lut_mask = 16'hF000;
defparam \IR0|sr|DataOut~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \IR0|sr|DataOut[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[7] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneive_lcell_comb \hex_driver1|WideOr6~0 (
// Equation(s):
// \hex_driver1|WideOr6~0_combout  = (\IR0|sr|DataOut [6] & (!\IR0|sr|DataOut [5] & (\IR0|sr|DataOut [4] $ (!\IR0|sr|DataOut [7])))) # (!\IR0|sr|DataOut [6] & (\IR0|sr|DataOut [4] & (\IR0|sr|DataOut [5] $ (!\IR0|sr|DataOut [7]))))

	.dataa(\IR0|sr|DataOut [5]),
	.datab(\IR0|sr|DataOut [6]),
	.datac(\IR0|sr|DataOut [4]),
	.datad(\IR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr6~0 .lut_mask = 16'h6014;
defparam \hex_driver1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneive_lcell_comb \hex_driver1|WideOr5~0 (
// Equation(s):
// \hex_driver1|WideOr5~0_combout  = (\IR0|sr|DataOut [5] & ((\IR0|sr|DataOut [4] & ((\IR0|sr|DataOut [7]))) # (!\IR0|sr|DataOut [4] & (\IR0|sr|DataOut [6])))) # (!\IR0|sr|DataOut [5] & (\IR0|sr|DataOut [6] & (\IR0|sr|DataOut [4] $ (\IR0|sr|DataOut [7]))))

	.dataa(\IR0|sr|DataOut [5]),
	.datab(\IR0|sr|DataOut [6]),
	.datac(\IR0|sr|DataOut [4]),
	.datad(\IR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr5~0 .lut_mask = 16'hAC48;
defparam \hex_driver1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_lcell_comb \hex_driver1|WideOr4~0 (
// Equation(s):
// \hex_driver1|WideOr4~0_combout  = (\IR0|sr|DataOut [6] & (\IR0|sr|DataOut [7] & ((\IR0|sr|DataOut [5]) # (!\IR0|sr|DataOut [4])))) # (!\IR0|sr|DataOut [6] & (\IR0|sr|DataOut [5] & (!\IR0|sr|DataOut [4] & !\IR0|sr|DataOut [7])))

	.dataa(\IR0|sr|DataOut [5]),
	.datab(\IR0|sr|DataOut [6]),
	.datac(\IR0|sr|DataOut [4]),
	.datad(\IR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr4~0 .lut_mask = 16'h8C02;
defparam \hex_driver1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneive_lcell_comb \hex_driver1|WideOr3~0 (
// Equation(s):
// \hex_driver1|WideOr3~0_combout  = (\IR0|sr|DataOut [5] & ((\IR0|sr|DataOut [6] & (\IR0|sr|DataOut [4])) # (!\IR0|sr|DataOut [6] & (!\IR0|sr|DataOut [4] & \IR0|sr|DataOut [7])))) # (!\IR0|sr|DataOut [5] & (!\IR0|sr|DataOut [7] & (\IR0|sr|DataOut [6] $ 
// (\IR0|sr|DataOut [4]))))

	.dataa(\IR0|sr|DataOut [5]),
	.datab(\IR0|sr|DataOut [6]),
	.datac(\IR0|sr|DataOut [4]),
	.datad(\IR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr3~0 .lut_mask = 16'h8294;
defparam \hex_driver1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneive_lcell_comb \hex_driver1|WideOr2~0 (
// Equation(s):
// \hex_driver1|WideOr2~0_combout  = (\IR0|sr|DataOut [5] & (((\IR0|sr|DataOut [4] & !\IR0|sr|DataOut [7])))) # (!\IR0|sr|DataOut [5] & ((\IR0|sr|DataOut [6] & ((!\IR0|sr|DataOut [7]))) # (!\IR0|sr|DataOut [6] & (\IR0|sr|DataOut [4]))))

	.dataa(\IR0|sr|DataOut [5]),
	.datab(\IR0|sr|DataOut [6]),
	.datac(\IR0|sr|DataOut [4]),
	.datad(\IR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr2~0 .lut_mask = 16'h10F4;
defparam \hex_driver1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneive_lcell_comb \hex_driver1|WideOr1~0 (
// Equation(s):
// \hex_driver1|WideOr1~0_combout  = (\IR0|sr|DataOut [5] & (!\IR0|sr|DataOut [7] & ((\IR0|sr|DataOut [4]) # (!\IR0|sr|DataOut [6])))) # (!\IR0|sr|DataOut [5] & (\IR0|sr|DataOut [4] & (\IR0|sr|DataOut [6] $ (!\IR0|sr|DataOut [7]))))

	.dataa(\IR0|sr|DataOut [5]),
	.datab(\IR0|sr|DataOut [6]),
	.datac(\IR0|sr|DataOut [4]),
	.datad(\IR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr1~0 .lut_mask = 16'h40B2;
defparam \hex_driver1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneive_lcell_comb \hex_driver1|WideOr0~0 (
// Equation(s):
// \hex_driver1|WideOr0~0_combout  = (\IR0|sr|DataOut [4] & ((\IR0|sr|DataOut [7]) # (\IR0|sr|DataOut [5] $ (\IR0|sr|DataOut [6])))) # (!\IR0|sr|DataOut [4] & ((\IR0|sr|DataOut [5]) # (\IR0|sr|DataOut [6] $ (\IR0|sr|DataOut [7]))))

	.dataa(\IR0|sr|DataOut [5]),
	.datab(\IR0|sr|DataOut [6]),
	.datac(\IR0|sr|DataOut [4]),
	.datad(\IR0|sr|DataOut [7]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \hex_driver1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \tr0|b[11]~feeder (
// Equation(s):
// \tr0|b[11]~feeder_combout  = \Data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[11]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[11]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N13
dffeas \tr0|b[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[11] .is_wysiwyg = "true";
defparam \tr0|b[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \PCINC0|SSR0|FRA2|FA0|s (
// Equation(s):
// \PCINC0|SSR0|FRA2|FA0|s~combout  = \PCR0|sr|DataOut [8] $ (((\PCR0|sr|DataOut [7] & \PCINC0|SSR0|FRA1|FA2|c~0_combout )))

	.dataa(gnd),
	.datab(\PCR0|sr|DataOut [7]),
	.datac(\PCR0|sr|DataOut [8]),
	.datad(\PCINC0|SSR0|FRA1|FA2|c~0_combout ),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA2|FA0|s~combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA2|FA0|s .lut_mask = 16'h3CF0;
defparam \PCINC0|SSR0|FRA2|FA0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N23
dffeas \PCR0|sr|DataOut[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCINC0|SSR0|FRA2|FA0|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[8] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \PCINC0|SSR0|FRA2|FA1|s (
// Equation(s):
// \PCINC0|SSR0|FRA2|FA1|s~combout  = \PCR0|sr|DataOut [9] $ (((\PCR0|sr|DataOut [8] & (\PCR0|sr|DataOut [7] & \PCINC0|SSR0|FRA1|FA2|c~0_combout ))))

	.dataa(\PCR0|sr|DataOut [8]),
	.datab(\PCR0|sr|DataOut [7]),
	.datac(\PCR0|sr|DataOut [9]),
	.datad(\PCINC0|SSR0|FRA1|FA2|c~0_combout ),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA2|FA1|s~combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA2|FA1|s .lut_mask = 16'h78F0;
defparam \PCINC0|SSR0|FRA2|FA1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N13
dffeas \PCR0|sr|DataOut[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCINC0|SSR0|FRA2|FA1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[9] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \PCINC0|SSR0|FRA2|FA1|c~0 (
// Equation(s):
// \PCINC0|SSR0|FRA2|FA1|c~0_combout  = (\PCR0|sr|DataOut [8] & (\PCR0|sr|DataOut [5] & (\PCR0|sr|DataOut [6] & \PCR0|sr|DataOut [4])))

	.dataa(\PCR0|sr|DataOut [8]),
	.datab(\PCR0|sr|DataOut [5]),
	.datac(\PCR0|sr|DataOut [6]),
	.datad(\PCR0|sr|DataOut [4]),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA2|FA1|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA2|FA1|c~0 .lut_mask = 16'h8000;
defparam \PCINC0|SSR0|FRA2|FA1|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \PCINC0|SSR0|FRA2|FA1|c~1 (
// Equation(s):
// \PCINC0|SSR0|FRA2|FA1|c~1_combout  = (\PCR0|sr|DataOut [9] & (\PCR0|sr|DataOut [7] & (\PCINC0|SSR0|FRA2|FA1|c~0_combout  & \PCINC0|SSR0|FRA0|FA3|c~0_combout )))

	.dataa(\PCR0|sr|DataOut [9]),
	.datab(\PCR0|sr|DataOut [7]),
	.datac(\PCINC0|SSR0|FRA2|FA1|c~0_combout ),
	.datad(\PCINC0|SSR0|FRA0|FA3|c~0_combout ),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA2|FA1|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA2|FA1|c~1 .lut_mask = 16'h8000;
defparam \PCINC0|SSR0|FRA2|FA1|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \PCINC0|SSR0|FRA2|FA2|s (
// Equation(s):
// \PCINC0|SSR0|FRA2|FA2|s~combout  = \PCR0|sr|DataOut [10] $ (\PCINC0|SSR0|FRA2|FA1|c~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCR0|sr|DataOut [10]),
	.datad(\PCINC0|SSR0|FRA2|FA1|c~1_combout ),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA2|FA2|s~combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA2|FA2|s .lut_mask = 16'h0FF0;
defparam \PCINC0|SSR0|FRA2|FA2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N15
dffeas \PCR0|sr|DataOut[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCINC0|SSR0|FRA2|FA2|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[10] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \PCINC0|SSR0|FRA2|FA3|s (
// Equation(s):
// \PCINC0|SSR0|FRA2|FA3|s~combout  = \PCR0|sr|DataOut [11] $ (((\PCR0|sr|DataOut [10] & \PCINC0|SSR0|FRA2|FA1|c~1_combout )))

	.dataa(\PCR0|sr|DataOut [10]),
	.datab(gnd),
	.datac(\PCR0|sr|DataOut [11]),
	.datad(\PCINC0|SSR0|FRA2|FA1|c~1_combout ),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA2|FA3|s~combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA2|FA3|s .lut_mask = 16'h5AF0;
defparam \PCINC0|SSR0|FRA2|FA3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N17
dffeas \PCR0|sr|DataOut[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCINC0|SSR0|FRA2|FA3|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[11] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneive_lcell_comb \MDR0|sr|DataOut~40 (
// Equation(s):
// \MDR0|sr|DataOut~40_combout  = (\state_controller|State.S_35~q  & (((\MDR0|sr|DataOut [11])))) # (!\state_controller|State.S_35~q  & (\PCR0|sr|DataOut [11] & ((\state_controller|State.S_18~q ))))

	.dataa(\PCR0|sr|DataOut [11]),
	.datab(\MDR0|sr|DataOut [11]),
	.datac(\state_controller|State.S_18~q ),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~40_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~40 .lut_mask = 16'hCCA0;
defparam \MDR0|sr|DataOut~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneive_lcell_comb \MDR0|sr|DataOut~60 (
// Equation(s):
// \MDR0|sr|DataOut~60_combout  = (\state_controller|State.S_33_2~q  & (\tr0|b [11])) # (!\state_controller|State.S_33_2~q  & ((\state_controller|State.S_33_1~q  & (\tr0|b [11])) # (!\state_controller|State.S_33_1~q  & ((\MDR0|sr|DataOut~40_combout )))))

	.dataa(\state_controller|State.S_33_2~q ),
	.datab(\tr0|b [11]),
	.datac(\MDR0|sr|DataOut~40_combout ),
	.datad(\state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~60_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~60 .lut_mask = 16'hCCD8;
defparam \MDR0|sr|DataOut~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N3
dffeas \MDR0|sr|DataOut[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[11] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneive_lcell_comb \IR0|sr|DataOut~12 (
// Equation(s):
// \IR0|sr|DataOut~12_combout  = (\Reset~input_o  & \MDR0|sr|DataOut [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut [11]),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~12_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~12 .lut_mask = 16'hF000;
defparam \IR0|sr|DataOut~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N31
dffeas \IR0|sr|DataOut[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[11] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \tr0|b[9]~feeder (
// Equation(s):
// \tr0|b[9]~feeder_combout  = \Data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[9]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[9]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \tr0|b[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[9] .is_wysiwyg = "true";
defparam \tr0|b[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \MDR0|sr|DataOut~38 (
// Equation(s):
// \MDR0|sr|DataOut~38_combout  = (\state_controller|State.S_35~q  & (\MDR0|sr|DataOut [9])) # (!\state_controller|State.S_35~q  & (((\PCR0|sr|DataOut [9] & \state_controller|State.S_18~q ))))

	.dataa(\MDR0|sr|DataOut [9]),
	.datab(\state_controller|State.S_35~q ),
	.datac(\PCR0|sr|DataOut [9]),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~38_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~38 .lut_mask = 16'hB888;
defparam \MDR0|sr|DataOut~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \MDR0|sr|DataOut~58 (
// Equation(s):
// \MDR0|sr|DataOut~58_combout  = (\state_controller|State.S_33_2~q  & (\tr0|b [9])) # (!\state_controller|State.S_33_2~q  & ((\state_controller|State.S_33_1~q  & (\tr0|b [9])) # (!\state_controller|State.S_33_1~q  & ((\MDR0|sr|DataOut~38_combout )))))

	.dataa(\tr0|b [9]),
	.datab(\state_controller|State.S_33_2~q ),
	.datac(\state_controller|State.S_33_1~q ),
	.datad(\MDR0|sr|DataOut~38_combout ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~58_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~58 .lut_mask = 16'hABA8;
defparam \MDR0|sr|DataOut~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N15
dffeas \MDR0|sr|DataOut[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[9] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneive_lcell_comb \IR0|sr|DataOut~10 (
// Equation(s):
// \IR0|sr|DataOut~10_combout  = (\Reset~input_o  & \MDR0|sr|DataOut [9])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\MDR0|sr|DataOut [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~10_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~10 .lut_mask = 16'hC0C0;
defparam \IR0|sr|DataOut~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N31
dffeas \IR0|sr|DataOut[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[9] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \tr0|b[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[10] .is_wysiwyg = "true";
defparam \tr0|b[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneive_lcell_comb \MDR0|sr|DataOut~39 (
// Equation(s):
// \MDR0|sr|DataOut~39_combout  = (\state_controller|State.S_35~q  & (((\MDR0|sr|DataOut [10])))) # (!\state_controller|State.S_35~q  & (\PCR0|sr|DataOut [10] & ((\state_controller|State.S_18~q ))))

	.dataa(\PCR0|sr|DataOut [10]),
	.datab(\MDR0|sr|DataOut [10]),
	.datac(\state_controller|State.S_18~q ),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~39_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~39 .lut_mask = 16'hCCA0;
defparam \MDR0|sr|DataOut~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneive_lcell_comb \MDR0|sr|DataOut~59 (
// Equation(s):
// \MDR0|sr|DataOut~59_combout  = (\state_controller|State.S_33_1~q  & (\tr0|b [10])) # (!\state_controller|State.S_33_1~q  & ((\state_controller|State.S_33_2~q  & (\tr0|b [10])) # (!\state_controller|State.S_33_2~q  & ((\MDR0|sr|DataOut~39_combout )))))

	.dataa(\state_controller|State.S_33_1~q ),
	.datab(\tr0|b [10]),
	.datac(\state_controller|State.S_33_2~q ),
	.datad(\MDR0|sr|DataOut~39_combout ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~59_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~59 .lut_mask = 16'hCDC8;
defparam \MDR0|sr|DataOut~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N29
dffeas \MDR0|sr|DataOut[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[10] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneive_lcell_comb \IR0|sr|DataOut~11 (
// Equation(s):
// \IR0|sr|DataOut~11_combout  = (\Reset~input_o  & \MDR0|sr|DataOut [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut [10]),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~11_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~11 .lut_mask = 16'hF000;
defparam \IR0|sr|DataOut~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N21
dffeas \IR0|sr|DataOut[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[10] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y16_N15
dffeas \tr0|b[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[8] .is_wysiwyg = "true";
defparam \tr0|b[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \MDR0|sr|DataOut~48 (
// Equation(s):
// \MDR0|sr|DataOut~48_combout  = (\state_controller|State.S_35~q  & (((\MDR0|sr|DataOut [8])))) # (!\state_controller|State.S_35~q  & (\PCR0|sr|DataOut [8] & ((\state_controller|State.S_18~q ))))

	.dataa(\PCR0|sr|DataOut [8]),
	.datab(\state_controller|State.S_35~q ),
	.datac(\MDR0|sr|DataOut [8]),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~48_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~48 .lut_mask = 16'hE2C0;
defparam \MDR0|sr|DataOut~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \MDR0|sr|DataOut~57 (
// Equation(s):
// \MDR0|sr|DataOut~57_combout  = (\state_controller|State.S_33_2~q  & (\tr0|b [8])) # (!\state_controller|State.S_33_2~q  & ((\state_controller|State.S_33_1~q  & (\tr0|b [8])) # (!\state_controller|State.S_33_1~q  & ((\MDR0|sr|DataOut~48_combout )))))

	.dataa(\tr0|b [8]),
	.datab(\state_controller|State.S_33_2~q ),
	.datac(\state_controller|State.S_33_1~q ),
	.datad(\MDR0|sr|DataOut~48_combout ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~57_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~57 .lut_mask = 16'hABA8;
defparam \MDR0|sr|DataOut~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \MDR0|sr|DataOut[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[8] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneive_lcell_comb \IR0|sr|DataOut~9 (
// Equation(s):
// \IR0|sr|DataOut~9_combout  = (\Reset~input_o  & \MDR0|sr|DataOut [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut [8]),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~9_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~9 .lut_mask = 16'hF000;
defparam \IR0|sr|DataOut~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N3
dffeas \IR0|sr|DataOut[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[8] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N0
cycloneive_lcell_comb \hex_driver2|WideOr6~0 (
// Equation(s):
// \hex_driver2|WideOr6~0_combout  = (\IR0|sr|DataOut [11] & (\IR0|sr|DataOut [8] & (\IR0|sr|DataOut [9] $ (\IR0|sr|DataOut [10])))) # (!\IR0|sr|DataOut [11] & (!\IR0|sr|DataOut [9] & (\IR0|sr|DataOut [10] $ (\IR0|sr|DataOut [8]))))

	.dataa(\IR0|sr|DataOut [11]),
	.datab(\IR0|sr|DataOut [9]),
	.datac(\IR0|sr|DataOut [10]),
	.datad(\IR0|sr|DataOut [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr6~0 .lut_mask = 16'h2910;
defparam \hex_driver2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N22
cycloneive_lcell_comb \hex_driver2|WideOr5~0 (
// Equation(s):
// \hex_driver2|WideOr5~0_combout  = (\IR0|sr|DataOut [11] & ((\IR0|sr|DataOut [8] & (\IR0|sr|DataOut [9])) # (!\IR0|sr|DataOut [8] & ((\IR0|sr|DataOut [10]))))) # (!\IR0|sr|DataOut [11] & (\IR0|sr|DataOut [10] & (\IR0|sr|DataOut [9] $ (\IR0|sr|DataOut 
// [8]))))

	.dataa(\IR0|sr|DataOut [11]),
	.datab(\IR0|sr|DataOut [9]),
	.datac(\IR0|sr|DataOut [10]),
	.datad(\IR0|sr|DataOut [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr5~0 .lut_mask = 16'h98E0;
defparam \hex_driver2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N16
cycloneive_lcell_comb \hex_driver2|WideOr4~0 (
// Equation(s):
// \hex_driver2|WideOr4~0_combout  = (\IR0|sr|DataOut [11] & (\IR0|sr|DataOut [10] & ((\IR0|sr|DataOut [9]) # (!\IR0|sr|DataOut [8])))) # (!\IR0|sr|DataOut [11] & (\IR0|sr|DataOut [9] & (!\IR0|sr|DataOut [10] & !\IR0|sr|DataOut [8])))

	.dataa(\IR0|sr|DataOut [11]),
	.datab(\IR0|sr|DataOut [9]),
	.datac(\IR0|sr|DataOut [10]),
	.datad(\IR0|sr|DataOut [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr4~0 .lut_mask = 16'h80A4;
defparam \hex_driver2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N18
cycloneive_lcell_comb \hex_driver2|WideOr3~0 (
// Equation(s):
// \hex_driver2|WideOr3~0_combout  = (\IR0|sr|DataOut [9] & ((\IR0|sr|DataOut [10] & ((\IR0|sr|DataOut [8]))) # (!\IR0|sr|DataOut [10] & (\IR0|sr|DataOut [11] & !\IR0|sr|DataOut [8])))) # (!\IR0|sr|DataOut [9] & (!\IR0|sr|DataOut [11] & (\IR0|sr|DataOut [10] 
// $ (\IR0|sr|DataOut [8]))))

	.dataa(\IR0|sr|DataOut [11]),
	.datab(\IR0|sr|DataOut [9]),
	.datac(\IR0|sr|DataOut [10]),
	.datad(\IR0|sr|DataOut [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr3~0 .lut_mask = 16'hC118;
defparam \hex_driver2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N24
cycloneive_lcell_comb \hex_driver2|WideOr2~0 (
// Equation(s):
// \hex_driver2|WideOr2~0_combout  = (\IR0|sr|DataOut [9] & (!\IR0|sr|DataOut [11] & ((\IR0|sr|DataOut [8])))) # (!\IR0|sr|DataOut [9] & ((\IR0|sr|DataOut [10] & (!\IR0|sr|DataOut [11])) # (!\IR0|sr|DataOut [10] & ((\IR0|sr|DataOut [8])))))

	.dataa(\IR0|sr|DataOut [11]),
	.datab(\IR0|sr|DataOut [9]),
	.datac(\IR0|sr|DataOut [10]),
	.datad(\IR0|sr|DataOut [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr2~0 .lut_mask = 16'h5710;
defparam \hex_driver2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N10
cycloneive_lcell_comb \hex_driver2|WideOr1~0 (
// Equation(s):
// \hex_driver2|WideOr1~0_combout  = (\IR0|sr|DataOut [9] & (!\IR0|sr|DataOut [11] & ((\IR0|sr|DataOut [8]) # (!\IR0|sr|DataOut [10])))) # (!\IR0|sr|DataOut [9] & (\IR0|sr|DataOut [8] & (\IR0|sr|DataOut [11] $ (!\IR0|sr|DataOut [10]))))

	.dataa(\IR0|sr|DataOut [11]),
	.datab(\IR0|sr|DataOut [9]),
	.datac(\IR0|sr|DataOut [10]),
	.datad(\IR0|sr|DataOut [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr1~0 .lut_mask = 16'h6504;
defparam \hex_driver2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N12
cycloneive_lcell_comb \hex_driver2|WideOr0~0 (
// Equation(s):
// \hex_driver2|WideOr0~0_combout  = (\IR0|sr|DataOut [8] & ((\IR0|sr|DataOut [11]) # (\IR0|sr|DataOut [9] $ (\IR0|sr|DataOut [10])))) # (!\IR0|sr|DataOut [8] & ((\IR0|sr|DataOut [9]) # (\IR0|sr|DataOut [11] $ (\IR0|sr|DataOut [10]))))

	.dataa(\IR0|sr|DataOut [11]),
	.datab(\IR0|sr|DataOut [9]),
	.datac(\IR0|sr|DataOut [10]),
	.datad(\IR0|sr|DataOut [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \hex_driver2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneive_lcell_comb \PCINC0|SSR0|FRA3|FA0|s (
// Equation(s):
// \PCINC0|SSR0|FRA3|FA0|s~combout  = \PCR0|sr|DataOut [12] $ (((\PCR0|sr|DataOut [11] & (\PCR0|sr|DataOut [10] & \PCINC0|SSR0|FRA2|FA1|c~1_combout ))))

	.dataa(\PCR0|sr|DataOut [11]),
	.datab(\PCR0|sr|DataOut [10]),
	.datac(\PCR0|sr|DataOut [12]),
	.datad(\PCINC0|SSR0|FRA2|FA1|c~1_combout ),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA3|FA0|s~combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA3|FA0|s .lut_mask = 16'h78F0;
defparam \PCINC0|SSR0|FRA3|FA0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N21
dffeas \PCR0|sr|DataOut[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCINC0|SSR0|FRA3|FA0|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[12] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cycloneive_lcell_comb \PCINC0|SSR0|FRA3|FA1|s~0 (
// Equation(s):
// \PCINC0|SSR0|FRA3|FA1|s~0_combout  = (!\PCR0|sr|DataOut [11]) # (!\PCR0|sr|DataOut [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCR0|sr|DataOut [12]),
	.datad(\PCR0|sr|DataOut [11]),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA3|FA1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA3|FA1|s~0 .lut_mask = 16'h0FFF;
defparam \PCINC0|SSR0|FRA3|FA1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N16
cycloneive_lcell_comb \PCINC0|SSR0|FRA3|FA1|s (
// Equation(s):
// \PCINC0|SSR0|FRA3|FA1|s~combout  = \PCR0|sr|DataOut [13] $ (((\PCR0|sr|DataOut [10] & (!\PCINC0|SSR0|FRA3|FA1|s~0_combout  & \PCINC0|SSR0|FRA2|FA1|c~1_combout ))))

	.dataa(\PCR0|sr|DataOut [10]),
	.datab(\PCINC0|SSR0|FRA3|FA1|s~0_combout ),
	.datac(\PCR0|sr|DataOut [13]),
	.datad(\PCINC0|SSR0|FRA2|FA1|c~1_combout ),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA3|FA1|s~combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA3|FA1|s .lut_mask = 16'hD2F0;
defparam \PCINC0|SSR0|FRA3|FA1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N17
dffeas \PCR0|sr|DataOut[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCINC0|SSR0|FRA3|FA1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[13] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneive_lcell_comb \MDR0|sr|DataOut~42 (
// Equation(s):
// \MDR0|sr|DataOut~42_combout  = (\state_controller|State.S_35~q  & (\MDR0|sr|DataOut [13])) # (!\state_controller|State.S_35~q  & (((\PCR0|sr|DataOut [13] & \state_controller|State.S_18~q ))))

	.dataa(\MDR0|sr|DataOut [13]),
	.datab(\PCR0|sr|DataOut [13]),
	.datac(\state_controller|State.S_35~q ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~42_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~42 .lut_mask = 16'hACA0;
defparam \MDR0|sr|DataOut~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \tr0|b[13]~feeder (
// Equation(s):
// \tr0|b[13]~feeder_combout  = \Data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[13]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[13]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N9
dffeas \tr0|b[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[13] .is_wysiwyg = "true";
defparam \tr0|b[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneive_lcell_comb \MDR0|sr|DataOut~62 (
// Equation(s):
// \MDR0|sr|DataOut~62_combout  = (\state_controller|State.S_33_1~q  & (((\tr0|b [13])))) # (!\state_controller|State.S_33_1~q  & ((\state_controller|State.S_33_2~q  & ((\tr0|b [13]))) # (!\state_controller|State.S_33_2~q  & (\MDR0|sr|DataOut~42_combout ))))

	.dataa(\state_controller|State.S_33_1~q ),
	.datab(\state_controller|State.S_33_2~q ),
	.datac(\MDR0|sr|DataOut~42_combout ),
	.datad(\tr0|b [13]),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~62_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~62 .lut_mask = 16'hFE10;
defparam \MDR0|sr|DataOut~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N13
dffeas \MDR0|sr|DataOut[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[13] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneive_lcell_comb \IR0|sr|DataOut~14 (
// Equation(s):
// \IR0|sr|DataOut~14_combout  = (\Reset~input_o  & \MDR0|sr|DataOut [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut [13]),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~14_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~14 .lut_mask = 16'hF000;
defparam \IR0|sr|DataOut~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N19
dffeas \IR0|sr|DataOut[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[13] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \tr0|b[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[12] .is_wysiwyg = "true";
defparam \tr0|b[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneive_lcell_comb \MDR0|sr|DataOut~41 (
// Equation(s):
// \MDR0|sr|DataOut~41_combout  = (\state_controller|State.S_35~q  & (((\MDR0|sr|DataOut [12])))) # (!\state_controller|State.S_35~q  & (\state_controller|State.S_18~q  & ((\PCR0|sr|DataOut [12]))))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\MDR0|sr|DataOut [12]),
	.datac(\state_controller|State.S_35~q ),
	.datad(\PCR0|sr|DataOut [12]),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~41_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~41 .lut_mask = 16'hCAC0;
defparam \MDR0|sr|DataOut~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneive_lcell_comb \MDR0|sr|DataOut~61 (
// Equation(s):
// \MDR0|sr|DataOut~61_combout  = (\state_controller|State.S_33_1~q  & (((\tr0|b [12])))) # (!\state_controller|State.S_33_1~q  & ((\state_controller|State.S_33_2~q  & (\tr0|b [12])) # (!\state_controller|State.S_33_2~q  & ((\MDR0|sr|DataOut~41_combout )))))

	.dataa(\state_controller|State.S_33_1~q ),
	.datab(\state_controller|State.S_33_2~q ),
	.datac(\tr0|b [12]),
	.datad(\MDR0|sr|DataOut~41_combout ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~61_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~61 .lut_mask = 16'hF1E0;
defparam \MDR0|sr|DataOut~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N9
dffeas \MDR0|sr|DataOut[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[12] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \IR0|sr|DataOut~13 (
// Equation(s):
// \IR0|sr|DataOut~13_combout  = (\Reset~input_o  & \MDR0|sr|DataOut [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut [12]),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~13_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~13 .lut_mask = 16'hF000;
defparam \IR0|sr|DataOut~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \IR0|sr|DataOut[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[12] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y15_N23
dffeas \tr0|b[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[15] .is_wysiwyg = "true";
defparam \tr0|b[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneive_lcell_comb \PCINC0|SSR0|FRA3|FA2|s~0 (
// Equation(s):
// \PCINC0|SSR0|FRA3|FA2|s~0_combout  = ((!\PCR0|sr|DataOut [11]) # (!\PCR0|sr|DataOut [10])) # (!\PCR0|sr|DataOut [12])

	.dataa(\PCR0|sr|DataOut [12]),
	.datab(gnd),
	.datac(\PCR0|sr|DataOut [10]),
	.datad(\PCR0|sr|DataOut [11]),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA3|FA2|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA3|FA2|s~0 .lut_mask = 16'h5FFF;
defparam \PCINC0|SSR0|FRA3|FA2|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneive_lcell_comb \PCINC0|SSR0|FRA3|FA2|s (
// Equation(s):
// \PCINC0|SSR0|FRA3|FA2|s~combout  = \PCR0|sr|DataOut [14] $ (((\PCR0|sr|DataOut [13] & (!\PCINC0|SSR0|FRA3|FA2|s~0_combout  & \PCINC0|SSR0|FRA2|FA1|c~1_combout ))))

	.dataa(\PCR0|sr|DataOut [13]),
	.datab(\PCINC0|SSR0|FRA3|FA2|s~0_combout ),
	.datac(\PCR0|sr|DataOut [14]),
	.datad(\PCINC0|SSR0|FRA2|FA1|c~1_combout ),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA3|FA2|s~combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA3|FA2|s .lut_mask = 16'hD2F0;
defparam \PCINC0|SSR0|FRA3|FA2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N15
dffeas \PCR0|sr|DataOut[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCINC0|SSR0|FRA3|FA2|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[14] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneive_lcell_comb \PCINC0|SSR0|FRA3|FA3|s~0 (
// Equation(s):
// \PCINC0|SSR0|FRA3|FA3|s~0_combout  = (((!\PCR0|sr|DataOut [11]) # (!\PCR0|sr|DataOut [10])) # (!\PCR0|sr|DataOut [14])) # (!\PCR0|sr|DataOut [12])

	.dataa(\PCR0|sr|DataOut [12]),
	.datab(\PCR0|sr|DataOut [14]),
	.datac(\PCR0|sr|DataOut [10]),
	.datad(\PCR0|sr|DataOut [11]),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA3|FA3|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA3|FA3|s~0 .lut_mask = 16'h7FFF;
defparam \PCINC0|SSR0|FRA3|FA3|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneive_lcell_comb \PCINC0|SSR0|FRA3|FA3|s (
// Equation(s):
// \PCINC0|SSR0|FRA3|FA3|s~combout  = \PCR0|sr|DataOut [15] $ (((\PCR0|sr|DataOut [13] & (!\PCINC0|SSR0|FRA3|FA3|s~0_combout  & \PCINC0|SSR0|FRA2|FA1|c~1_combout ))))

	.dataa(\PCR0|sr|DataOut [13]),
	.datab(\PCINC0|SSR0|FRA3|FA3|s~0_combout ),
	.datac(\PCR0|sr|DataOut [15]),
	.datad(\PCINC0|SSR0|FRA2|FA1|c~1_combout ),
	.cin(gnd),
	.combout(\PCINC0|SSR0|FRA3|FA3|s~combout ),
	.cout());
// synopsys translate_off
defparam \PCINC0|SSR0|FRA3|FA3|s .lut_mask = 16'hD2F0;
defparam \PCINC0|SSR0|FRA3|FA3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N9
dffeas \PCR0|sr|DataOut[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PCINC0|SSR0|FRA3|FA3|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCR0|sr|DataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PCR0|sr|DataOut[15] .is_wysiwyg = "true";
defparam \PCR0|sr|DataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneive_lcell_comb \MDR0|sr|DataOut~44 (
// Equation(s):
// \MDR0|sr|DataOut~44_combout  = (\state_controller|State.S_35~q  & (\MDR0|sr|DataOut [15])) # (!\state_controller|State.S_35~q  & (((\state_controller|State.S_18~q  & \PCR0|sr|DataOut [15]))))

	.dataa(\MDR0|sr|DataOut [15]),
	.datab(\state_controller|State.S_18~q ),
	.datac(\PCR0|sr|DataOut [15]),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~44_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~44 .lut_mask = 16'hAAC0;
defparam \MDR0|sr|DataOut~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N14
cycloneive_lcell_comb \MDR0|sr|DataOut~64 (
// Equation(s):
// \MDR0|sr|DataOut~64_combout  = (\state_controller|State.S_33_2~q  & (\tr0|b [15])) # (!\state_controller|State.S_33_2~q  & ((\state_controller|State.S_33_1~q  & (\tr0|b [15])) # (!\state_controller|State.S_33_1~q  & ((\MDR0|sr|DataOut~44_combout )))))

	.dataa(\state_controller|State.S_33_2~q ),
	.datab(\tr0|b [15]),
	.datac(\state_controller|State.S_33_1~q ),
	.datad(\MDR0|sr|DataOut~44_combout ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~64_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~64 .lut_mask = 16'hCDC8;
defparam \MDR0|sr|DataOut~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N15
dffeas \MDR0|sr|DataOut[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[15] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneive_lcell_comb \IR0|sr|DataOut~16 (
// Equation(s):
// \IR0|sr|DataOut~16_combout  = (\Reset~input_o  & \MDR0|sr|DataOut [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut [15]),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~16_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~16 .lut_mask = 16'hF000;
defparam \IR0|sr|DataOut~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N15
dffeas \IR0|sr|DataOut[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[15] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneive_lcell_comb \tr0|b[14]~feeder (
// Equation(s):
// \tr0|b[14]~feeder_combout  = \Data[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[14]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[14]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N13
dffeas \tr0|b[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[14] .is_wysiwyg = "true";
defparam \tr0|b[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneive_lcell_comb \MDR0|sr|DataOut~43 (
// Equation(s):
// \MDR0|sr|DataOut~43_combout  = (\state_controller|State.S_35~q  & (\MDR0|sr|DataOut [14])) # (!\state_controller|State.S_35~q  & (((\state_controller|State.S_18~q  & \PCR0|sr|DataOut [14]))))

	.dataa(\MDR0|sr|DataOut [14]),
	.datab(\state_controller|State.S_18~q ),
	.datac(\PCR0|sr|DataOut [14]),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~43_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~43 .lut_mask = 16'hAAC0;
defparam \MDR0|sr|DataOut~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N0
cycloneive_lcell_comb \MDR0|sr|DataOut~63 (
// Equation(s):
// \MDR0|sr|DataOut~63_combout  = (\state_controller|State.S_33_1~q  & (\tr0|b [14])) # (!\state_controller|State.S_33_1~q  & ((\state_controller|State.S_33_2~q  & (\tr0|b [14])) # (!\state_controller|State.S_33_2~q  & ((\MDR0|sr|DataOut~43_combout )))))

	.dataa(\state_controller|State.S_33_1~q ),
	.datab(\tr0|b [14]),
	.datac(\state_controller|State.S_33_2~q ),
	.datad(\MDR0|sr|DataOut~43_combout ),
	.cin(gnd),
	.combout(\MDR0|sr|DataOut~63_combout ),
	.cout());
// synopsys translate_off
defparam \MDR0|sr|DataOut~63 .lut_mask = 16'hCDC8;
defparam \MDR0|sr|DataOut~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N1
dffeas \MDR0|sr|DataOut[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MDR0|sr|DataOut~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\MDR0|sr|DataOut[4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR0|sr|DataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR0|sr|DataOut[14] .is_wysiwyg = "true";
defparam \MDR0|sr|DataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneive_lcell_comb \IR0|sr|DataOut~15 (
// Equation(s):
// \IR0|sr|DataOut~15_combout  = (\MDR0|sr|DataOut [14] & \Reset~input_o )

	.dataa(gnd),
	.datab(\MDR0|sr|DataOut [14]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR0|sr|DataOut~15_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|sr|DataOut~15 .lut_mask = 16'hC0C0;
defparam \IR0|sr|DataOut~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N7
dffeas \IR0|sr|DataOut[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR0|sr|DataOut~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|sr|DataOut[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|sr|DataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|sr|DataOut[14] .is_wysiwyg = "true";
defparam \IR0|sr|DataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N0
cycloneive_lcell_comb \hex_driver3|WideOr6~0 (
// Equation(s):
// \hex_driver3|WideOr6~0_combout  = (\IR0|sr|DataOut [15] & (\IR0|sr|DataOut [12] & (\IR0|sr|DataOut [13] $ (\IR0|sr|DataOut [14])))) # (!\IR0|sr|DataOut [15] & (!\IR0|sr|DataOut [13] & (\IR0|sr|DataOut [12] $ (\IR0|sr|DataOut [14]))))

	.dataa(\IR0|sr|DataOut [13]),
	.datab(\IR0|sr|DataOut [12]),
	.datac(\IR0|sr|DataOut [15]),
	.datad(\IR0|sr|DataOut [14]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr6~0 .lut_mask = 16'h4184;
defparam \hex_driver3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N14
cycloneive_lcell_comb \hex_driver3|WideOr5~0 (
// Equation(s):
// \hex_driver3|WideOr5~0_combout  = (\IR0|sr|DataOut [13] & ((\IR0|sr|DataOut [12] & (\IR0|sr|DataOut [15])) # (!\IR0|sr|DataOut [12] & ((\IR0|sr|DataOut [14]))))) # (!\IR0|sr|DataOut [13] & (\IR0|sr|DataOut [14] & (\IR0|sr|DataOut [12] $ (\IR0|sr|DataOut 
// [15]))))

	.dataa(\IR0|sr|DataOut [13]),
	.datab(\IR0|sr|DataOut [12]),
	.datac(\IR0|sr|DataOut [15]),
	.datad(\IR0|sr|DataOut [14]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr5~0 .lut_mask = 16'hB680;
defparam \hex_driver3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N16
cycloneive_lcell_comb \hex_driver3|WideOr4~0 (
// Equation(s):
// \hex_driver3|WideOr4~0_combout  = (\IR0|sr|DataOut [15] & (\IR0|sr|DataOut [14] & ((\IR0|sr|DataOut [13]) # (!\IR0|sr|DataOut [12])))) # (!\IR0|sr|DataOut [15] & (\IR0|sr|DataOut [13] & (!\IR0|sr|DataOut [12] & !\IR0|sr|DataOut [14])))

	.dataa(\IR0|sr|DataOut [13]),
	.datab(\IR0|sr|DataOut [12]),
	.datac(\IR0|sr|DataOut [15]),
	.datad(\IR0|sr|DataOut [14]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr4~0 .lut_mask = 16'hB002;
defparam \hex_driver3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N30
cycloneive_lcell_comb \hex_driver3|WideOr3~0 (
// Equation(s):
// \hex_driver3|WideOr3~0_combout  = (\IR0|sr|DataOut [13] & ((\IR0|sr|DataOut [12] & ((\IR0|sr|DataOut [14]))) # (!\IR0|sr|DataOut [12] & (\IR0|sr|DataOut [15] & !\IR0|sr|DataOut [14])))) # (!\IR0|sr|DataOut [13] & (!\IR0|sr|DataOut [15] & (\IR0|sr|DataOut 
// [12] $ (\IR0|sr|DataOut [14]))))

	.dataa(\IR0|sr|DataOut [13]),
	.datab(\IR0|sr|DataOut [12]),
	.datac(\IR0|sr|DataOut [15]),
	.datad(\IR0|sr|DataOut [14]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr3~0 .lut_mask = 16'h8924;
defparam \hex_driver3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N20
cycloneive_lcell_comb \hex_driver3|WideOr2~0 (
// Equation(s):
// \hex_driver3|WideOr2~0_combout  = (\IR0|sr|DataOut [13] & (\IR0|sr|DataOut [12] & (!\IR0|sr|DataOut [15]))) # (!\IR0|sr|DataOut [13] & ((\IR0|sr|DataOut [14] & ((!\IR0|sr|DataOut [15]))) # (!\IR0|sr|DataOut [14] & (\IR0|sr|DataOut [12]))))

	.dataa(\IR0|sr|DataOut [13]),
	.datab(\IR0|sr|DataOut [12]),
	.datac(\IR0|sr|DataOut [15]),
	.datad(\IR0|sr|DataOut [14]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \hex_driver3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N22
cycloneive_lcell_comb \hex_driver3|WideOr1~0 (
// Equation(s):
// \hex_driver3|WideOr1~0_combout  = (\IR0|sr|DataOut [13] & (!\IR0|sr|DataOut [15] & ((\IR0|sr|DataOut [12]) # (!\IR0|sr|DataOut [14])))) # (!\IR0|sr|DataOut [13] & (\IR0|sr|DataOut [12] & (\IR0|sr|DataOut [15] $ (!\IR0|sr|DataOut [14]))))

	.dataa(\IR0|sr|DataOut [13]),
	.datab(\IR0|sr|DataOut [12]),
	.datac(\IR0|sr|DataOut [15]),
	.datad(\IR0|sr|DataOut [14]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr1~0 .lut_mask = 16'h480E;
defparam \hex_driver3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N12
cycloneive_lcell_comb \hex_driver3|WideOr0~0 (
// Equation(s):
// \hex_driver3|WideOr0~0_combout  = (\IR0|sr|DataOut [12] & ((\IR0|sr|DataOut [15]) # (\IR0|sr|DataOut [13] $ (\IR0|sr|DataOut [14])))) # (!\IR0|sr|DataOut [12] & ((\IR0|sr|DataOut [13]) # (\IR0|sr|DataOut [15] $ (\IR0|sr|DataOut [14]))))

	.dataa(\IR0|sr|DataOut [13]),
	.datab(\IR0|sr|DataOut [12]),
	.datac(\IR0|sr|DataOut [15]),
	.datad(\IR0|sr|DataOut [14]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \hex_driver3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \MAR0|sr|DataOut~10 (
// Equation(s):
// \MAR0|sr|DataOut~10_combout  = (\MAR0|sr|DataOut~1_combout  & ((\state_controller|State.S_35~q  & ((\MDR0|sr|DataOut [8]))) # (!\state_controller|State.S_35~q  & (\PCR0|sr|DataOut [8]))))

	.dataa(\PCR0|sr|DataOut [8]),
	.datab(\state_controller|State.S_35~q ),
	.datac(\MDR0|sr|DataOut [8]),
	.datad(\MAR0|sr|DataOut~1_combout ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~10_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~10 .lut_mask = 16'hE200;
defparam \MAR0|sr|DataOut~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N27
dffeas \MAR0|sr|DataOut[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[8] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \MAR0|sr|DataOut~11 (
// Equation(s):
// \MAR0|sr|DataOut~11_combout  = (\Reset~input_o  & \MDR0|sr|DataOut~38_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut~38_combout ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~11_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~11 .lut_mask = 16'hF000;
defparam \MAR0|sr|DataOut~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N5
dffeas \MAR0|sr|DataOut[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[9] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N4
cycloneive_lcell_comb \MAR0|sr|DataOut~12 (
// Equation(s):
// \MAR0|sr|DataOut~12_combout  = (\Reset~input_o  & \MDR0|sr|DataOut~39_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR0|sr|DataOut~39_combout ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~12_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~12 .lut_mask = 16'hAA00;
defparam \MAR0|sr|DataOut~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N5
dffeas \MAR0|sr|DataOut[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[10] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N26
cycloneive_lcell_comb \MAR0|sr|DataOut~13 (
// Equation(s):
// \MAR0|sr|DataOut~13_combout  = (\Reset~input_o  & \MDR0|sr|DataOut~40_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR0|sr|DataOut~40_combout ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~13_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~13 .lut_mask = 16'hAA00;
defparam \MAR0|sr|DataOut~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N27
dffeas \MAR0|sr|DataOut[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[11] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneive_lcell_comb \MAR0|sr|DataOut~14 (
// Equation(s):
// \MAR0|sr|DataOut~14_combout  = (\Reset~input_o  & \MDR0|sr|DataOut~41_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut~41_combout ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~14_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~14 .lut_mask = 16'hF000;
defparam \MAR0|sr|DataOut~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N11
dffeas \MAR0|sr|DataOut[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[12] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N8
cycloneive_lcell_comb \MAR0|sr|DataOut~15 (
// Equation(s):
// \MAR0|sr|DataOut~15_combout  = (\Reset~input_o  & \MDR0|sr|DataOut~42_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR0|sr|DataOut~42_combout ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~15_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~15 .lut_mask = 16'hAA00;
defparam \MAR0|sr|DataOut~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N9
dffeas \MAR0|sr|DataOut[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[13] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneive_lcell_comb \MAR0|sr|DataOut~16 (
// Equation(s):
// \MAR0|sr|DataOut~16_combout  = (\Reset~input_o  & \MDR0|sr|DataOut~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut~43_combout ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~16_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~16 .lut_mask = 16'hF000;
defparam \MAR0|sr|DataOut~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N1
dffeas \MAR0|sr|DataOut[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[14] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneive_lcell_comb \MAR0|sr|DataOut~17 (
// Equation(s):
// \MAR0|sr|DataOut~17_combout  = (\Reset~input_o  & \MDR0|sr|DataOut~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\MDR0|sr|DataOut~44_combout ),
	.cin(gnd),
	.combout(\MAR0|sr|DataOut~17_combout ),
	.cout());
// synopsys translate_off
defparam \MAR0|sr|DataOut~17 .lut_mask = 16'hF000;
defparam \MAR0|sr|DataOut~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N23
dffeas \MAR0|sr|DataOut[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MAR0|sr|DataOut~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCR0|sr|DataOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR0|sr|DataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR0|sr|DataOut[15] .is_wysiwyg = "true";
defparam \MAR0|sr|DataOut[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule
