
*** Running vivado
    with args -log design_1_im2col_mat_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_im2col_mat_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_im2col_mat_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1293.148 ; gain = 544.398
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/im2col'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/mat_add'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/matmul2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/pool'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/relu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/quantization'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2021.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.148 ; gain = 0.000
Command: synth_design -top design_1_im2col_mat_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1

*** Running vivado
    with args -log design_1_im2col_mat_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_im2col_mat_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_im2col_mat_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1260.820 ; gain = 24.684
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/im2col'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/mat_add'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/matmul2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/pool'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/relu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/quantization'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2021.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1260.820 ; gain = 0.000
Command: synth_design -top design_1_im2col_mat_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30396
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1260.820 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_im2col_mat_0_0' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ip/design_1_im2col_mat_0_0/synth/design_1_im2col_mat_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat.v:12]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mat_in_pad_V_RAM_AUTO_1R1W' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mat_in_pad_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mat_in_pad_V_RAM_AUTO_1R1W' (1#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mat_in_pad_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_5ns_6ns_11_1_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_5ns_6ns_11_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_5ns_6ns_11_1_1' (2#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_5ns_6ns_11_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_7s_6s_11_1_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_7s_6s_11_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_7s_6s_11_1_1' (3#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_7s_6s_11_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_mul_15ns_12ns_26_4_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_mul_15ns_12ns_26_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_mul_15ns_12ns_26_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0' (4#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_mul_15ns_12ns_26_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_mul_15ns_12ns_26_4_1' (5#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_mul_15ns_12ns_26_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_mul_5ns_11s_11_4_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_mul_5ns_11s_11_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_mul_5ns_11s_11_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1' (6#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_mul_5ns_11s_11_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_mul_5ns_11s_11_4_1' (7#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_mul_5ns_11s_11_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2' (8#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1' (9#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_flow_control_loop_pipe_sequential_init' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_flow_control_loop_pipe_sequential_init' (10#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7' (11#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_control_s_axi' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_control_s_axi.v:261]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_control_s_axi.v:343]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_control_s_axi' (12#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_gmem_m_axi' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_gmem_m_axi_write' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_gmem_m_axi_fifo' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_gmem_m_axi_fifo' (13#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_gmem_m_axi_reg_slice' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_gmem_m_axi_reg_slice' (14#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_gmem_m_axi_fifo__parameterized0' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_gmem_m_axi_fifo__parameterized0' (14#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_gmem_m_axi_buffer' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_gmem_m_axi_buffer' (15#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_gmem_m_axi_fifo__parameterized1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_gmem_m_axi_fifo__parameterized1' (15#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_gmem_m_axi_fifo__parameterized2' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_gmem_m_axi_fifo__parameterized2' (15#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_gmem_m_axi_write' (16#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_gmem_m_axi_read' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_gmem_m_axi_buffer__parameterized0' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_gmem_m_axi_buffer__parameterized0' (16#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_gmem_m_axi_reg_slice__parameterized0' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_gmem_m_axi_reg_slice__parameterized0' (16#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_gmem_m_axi_read' (17#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_gmem_m_axi_throttle' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_gmem_m_axi_throttle' (18#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_gmem_m_axi' (19#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_6s_6s_12_1_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_6s_6s_12_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_6s_6s_12_1_1' (20#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_6s_6s_12_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_sdiv_8s_3s_8_12_seq_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_sdiv_8s_3s_8_12_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_sdiv_8s_3s_8_12_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq' (21#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_sdiv_8s_3s_8_12_seq_1.v:8]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_sdiv_8s_3s_8_12_seq_1.v:172]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_sdiv_8s_3s_8_12_seq_1' (22#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_sdiv_8s_3s_8_12_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_3ns_32ns_35_2_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_3ns_32ns_35_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_3ns_32ns_35_2_1' (23#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_3ns_32ns_35_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_6ns_35ns_41_2_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_6ns_35ns_41_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_6ns_35ns_41_2_1' (24#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_6ns_35ns_41_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_9s_9s_18_1_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_9s_9s_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_9s_9s_18_1_1' (25#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_9s_9s_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_6ns_3ns_9_1_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_6ns_3ns_9_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_6ns_3ns_9_1_1' (26#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_6ns_3ns_9_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_18ns_41ns_59_2_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_18ns_41ns_59_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_18ns_41ns_59_2_1' (27#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_18ns_41ns_59_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_9ns_3ns_12_1_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_9ns_3ns_12_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_9ns_3ns_12_1_1' (28#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_9ns_3ns_12_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_3ns_3ns_6_1_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_3ns_3ns_6_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_3ns_3ns_6_1_1' (29#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_3ns_3ns_6_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_mul_12s_6s_16_4_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_mul_12s_6s_16_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_mul_12s_6s_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3' (30#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_mul_12s_6s_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat_mul_mul_12s_6s_16_4_1' (31#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mul_mul_12s_6s_16_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'im2col_mat' (32#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_im2col_mat_0_0' (33#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ip/design_1_im2col_mat_0_0/synth/design_1_im2col_mat_0_0.v:59]
WARNING: [Synth 8-7129] Port rst in module im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module im2col_mat_mul_18ns_41ns_59_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module im2col_mat_mul_6ns_35ns_41_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module im2col_mat_mul_3ns_32ns_35_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module im2col_mat_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module im2col_mat_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module im2col_mat_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module im2col_mat_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module im2col_mat_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module im2col_mat_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module im2col_mat_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module im2col_mat_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module im2col_mat_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module im2col_mat_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module im2col_mat_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module im2col_mat_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module im2col_mat_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module im2col_mat_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module im2col_mat_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module im2col_mat_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module im2col_mat_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module im2col_mat_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module im2col_mat_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module im2col_mat_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module im2col_mat_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module im2col_mat_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[31] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[30] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[29] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[28] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[27] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[26] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[25] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[24] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[23] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[22] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[21] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[20] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[19] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[18] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[17] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[16] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[15] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[14] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[13] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[12] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[11] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[10] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[9] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[8] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[7] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[6] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[5] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[4] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[3] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[2] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[1] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[0] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module im2col_mat_mat_in_pad_V_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1260.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1260.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1260.820 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1260.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ip/design_1_im2col_mat_0_0/constraints/im2col_mat_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ip/design_1_im2col_mat_0_0/constraints/im2col_mat_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/xilinx/vivado/final1/final1.runs/design_1_im2col_mat_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/xilinx/vivado/final1/final1.runs/design_1_im2col_mat_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1300.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1306.277 ; gain = 5.762
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:01:30 . Memory (MB): peak = 1306.277 ; gain = 45.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:01:31 . Memory (MB): peak = 1306.277 ; gain = 45.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/xilinx/vivado/final1/final1.runs/design_1_im2col_mat_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:31 . Memory (MB): peak = 1306.277 ; gain = 45.457
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'im2col_mat_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'im2col_mat_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'im2col_mat_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'im2col_mat_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'im2col_mat_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'im2col_mat_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'im2col_mat_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'im2col_mat_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:01:36 . Memory (MB): peak = 1306.277 ; gain = 45.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 6     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   41 Bit       Adders := 1     
	   2 Input   35 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   26 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 9     
	   3 Input    9 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 9     
	   3 Input    7 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               96 Bit    Registers := 6     
	               64 Bit    Registers := 12    
	               63 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	               59 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               41 Bit    Registers := 3     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 6     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 13    
	               31 Bit    Registers := 1     
	               26 Bit    Registers := 4     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 15    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 22    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 135   
+---Multipliers : 
	              18x41  Multipliers := 1     
	               6x35  Multipliers := 1     
	               3x32  Multipliers := 1     
+---RAMs : 
	              15K Bit	(2000 X 8 bit)          RAMs := 1     
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               8K Bit	(256 X 35 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   52 Bit        Muxes := 2     
	   5 Input   41 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   5 Input   35 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	  15 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	  32 Input   31 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 18    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 21    
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 52    
	   3 Input    2 Bit        Muxes := 21    
	   4 Input    2 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 75    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln56_cast_reg_1185_reg' and it is trimmed from '11' to '6' bits. [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7.v:889]
DSP Report: Generating DSP mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_2ns_3ns_26ns_26_4_1_U7/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_15ns_12ns_26_4_1_U5/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_15ns_12ns_26_4_1_U5/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_15ns_12ns_26_4_1_U5/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_15ns_12ns_26_4_1_U5/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_15ns_12ns_26_4_1_U5/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_15ns_12ns_26_4_1_U5/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_15ns_12ns_26_4_1_U5/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_15ns_12ns_26_4_1_U5/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_15ns_12ns_26_4_1_U5/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_15ns_12ns_26_4_1_U5/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_15ns_12ns_26_4_1_U5/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_15ns_12ns_26_4_1_U5/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_15ns_12ns_26_4_1_U5/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_2ns_3ns_26ns_26_4_1_U9/im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_5ns_11s_11_4_1_U6/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_5ns_11s_11_4_1_U6/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_5ns_11s_11_4_1_U6/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_5ns_11s_11_4_1_U6/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_5ns_11s_11_4_1_U6/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_5ns_11s_11_4_1_U6/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_5ns_11s_11_4_1_U6/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_5ns_11s_11_4_1_U6/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_5ns_11s_11_4_1_U6/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_5ns_11s_11_4_1_U6/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_5ns_11s_11_4_1_U6/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_5ns_11s_11_4_1_U8/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_5ns_11s_11_4_1_U8/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_5ns_11s_11_4_1_U8/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_5ns_11s_11_4_1_U6/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_5ns_11s_11_4_1_U8/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_5ns_11s_11_4_1_U8/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_5ns_11s_11_4_1_U8/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_5ns_11s_11_4_1_U8/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_5ns_11s_11_4_1_U8/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_5ns_11s_11_4_1_U8/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_5ns_11s_11_4_1_U8/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '8' to '7' bits. [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/ed4c/hdl/verilog/im2col_mat_sdiv_8s_3s_8_12_seq_1.v:43]
DSP Report: Generating DSP mul_mul_12s_6s_16_4_1_U43/im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_12s_6s_16_4_1_U43/im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_12s_6s_16_4_1_U43/im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_12s_6s_16_4_1_U43/im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_12s_6s_16_4_1_U43/im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_12s_6s_16_4_1_U43/im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_12s_6s_16_4_1_U43/im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_12s_6s_16_4_1_U43/im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_12s_6s_16_4_1_U43/im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_12s_6s_16_4_1_U43/im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_12s_6s_16_4_1_U43/im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_6ns_35ns_41_2_1_U37/tmp_product, operation Mode is: A''*B2.
DSP Report: register mul_6ns_35ns_41_2_1_U37/tmp_product is absorbed into DSP mul_6ns_35ns_41_2_1_U37/tmp_product.
DSP Report: register mul_6ns_35ns_41_2_1_U37/tmp_product is absorbed into DSP mul_6ns_35ns_41_2_1_U37/tmp_product.
DSP Report: register mul_6ns_35ns_41_2_1_U37/tmp_product is absorbed into DSP mul_6ns_35ns_41_2_1_U37/tmp_product.
DSP Report: operator mul_6ns_35ns_41_2_1_U37/tmp_product is absorbed into DSP mul_6ns_35ns_41_2_1_U37/tmp_product.
DSP Report: operator mul_6ns_35ns_41_2_1_U37/tmp_product is absorbed into DSP mul_6ns_35ns_41_2_1_U37/tmp_product.
DSP Report: Generating DSP mul_6ns_35ns_41_2_1_U37/dout_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register mul_6ns_35ns_41_2_1_U37/dout_reg is absorbed into DSP mul_6ns_35ns_41_2_1_U37/dout_reg.
DSP Report: register mul_3ns_32ns_35_2_1_U36/dout_reg is absorbed into DSP mul_6ns_35ns_41_2_1_U37/dout_reg.
DSP Report: register mul_ln18_reg_623_reg is absorbed into DSP mul_6ns_35ns_41_2_1_U37/dout_reg.
DSP Report: register mul_6ns_35ns_41_2_1_U37/dout_reg is absorbed into DSP mul_6ns_35ns_41_2_1_U37/dout_reg.
DSP Report: operator mul_6ns_35ns_41_2_1_U37/tmp_product is absorbed into DSP mul_6ns_35ns_41_2_1_U37/dout_reg.
DSP Report: operator mul_6ns_35ns_41_2_1_U37/tmp_product is absorbed into DSP mul_6ns_35ns_41_2_1_U37/dout_reg.
DSP Report: Generating DSP mul50_reg_650_reg, operation Mode is: ((D'+(A:0x1))*B)'.
DSP Report: register sdiv_ln1558_1_reg_635_reg is absorbed into DSP mul50_reg_650_reg.
DSP Report: register mul50_reg_650_reg is absorbed into DSP mul50_reg_650_reg.
DSP Report: operator mul_9s_9s_18_1_1_U38/dout is absorbed into DSP mul50_reg_650_reg.
DSP Report: operator num_width_fu_404_p2 is absorbed into DSP mul50_reg_650_reg.
DSP Report: Generating DSP mul_18ns_41ns_59_2_1_U40/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18ns_41ns_59_2_1_U40/tmp_product is absorbed into DSP mul_18ns_41ns_59_2_1_U40/tmp_product.
DSP Report: register mul_18ns_41ns_59_2_1_U40/tmp_product is absorbed into DSP mul_18ns_41ns_59_2_1_U40/tmp_product.
DSP Report: operator mul_18ns_41ns_59_2_1_U40/tmp_product is absorbed into DSP mul_18ns_41ns_59_2_1_U40/tmp_product.
DSP Report: operator mul_18ns_41ns_59_2_1_U40/tmp_product is absorbed into DSP mul_18ns_41ns_59_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_18ns_41ns_59_2_1_U40/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln18_1_reg_655_reg is absorbed into DSP mul_18ns_41ns_59_2_1_U40/dout_reg.
DSP Report: register mul_18ns_41ns_59_2_1_U40/dout_reg is absorbed into DSP mul_18ns_41ns_59_2_1_U40/dout_reg.
DSP Report: operator mul_18ns_41ns_59_2_1_U40/tmp_product is absorbed into DSP mul_18ns_41ns_59_2_1_U40/dout_reg.
DSP Report: operator mul_18ns_41ns_59_2_1_U40/tmp_product is absorbed into DSP mul_18ns_41ns_59_2_1_U40/dout_reg.
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module im2col_mat_gmem_m_axi_read is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/p_reg_reg) is unused and will be removed from module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7.
WARNING: [Synth 8-3332] Sequential element (mul_mul_5ns_11s_11_4_1_U6/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/p_reg_reg) is unused and will be removed from module im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module im2col_mat_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module im2col_mat_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[47]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[46]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[45]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[44]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[43]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[42]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[41]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[40]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[39]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[38]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[37]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[36]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[35]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[34]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[33]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[32]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[31]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[30]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[29]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[28]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[27]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[26]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[25]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[24]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[23]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[22]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[21]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[20]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[19]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[18]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_6ns_35ns_41_2_1_U37/dout_reg[17]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[47]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[46]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[45]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[44]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[43]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[42]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[41]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[40]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[39]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[38]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[37]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[36]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[35]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[34]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[33]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[32]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[31]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[30]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[29]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[28]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[27]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[26]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[25]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[47]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[46]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[45]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[44]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[43]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[42]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[41]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[40]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[39]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[38]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[37]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[36]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[35]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[34]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[33]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[32]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[31]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[30]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[29]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[28]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[27]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[26]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[25]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[24]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[23]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[22]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[21]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[20]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[19]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[18]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_41ns_59_2_1_U40/dout_reg[17]__0) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_3ns_32ns_35_2_1_U36/dout_reg[47]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_3ns_32ns_35_2_1_U36/dout_reg[46]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_3ns_32ns_35_2_1_U36/dout_reg[45]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_3ns_32ns_35_2_1_U36/dout_reg[44]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_3ns_32ns_35_2_1_U36/dout_reg[43]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_3ns_32ns_35_2_1_U36/dout_reg[42]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_3ns_32ns_35_2_1_U36/dout_reg[41]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_3ns_32ns_35_2_1_U36/dout_reg[40]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_3ns_32ns_35_2_1_U36/dout_reg[39]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_3ns_32ns_35_2_1_U36/dout_reg[38]) is unused and will be removed from module im2col_mat.
WARNING: [Synth 8-3332] Sequential element (mul_3ns_32ns_35_2_1_U36/dout_reg[37]) is unused and will be removed from module im2col_mat.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:59 . Memory (MB): peak = 1306.277 ; gain = 45.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst              | mat_in_pad_V_U/ram_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/gmem_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 | (A2*B'')'         | 16     | 13     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 | (PCIN+(A2*B'')')' | 25     | 18     | -      | -      | 26     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 | (A2*B'')'         | 16     | 13     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 | (C+(A2*B'')')'    | 25     | 18     | 26     | -      | 26     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 | (A2*B2)'          | 11     | 6      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 | (A2*B2)'          | 11     | 6      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3       | (A2*B2)'          | 12     | 6      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|im2col_mat                                     | A''*B2            | 18     | 7      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|im2col_mat                                     | (PCIN>>17)+A''*B2 | 19     | 7      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|im2col_mat                                     | ((D'+(A:0x1))*B)' | 2      | 9      | -      | 8      | 18     | 0    | 0    | -    | 1    | 0     | 1    | 0    | 
|im2col_mat                                     | A*B''             | 19     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|im2col_mat                                     | (PCIN>>17)+A2*B   | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-----------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:02:15 . Memory (MB): peak = 1306.277 ; gain = 45.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:02:17 . Memory (MB): peak = 1314.461 ; gain = 53.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst              | mat_in_pad_V_U/ram_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/gmem_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:02:21 . Memory (MB): peak = 1352.598 ; gain = 91.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:02:27 . Memory (MB): peak = 1366.164 ; gain = 105.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:02:27 . Memory (MB): peak = 1366.164 ; gain = 105.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:02:28 . Memory (MB): peak = 1366.164 ; gain = 105.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:02:28 . Memory (MB): peak = 1366.164 ; gain = 105.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:02:28 . Memory (MB): peak = 1366.164 ; gain = 105.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:02:28 . Memory (MB): peak = 1366.164 ; gain = 105.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|im2col_mat  | grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/icmp_ln1072_3_reg_1394_pp0_iter12_reg_reg[0] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|im2col_mat  | grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/first_itr_mid2_reg_1328_pp0_iter6_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|im2col_mat  | grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/ap_loop_exit_ready_pp0_iter12_reg_reg        | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   320|
|2     |DSP48E1  |    12|
|11    |LUT1     |    62|
|12    |LUT2     |   372|
|13    |LUT3     |   691|
|14    |LUT4     |   468|
|15    |LUT5     |   204|
|16    |LUT6     |   490|
|17    |MUXF7    |     5|
|18    |RAMB18E1 |     3|
|20    |SRL16E   |   166|
|21    |FDRE     |  3117|
|22    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:02:28 . Memory (MB): peak = 1366.164 ; gain = 105.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 249 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:02:11 . Memory (MB): peak = 1366.164 ; gain = 59.887
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:02:28 . Memory (MB): peak = 1366.164 ; gain = 105.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1378.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 340 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1383.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bb44355b
INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 215 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:02:58 . Memory (MB): peak = 1383.914 ; gain = 123.094
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/vivado/final1/final1.runs/design_1_im2col_mat_0_0_synth_1/design_1_im2col_mat_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_im2col_mat_0_0, cache-ID = 0ee67fb0d88c1dc0
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/vivado/final1/final1.runs/design_1_im2col_mat_0_0_synth_1/design_1_im2col_mat_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_im2col_mat_0_0_utilization_synth.rpt -pb design_1_im2col_mat_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 14 15:47:18 2021...
