// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module real_top_convol (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_state13 = 20'd4096;
parameter    ap_ST_fsm_state14 = 20'd8192;
parameter    ap_ST_fsm_state15 = 20'd16384;
parameter    ap_ST_fsm_state16 = 20'd32768;
parameter    ap_ST_fsm_state17 = 20'd65536;
parameter    ap_ST_fsm_state18 = 20'd131072;
parameter    ap_ST_fsm_state19 = 20'd262144;
parameter    ap_ST_fsm_state20 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] A_address0;
output   A_ce0;
input  [7:0] A_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg A_ce0;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [11:0] p_ZL4demo_0_0_address0;
reg    p_ZL4demo_0_0_ce0;
reg    p_ZL4demo_0_0_we0;
reg   [7:0] p_ZL4demo_0_0_d0;
wire   [7:0] p_ZL4demo_0_0_q0;
reg   [11:0] p_ZL4demo_0_1_address0;
reg    p_ZL4demo_0_1_ce0;
reg    p_ZL4demo_0_1_we0;
reg   [7:0] p_ZL4demo_0_1_d0;
wire   [7:0] p_ZL4demo_0_1_q0;
reg    p_ZL4demo_0_1_ce1;
wire   [7:0] p_ZL4demo_0_1_q1;
reg   [11:0] p_ZL4demo_0_2_address0;
reg    p_ZL4demo_0_2_ce0;
reg    p_ZL4demo_0_2_we0;
reg   [7:0] p_ZL4demo_0_2_d0;
wire   [7:0] p_ZL4demo_0_2_q0;
reg   [11:0] p_ZL4demo_1_0_address0;
reg    p_ZL4demo_1_0_ce0;
reg    p_ZL4demo_1_0_we0;
reg   [7:0] p_ZL4demo_1_0_d0;
wire   [7:0] p_ZL4demo_1_0_q0;
reg    p_ZL4demo_1_0_ce1;
wire   [7:0] p_ZL4demo_1_0_q1;
reg   [11:0] p_ZL4demo_1_1_address0;
reg    p_ZL4demo_1_1_ce0;
reg    p_ZL4demo_1_1_we0;
reg   [7:0] p_ZL4demo_1_1_d0;
wire   [7:0] p_ZL4demo_1_1_q0;
reg    p_ZL4demo_1_1_ce1;
wire   [7:0] p_ZL4demo_1_1_q1;
reg   [11:0] p_ZL4demo_1_2_address0;
reg    p_ZL4demo_1_2_ce0;
reg    p_ZL4demo_1_2_we0;
reg   [7:0] p_ZL4demo_1_2_d0;
wire   [7:0] p_ZL4demo_1_2_q0;
reg    p_ZL4demo_1_2_ce1;
wire   [7:0] p_ZL4demo_1_2_q1;
reg   [11:0] p_ZL4demo_2_0_address0;
reg    p_ZL4demo_2_0_ce0;
reg    p_ZL4demo_2_0_we0;
reg   [7:0] p_ZL4demo_2_0_d0;
wire   [7:0] p_ZL4demo_2_0_q0;
reg   [11:0] p_ZL4demo_2_1_address0;
reg    p_ZL4demo_2_1_ce0;
reg    p_ZL4demo_2_1_we0;
reg   [7:0] p_ZL4demo_2_1_d0;
wire   [7:0] p_ZL4demo_2_1_q0;
reg    p_ZL4demo_2_1_ce1;
wire   [7:0] p_ZL4demo_2_1_q1;
reg   [11:0] p_ZL4demo_2_2_address0;
reg    p_ZL4demo_2_2_ce0;
reg    p_ZL4demo_2_2_we0;
reg   [7:0] p_ZL4demo_2_2_d0;
wire   [7:0] p_ZL4demo_2_2_q0;
reg   [11:0] inter_1_address0;
reg    inter_1_ce0;
reg    inter_1_we0;
wire   [7:0] inter_1_q0;
reg    inter_1_ce1;
reg    inter_1_we1;
reg   [11:0] inter_2_address0;
reg    inter_2_ce0;
reg    inter_2_we0;
wire   [7:0] inter_2_q0;
reg   [11:0] inter_2_address1;
reg    inter_2_ce1;
reg    inter_2_we1;
wire   [7:0] inter_2_q1;
reg   [9:0] inter_3_address0;
reg    inter_3_ce0;
reg    inter_3_we0;
wire   [7:0] inter_3_q0;
reg   [9:0] inter_4_address0;
reg    inter_4_ce0;
reg    inter_4_we0;
wire   [7:0] inter_4_q0;
reg    inter_4_ce1;
wire   [7:0] inter_4_q1;
reg    inter_4_ce2;
wire   [7:0] inter_4_q2;
reg    inter_4_ce3;
wire   [7:0] inter_4_q3;
reg   [7:0] inter_5_address0;
reg    inter_5_ce0;
reg    inter_5_we0;
wire   [7:0] inter_5_q0;
reg   [7:0] inter_6_address0;
reg    inter_6_ce0;
reg    inter_6_we0;
wire   [7:0] inter_6_q0;
reg    inter_6_ce1;
wire   [7:0] inter_6_q1;
reg    inter_6_ce2;
wire   [7:0] inter_6_q2;
reg    inter_6_ce3;
wire   [7:0] inter_6_q3;
reg   [5:0] inter_7_address0;
reg    inter_7_ce0;
reg    inter_7_we0;
wire   [7:0] inter_7_q0;
reg   [5:0] inter_8_address0;
reg    inter_8_ce0;
reg    inter_8_we0;
wire   [7:0] inter_8_q0;
reg    inter_8_ce1;
wire   [7:0] inter_8_q1;
reg    inter_8_ce2;
wire   [7:0] inter_8_q2;
reg    inter_8_ce3;
wire   [7:0] inter_8_q3;
reg   [3:0] inter_9_address0;
reg    inter_9_ce0;
reg    inter_9_we0;
wire   [7:0] inter_9_q0;
wire    grp_img_sharp_64_64_7_fu_102_ap_start;
wire    grp_img_sharp_64_64_7_fu_102_ap_done;
wire    grp_img_sharp_64_64_7_fu_102_ap_idle;
wire    grp_img_sharp_64_64_7_fu_102_ap_ready;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_A_address0;
wire    grp_img_sharp_64_64_7_fu_102_A_ce0;
reg   [7:0] grp_img_sharp_64_64_7_fu_102_A_q0;
reg   [1:0] grp_img_sharp_64_64_7_fu_102_p_read1;
reg   [1:0] grp_img_sharp_64_64_7_fu_102_p_read2;
reg   [1:0] grp_img_sharp_64_64_7_fu_102_p_read3;
reg   [1:0] grp_img_sharp_64_64_7_fu_102_p_read5;
reg   [1:0] grp_img_sharp_64_64_7_fu_102_p_read6;
reg   [1:0] grp_img_sharp_64_64_7_fu_102_p_read7;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_out_r_address0;
wire    grp_img_sharp_64_64_7_fu_102_out_r_ce0;
wire    grp_img_sharp_64_64_7_fu_102_out_r_we0;
wire   [7:0] grp_img_sharp_64_64_7_fu_102_out_r_d0;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_out_r_address1;
wire    grp_img_sharp_64_64_7_fu_102_out_r_ce1;
wire    grp_img_sharp_64_64_7_fu_102_out_r_we1;
wire   [7:0] grp_img_sharp_64_64_7_fu_102_out_r_d1;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_0_address0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_0_ce0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_0_we0;
wire   [7:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_0_d0;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_address0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_ce0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_we0;
wire   [7:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_d0;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_address1;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_ce1;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_2_address0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_2_ce0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_2_we0;
wire   [7:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_2_d0;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_address0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_ce0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_we0;
wire   [7:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_d0;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_address1;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_ce1;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_address0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_ce0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_we0;
wire   [7:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_d0;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_address1;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_ce1;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_address0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_ce0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_we0;
wire   [7:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_d0;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_address1;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_ce1;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_0_address0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_0_ce0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_0_we0;
wire   [7:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_0_d0;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_address0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_ce0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_we0;
wire   [7:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_d0;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_address1;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_ce1;
wire   [11:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_2_address0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_2_ce0;
wire    grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_2_we0;
wire   [7:0] grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_2_d0;
wire    grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_start;
wire    grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_done;
wire    grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_idle;
wire    grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_ready;
wire   [11:0] grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_2_address0;
wire    grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_2_ce0;
wire   [11:0] grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_2_address1;
wire    grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_2_ce1;
wire   [9:0] grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_3_address0;
wire    grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_3_ce0;
wire    grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_3_we0;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_3_d0;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_max_ret7_max_fu_283_p_din1;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_max_ret7_max_fu_283_p_din2;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_max_ret7_max_fu_283_p_din3;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_max_ret7_max_fu_283_p_din4;
wire    grp_img_sharp_32_32_s_fu_152_ap_start;
wire    grp_img_sharp_32_32_s_fu_152_ap_done;
wire    grp_img_sharp_32_32_s_fu_152_ap_idle;
wire    grp_img_sharp_32_32_s_fu_152_ap_ready;
wire   [9:0] grp_img_sharp_32_32_s_fu_152_A_address0;
wire    grp_img_sharp_32_32_s_fu_152_A_ce0;
wire   [9:0] grp_img_sharp_32_32_s_fu_152_out_r_address0;
wire    grp_img_sharp_32_32_s_fu_152_out_r_ce0;
wire    grp_img_sharp_32_32_s_fu_152_out_r_we0;
wire   [7:0] grp_img_sharp_32_32_s_fu_152_out_r_d0;
wire   [11:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_0_address0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_0_ce0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_0_we0;
wire   [7:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_0_d0;
wire   [11:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_1_address0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_1_ce0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_1_we0;
wire   [7:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_1_d0;
wire   [11:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_2_address0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_2_ce0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_2_we0;
wire   [7:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_2_d0;
wire   [11:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_0_address0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_0_ce0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_0_we0;
wire   [7:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_0_d0;
wire   [11:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_1_address0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_1_ce0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_1_we0;
wire   [7:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_1_d0;
wire   [11:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_2_address0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_2_ce0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_2_we0;
wire   [7:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_2_d0;
wire   [11:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_0_address0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_0_ce0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_0_we0;
wire   [7:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_0_d0;
wire   [11:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_1_address0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_1_ce0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_1_we0;
wire   [7:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_1_d0;
wire   [11:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_2_address0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_2_ce0;
wire    grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_2_we0;
wire   [7:0] grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_2_d0;
wire    grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_start;
wire    grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_done;
wire    grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_idle;
wire    grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_ready;
wire   [9:0] grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_address0;
wire    grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_ce0;
wire   [9:0] grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_address1;
wire    grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_ce1;
wire   [9:0] grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_address2;
wire    grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_ce2;
wire   [9:0] grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_address3;
wire    grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_ce3;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_5_address0;
wire    grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_5_ce0;
wire    grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_5_we0;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_5_d0;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_max_ret7_max_fu_283_p_din1;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_max_ret7_max_fu_283_p_din2;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_max_ret7_max_fu_283_p_din3;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_max_ret7_max_fu_283_p_din4;
wire    grp_img_sharp_16_16_s_fu_188_ap_start;
wire    grp_img_sharp_16_16_s_fu_188_ap_done;
wire    grp_img_sharp_16_16_s_fu_188_ap_idle;
wire    grp_img_sharp_16_16_s_fu_188_ap_ready;
wire   [7:0] grp_img_sharp_16_16_s_fu_188_A_address0;
wire    grp_img_sharp_16_16_s_fu_188_A_ce0;
wire   [7:0] grp_img_sharp_16_16_s_fu_188_out_r_address0;
wire    grp_img_sharp_16_16_s_fu_188_out_r_ce0;
wire    grp_img_sharp_16_16_s_fu_188_out_r_we0;
wire   [7:0] grp_img_sharp_16_16_s_fu_188_out_r_d0;
wire   [11:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_0_address0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_0_ce0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_0_we0;
wire   [7:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_0_d0;
wire   [11:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_1_address0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_1_ce0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_1_we0;
wire   [7:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_1_d0;
wire   [11:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_2_address0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_2_ce0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_2_we0;
wire   [7:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_2_d0;
wire   [11:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_0_address0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_0_ce0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_0_we0;
wire   [7:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_0_d0;
wire   [11:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_1_address0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_1_ce0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_1_we0;
wire   [7:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_1_d0;
wire   [11:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_2_address0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_2_ce0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_2_we0;
wire   [7:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_2_d0;
wire   [11:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_0_address0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_0_ce0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_0_we0;
wire   [7:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_0_d0;
wire   [11:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_1_address0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_1_ce0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_1_we0;
wire   [7:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_1_d0;
wire   [11:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_2_address0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_2_ce0;
wire    grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_2_we0;
wire   [7:0] grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_2_d0;
wire    grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_start;
wire    grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_done;
wire    grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_idle;
wire    grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_ready;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_address0;
wire    grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_ce0;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_address1;
wire    grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_ce1;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_address2;
wire    grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_ce2;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_address3;
wire    grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_ce3;
wire   [5:0] grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_7_address0;
wire    grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_7_ce0;
wire    grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_7_we0;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_7_d0;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_max_ret7_max_fu_283_p_din1;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_max_ret7_max_fu_283_p_din2;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_max_ret7_max_fu_283_p_din3;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_max_ret7_max_fu_283_p_din4;
wire    grp_img_sharp_8_8_s_fu_224_ap_start;
wire    grp_img_sharp_8_8_s_fu_224_ap_done;
wire    grp_img_sharp_8_8_s_fu_224_ap_idle;
wire    grp_img_sharp_8_8_s_fu_224_ap_ready;
wire   [5:0] grp_img_sharp_8_8_s_fu_224_A_address0;
wire    grp_img_sharp_8_8_s_fu_224_A_ce0;
wire   [5:0] grp_img_sharp_8_8_s_fu_224_out_r_address0;
wire    grp_img_sharp_8_8_s_fu_224_out_r_ce0;
wire    grp_img_sharp_8_8_s_fu_224_out_r_we0;
wire   [7:0] grp_img_sharp_8_8_s_fu_224_out_r_d0;
wire   [11:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_0_address0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_0_ce0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_0_we0;
wire   [7:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_0_d0;
wire   [11:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_1_address0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_1_ce0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_1_we0;
wire   [7:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_1_d0;
wire   [11:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_2_address0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_2_ce0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_2_we0;
wire   [7:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_2_d0;
wire   [11:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_0_address0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_0_ce0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_0_we0;
wire   [7:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_0_d0;
wire   [11:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_1_address0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_1_ce0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_1_we0;
wire   [7:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_1_d0;
wire   [11:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_2_address0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_2_ce0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_2_we0;
wire   [7:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_2_d0;
wire   [11:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_0_address0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_0_ce0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_0_we0;
wire   [7:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_0_d0;
wire   [11:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_1_address0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_1_ce0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_1_we0;
wire   [7:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_1_d0;
wire   [11:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_2_address0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_2_ce0;
wire    grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_2_we0;
wire   [7:0] grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_2_d0;
wire    grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_start;
wire    grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_done;
wire    grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_idle;
wire    grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_ready;
wire   [5:0] grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_address0;
wire    grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_ce0;
wire   [5:0] grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_address1;
wire    grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_ce1;
wire   [5:0] grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_address2;
wire    grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_ce2;
wire   [5:0] grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_address3;
wire    grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_ce3;
wire   [3:0] grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_9_address0;
wire    grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_9_ce0;
wire    grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_9_we0;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_9_d0;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_max_ret7_max_fu_283_p_din1;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_max_ret7_max_fu_283_p_din2;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_max_ret7_max_fu_283_p_din3;
wire   [7:0] grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_max_ret7_max_fu_283_p_din4;
wire    grp_img_sharp_4_4_s_fu_260_ap_start;
wire    grp_img_sharp_4_4_s_fu_260_ap_done;
wire    grp_img_sharp_4_4_s_fu_260_ap_idle;
wire    grp_img_sharp_4_4_s_fu_260_ap_ready;
wire   [3:0] grp_img_sharp_4_4_s_fu_260_A_address0;
wire    grp_img_sharp_4_4_s_fu_260_A_ce0;
wire   [11:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_0_address0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_0_ce0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_0_we0;
wire   [7:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_0_d0;
wire   [11:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_1_address0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_1_ce0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_1_we0;
wire   [7:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_1_d0;
wire   [11:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_2_address0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_2_ce0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_2_we0;
wire   [7:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_2_d0;
wire   [11:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_0_address0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_0_ce0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_0_we0;
wire   [7:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_0_d0;
wire   [11:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_1_address0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_1_ce0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_1_we0;
wire   [7:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_1_d0;
wire   [11:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_2_address0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_2_ce0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_2_we0;
wire   [7:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_2_d0;
wire   [11:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_0_address0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_0_ce0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_0_we0;
wire   [7:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_0_d0;
wire   [11:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_1_address0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_1_ce0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_1_we0;
wire   [7:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_1_d0;
wire   [11:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_2_address0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_2_ce0;
wire    grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_2_we0;
wire   [7:0] grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_2_d0;
wire    max_ret7_max_fu_283_ap_ready;
reg   [7:0] max_ret7_max_fu_283_i;
reg   [7:0] max_ret7_max_fu_283_j;
reg   [7:0] max_ret7_max_fu_283_k;
reg   [7:0] max_ret7_max_fu_283_l;
wire   [7:0] max_ret7_max_fu_283_ap_return;
reg    grp_img_sharp_64_64_7_fu_102_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state4;
reg    grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_img_sharp_32_32_s_fu_152_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_img_sharp_16_16_s_fu_188_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_img_sharp_8_8_s_fu_224_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_start_reg;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
reg    grp_img_sharp_4_4_s_fu_260_ap_start_reg;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
reg   [19:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 grp_img_sharp_64_64_7_fu_102_ap_start_reg = 1'b0;
#0 grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_start_reg = 1'b0;
#0 grp_img_sharp_32_32_s_fu_152_ap_start_reg = 1'b0;
#0 grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_start_reg = 1'b0;
#0 grp_img_sharp_16_16_s_fu_188_ap_start_reg = 1'b0;
#0 grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_start_reg = 1'b0;
#0 grp_img_sharp_8_8_s_fu_224_ap_start_reg = 1'b0;
#0 grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_start_reg = 1'b0;
#0 grp_img_sharp_4_4_s_fu_260_ap_start_reg = 1'b0;
end

real_top_convol_p_ZL4demo_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
p_ZL4demo_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL4demo_0_0_address0),
    .ce0(p_ZL4demo_0_0_ce0),
    .we0(p_ZL4demo_0_0_we0),
    .d0(p_ZL4demo_0_0_d0),
    .q0(p_ZL4demo_0_0_q0)
);

real_top_convol_p_ZL4demo_0_1_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
p_ZL4demo_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL4demo_0_1_address0),
    .ce0(p_ZL4demo_0_1_ce0),
    .we0(p_ZL4demo_0_1_we0),
    .d0(p_ZL4demo_0_1_d0),
    .q0(p_ZL4demo_0_1_q0),
    .address1(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_address1),
    .ce1(p_ZL4demo_0_1_ce1),
    .q1(p_ZL4demo_0_1_q1)
);

real_top_convol_p_ZL4demo_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
p_ZL4demo_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL4demo_0_2_address0),
    .ce0(p_ZL4demo_0_2_ce0),
    .we0(p_ZL4demo_0_2_we0),
    .d0(p_ZL4demo_0_2_d0),
    .q0(p_ZL4demo_0_2_q0)
);

real_top_convol_p_ZL4demo_0_1_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
p_ZL4demo_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL4demo_1_0_address0),
    .ce0(p_ZL4demo_1_0_ce0),
    .we0(p_ZL4demo_1_0_we0),
    .d0(p_ZL4demo_1_0_d0),
    .q0(p_ZL4demo_1_0_q0),
    .address1(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_address1),
    .ce1(p_ZL4demo_1_0_ce1),
    .q1(p_ZL4demo_1_0_q1)
);

real_top_convol_p_ZL4demo_0_1_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
p_ZL4demo_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL4demo_1_1_address0),
    .ce0(p_ZL4demo_1_1_ce0),
    .we0(p_ZL4demo_1_1_we0),
    .d0(p_ZL4demo_1_1_d0),
    .q0(p_ZL4demo_1_1_q0),
    .address1(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_address1),
    .ce1(p_ZL4demo_1_1_ce1),
    .q1(p_ZL4demo_1_1_q1)
);

real_top_convol_p_ZL4demo_0_1_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
p_ZL4demo_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL4demo_1_2_address0),
    .ce0(p_ZL4demo_1_2_ce0),
    .we0(p_ZL4demo_1_2_we0),
    .d0(p_ZL4demo_1_2_d0),
    .q0(p_ZL4demo_1_2_q0),
    .address1(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_address1),
    .ce1(p_ZL4demo_1_2_ce1),
    .q1(p_ZL4demo_1_2_q1)
);

real_top_convol_p_ZL4demo_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
p_ZL4demo_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL4demo_2_0_address0),
    .ce0(p_ZL4demo_2_0_ce0),
    .we0(p_ZL4demo_2_0_we0),
    .d0(p_ZL4demo_2_0_d0),
    .q0(p_ZL4demo_2_0_q0)
);

real_top_convol_p_ZL4demo_0_1_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
p_ZL4demo_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL4demo_2_1_address0),
    .ce0(p_ZL4demo_2_1_ce0),
    .we0(p_ZL4demo_2_1_we0),
    .d0(p_ZL4demo_2_1_d0),
    .q0(p_ZL4demo_2_1_q0),
    .address1(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_address1),
    .ce1(p_ZL4demo_2_1_ce1),
    .q1(p_ZL4demo_2_1_q1)
);

real_top_convol_p_ZL4demo_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
p_ZL4demo_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL4demo_2_2_address0),
    .ce0(p_ZL4demo_2_2_ce0),
    .we0(p_ZL4demo_2_2_we0),
    .d0(p_ZL4demo_2_2_d0),
    .q0(p_ZL4demo_2_2_q0)
);

real_top_convol_inter_1_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
inter_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inter_1_address0),
    .ce0(inter_1_ce0),
    .we0(inter_1_we0),
    .d0(grp_img_sharp_64_64_7_fu_102_out_r_d0),
    .q0(inter_1_q0),
    .address1(grp_img_sharp_64_64_7_fu_102_out_r_address1),
    .ce1(inter_1_ce1),
    .we1(inter_1_we1),
    .d1(grp_img_sharp_64_64_7_fu_102_out_r_d1)
);

real_top_convol_inter_2_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
inter_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inter_2_address0),
    .ce0(inter_2_ce0),
    .we0(inter_2_we0),
    .d0(grp_img_sharp_64_64_7_fu_102_out_r_d0),
    .q0(inter_2_q0),
    .address1(inter_2_address1),
    .ce1(inter_2_ce1),
    .we1(inter_2_we1),
    .d1(grp_img_sharp_64_64_7_fu_102_out_r_d1),
    .q1(inter_2_q1)
);

real_top_convol_inter_3_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
inter_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inter_3_address0),
    .ce0(inter_3_ce0),
    .we0(inter_3_we0),
    .d0(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_3_d0),
    .q0(inter_3_q0)
);

real_top_convol_inter_4_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
inter_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inter_4_address0),
    .ce0(inter_4_ce0),
    .we0(inter_4_we0),
    .d0(grp_img_sharp_32_32_s_fu_152_out_r_d0),
    .q0(inter_4_q0),
    .address1(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_address1),
    .ce1(inter_4_ce1),
    .q1(inter_4_q1),
    .address2(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_address2),
    .ce2(inter_4_ce2),
    .q2(inter_4_q2),
    .address3(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_address3),
    .ce3(inter_4_ce3),
    .q3(inter_4_q3)
);

real_top_convol_inter_5_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
inter_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inter_5_address0),
    .ce0(inter_5_ce0),
    .we0(inter_5_we0),
    .d0(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_5_d0),
    .q0(inter_5_q0)
);

real_top_convol_inter_6_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
inter_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inter_6_address0),
    .ce0(inter_6_ce0),
    .we0(inter_6_we0),
    .d0(grp_img_sharp_16_16_s_fu_188_out_r_d0),
    .q0(inter_6_q0),
    .address1(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_address1),
    .ce1(inter_6_ce1),
    .q1(inter_6_q1),
    .address2(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_address2),
    .ce2(inter_6_ce2),
    .q2(inter_6_q2),
    .address3(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_address3),
    .ce3(inter_6_ce3),
    .q3(inter_6_q3)
);

real_top_convol_inter_7_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
inter_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inter_7_address0),
    .ce0(inter_7_ce0),
    .we0(inter_7_we0),
    .d0(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_7_d0),
    .q0(inter_7_q0)
);

real_top_convol_inter_8_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
inter_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inter_8_address0),
    .ce0(inter_8_ce0),
    .we0(inter_8_we0),
    .d0(grp_img_sharp_8_8_s_fu_224_out_r_d0),
    .q0(inter_8_q0),
    .address1(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_address1),
    .ce1(inter_8_ce1),
    .q1(inter_8_q1),
    .address2(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_address2),
    .ce2(inter_8_ce2),
    .q2(inter_8_q2),
    .address3(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_address3),
    .ce3(inter_8_ce3),
    .q3(inter_8_q3)
);

real_top_convol_inter_9_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
inter_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inter_9_address0),
    .ce0(inter_9_ce0),
    .we0(inter_9_we0),
    .d0(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_9_d0),
    .q0(inter_9_q0)
);

real_top_img_sharp_64_64_7 grp_img_sharp_64_64_7_fu_102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_img_sharp_64_64_7_fu_102_ap_start),
    .ap_done(grp_img_sharp_64_64_7_fu_102_ap_done),
    .ap_idle(grp_img_sharp_64_64_7_fu_102_ap_idle),
    .ap_ready(grp_img_sharp_64_64_7_fu_102_ap_ready),
    .A_address0(grp_img_sharp_64_64_7_fu_102_A_address0),
    .A_ce0(grp_img_sharp_64_64_7_fu_102_A_ce0),
    .A_q0(grp_img_sharp_64_64_7_fu_102_A_q0),
    .p_read1(grp_img_sharp_64_64_7_fu_102_p_read1),
    .p_read2(grp_img_sharp_64_64_7_fu_102_p_read2),
    .p_read3(grp_img_sharp_64_64_7_fu_102_p_read3),
    .p_read5(grp_img_sharp_64_64_7_fu_102_p_read5),
    .p_read6(grp_img_sharp_64_64_7_fu_102_p_read6),
    .p_read7(grp_img_sharp_64_64_7_fu_102_p_read7),
    .out_r_address0(grp_img_sharp_64_64_7_fu_102_out_r_address0),
    .out_r_ce0(grp_img_sharp_64_64_7_fu_102_out_r_ce0),
    .out_r_we0(grp_img_sharp_64_64_7_fu_102_out_r_we0),
    .out_r_d0(grp_img_sharp_64_64_7_fu_102_out_r_d0),
    .out_r_address1(grp_img_sharp_64_64_7_fu_102_out_r_address1),
    .out_r_ce1(grp_img_sharp_64_64_7_fu_102_out_r_ce1),
    .out_r_we1(grp_img_sharp_64_64_7_fu_102_out_r_we1),
    .out_r_d1(grp_img_sharp_64_64_7_fu_102_out_r_d1),
    .p_ZL4demo_0_0_address0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_0_address0),
    .p_ZL4demo_0_0_ce0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_0_ce0),
    .p_ZL4demo_0_0_we0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_0_we0),
    .p_ZL4demo_0_0_d0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_0_d0),
    .p_ZL4demo_0_0_q0(p_ZL4demo_0_0_q0),
    .p_ZL4demo_0_1_address0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_address0),
    .p_ZL4demo_0_1_ce0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_ce0),
    .p_ZL4demo_0_1_we0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_we0),
    .p_ZL4demo_0_1_d0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_d0),
    .p_ZL4demo_0_1_q0(p_ZL4demo_0_1_q0),
    .p_ZL4demo_0_1_address1(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_address1),
    .p_ZL4demo_0_1_ce1(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_ce1),
    .p_ZL4demo_0_1_q1(p_ZL4demo_0_1_q1),
    .p_ZL4demo_0_2_address0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_2_address0),
    .p_ZL4demo_0_2_ce0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_2_ce0),
    .p_ZL4demo_0_2_we0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_2_we0),
    .p_ZL4demo_0_2_d0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_2_d0),
    .p_ZL4demo_0_2_q0(p_ZL4demo_0_2_q0),
    .p_ZL4demo_1_0_address0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_address0),
    .p_ZL4demo_1_0_ce0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_ce0),
    .p_ZL4demo_1_0_we0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_we0),
    .p_ZL4demo_1_0_d0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_d0),
    .p_ZL4demo_1_0_q0(p_ZL4demo_1_0_q0),
    .p_ZL4demo_1_0_address1(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_address1),
    .p_ZL4demo_1_0_ce1(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_ce1),
    .p_ZL4demo_1_0_q1(p_ZL4demo_1_0_q1),
    .p_ZL4demo_1_1_address0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_address0),
    .p_ZL4demo_1_1_ce0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_ce0),
    .p_ZL4demo_1_1_we0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_we0),
    .p_ZL4demo_1_1_d0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_d0),
    .p_ZL4demo_1_1_q0(p_ZL4demo_1_1_q0),
    .p_ZL4demo_1_1_address1(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_address1),
    .p_ZL4demo_1_1_ce1(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_ce1),
    .p_ZL4demo_1_1_q1(p_ZL4demo_1_1_q1),
    .p_ZL4demo_1_2_address0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_address0),
    .p_ZL4demo_1_2_ce0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_ce0),
    .p_ZL4demo_1_2_we0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_we0),
    .p_ZL4demo_1_2_d0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_d0),
    .p_ZL4demo_1_2_q0(p_ZL4demo_1_2_q0),
    .p_ZL4demo_1_2_address1(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_address1),
    .p_ZL4demo_1_2_ce1(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_ce1),
    .p_ZL4demo_1_2_q1(p_ZL4demo_1_2_q1),
    .p_ZL4demo_2_0_address0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_0_address0),
    .p_ZL4demo_2_0_ce0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_0_ce0),
    .p_ZL4demo_2_0_we0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_0_we0),
    .p_ZL4demo_2_0_d0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_0_d0),
    .p_ZL4demo_2_0_q0(p_ZL4demo_2_0_q0),
    .p_ZL4demo_2_1_address0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_address0),
    .p_ZL4demo_2_1_ce0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_ce0),
    .p_ZL4demo_2_1_we0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_we0),
    .p_ZL4demo_2_1_d0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_d0),
    .p_ZL4demo_2_1_q0(p_ZL4demo_2_1_q0),
    .p_ZL4demo_2_1_address1(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_address1),
    .p_ZL4demo_2_1_ce1(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_ce1),
    .p_ZL4demo_2_1_q1(p_ZL4demo_2_1_q1),
    .p_ZL4demo_2_2_address0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_2_address0),
    .p_ZL4demo_2_2_ce0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_2_ce0),
    .p_ZL4demo_2_2_we0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_2_we0),
    .p_ZL4demo_2_2_d0(grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_2_d0),
    .p_ZL4demo_2_2_q0(p_ZL4demo_2_2_q0)
);

real_top_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4 grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_start),
    .ap_done(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_done),
    .ap_idle(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_idle),
    .ap_ready(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_ready),
    .inter_2_address0(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_2_address0),
    .inter_2_ce0(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_2_ce0),
    .inter_2_q0(inter_2_q0),
    .inter_2_address1(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_2_address1),
    .inter_2_ce1(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_2_ce1),
    .inter_2_q1(inter_2_q1),
    .inter_3_address0(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_3_address0),
    .inter_3_ce0(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_3_ce0),
    .inter_3_we0(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_3_we0),
    .inter_3_d0(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_3_d0),
    .max_ret7_max_fu_283_p_din1(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_max_ret7_max_fu_283_p_din1),
    .max_ret7_max_fu_283_p_din2(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_max_ret7_max_fu_283_p_din2),
    .max_ret7_max_fu_283_p_din3(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_max_ret7_max_fu_283_p_din3),
    .max_ret7_max_fu_283_p_din4(grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_max_ret7_max_fu_283_p_din4),
    .max_ret7_max_fu_283_p_dout0(max_ret7_max_fu_283_ap_return),
    .max_ret7_max_fu_283_p_ready(max_ret7_max_fu_283_ap_ready)
);

real_top_img_sharp_32_32_s grp_img_sharp_32_32_s_fu_152(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_img_sharp_32_32_s_fu_152_ap_start),
    .ap_done(grp_img_sharp_32_32_s_fu_152_ap_done),
    .ap_idle(grp_img_sharp_32_32_s_fu_152_ap_idle),
    .ap_ready(grp_img_sharp_32_32_s_fu_152_ap_ready),
    .A_address0(grp_img_sharp_32_32_s_fu_152_A_address0),
    .A_ce0(grp_img_sharp_32_32_s_fu_152_A_ce0),
    .A_q0(inter_3_q0),
    .out_r_address0(grp_img_sharp_32_32_s_fu_152_out_r_address0),
    .out_r_ce0(grp_img_sharp_32_32_s_fu_152_out_r_ce0),
    .out_r_we0(grp_img_sharp_32_32_s_fu_152_out_r_we0),
    .out_r_d0(grp_img_sharp_32_32_s_fu_152_out_r_d0),
    .p_ZL4demo_0_0_address0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_0_address0),
    .p_ZL4demo_0_0_ce0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_0_ce0),
    .p_ZL4demo_0_0_we0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_0_we0),
    .p_ZL4demo_0_0_d0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_0_d0),
    .p_ZL4demo_0_0_q0(p_ZL4demo_0_0_q0),
    .p_ZL4demo_0_1_address0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_1_address0),
    .p_ZL4demo_0_1_ce0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_1_ce0),
    .p_ZL4demo_0_1_we0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_1_we0),
    .p_ZL4demo_0_1_d0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_1_d0),
    .p_ZL4demo_0_1_q0(p_ZL4demo_0_1_q0),
    .p_ZL4demo_0_2_address0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_2_address0),
    .p_ZL4demo_0_2_ce0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_2_ce0),
    .p_ZL4demo_0_2_we0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_2_we0),
    .p_ZL4demo_0_2_d0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_2_d0),
    .p_ZL4demo_0_2_q0(p_ZL4demo_0_2_q0),
    .p_ZL4demo_1_0_address0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_0_address0),
    .p_ZL4demo_1_0_ce0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_0_ce0),
    .p_ZL4demo_1_0_we0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_0_we0),
    .p_ZL4demo_1_0_d0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_0_d0),
    .p_ZL4demo_1_0_q0(p_ZL4demo_1_0_q0),
    .p_ZL4demo_1_1_address0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_1_address0),
    .p_ZL4demo_1_1_ce0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_1_ce0),
    .p_ZL4demo_1_1_we0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_1_we0),
    .p_ZL4demo_1_1_d0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_1_d0),
    .p_ZL4demo_1_1_q0(p_ZL4demo_1_1_q0),
    .p_ZL4demo_1_2_address0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_2_address0),
    .p_ZL4demo_1_2_ce0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_2_ce0),
    .p_ZL4demo_1_2_we0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_2_we0),
    .p_ZL4demo_1_2_d0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_2_d0),
    .p_ZL4demo_1_2_q0(p_ZL4demo_1_2_q0),
    .p_ZL4demo_2_0_address0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_0_address0),
    .p_ZL4demo_2_0_ce0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_0_ce0),
    .p_ZL4demo_2_0_we0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_0_we0),
    .p_ZL4demo_2_0_d0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_0_d0),
    .p_ZL4demo_2_0_q0(p_ZL4demo_2_0_q0),
    .p_ZL4demo_2_1_address0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_1_address0),
    .p_ZL4demo_2_1_ce0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_1_ce0),
    .p_ZL4demo_2_1_we0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_1_we0),
    .p_ZL4demo_2_1_d0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_1_d0),
    .p_ZL4demo_2_1_q0(p_ZL4demo_2_1_q0),
    .p_ZL4demo_2_2_address0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_2_address0),
    .p_ZL4demo_2_2_ce0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_2_ce0),
    .p_ZL4demo_2_2_we0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_2_we0),
    .p_ZL4demo_2_2_d0(grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_2_d0),
    .p_ZL4demo_2_2_q0(p_ZL4demo_2_2_q0)
);

real_top_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8 grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_start),
    .ap_done(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_done),
    .ap_idle(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_idle),
    .ap_ready(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_ready),
    .inter_4_address0(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_address0),
    .inter_4_ce0(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_ce0),
    .inter_4_q0(inter_4_q0),
    .inter_4_address1(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_address1),
    .inter_4_ce1(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_ce1),
    .inter_4_q1(inter_4_q1),
    .inter_4_address2(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_address2),
    .inter_4_ce2(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_ce2),
    .inter_4_q2(inter_4_q2),
    .inter_4_address3(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_address3),
    .inter_4_ce3(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_ce3),
    .inter_4_q3(inter_4_q3),
    .inter_5_address0(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_5_address0),
    .inter_5_ce0(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_5_ce0),
    .inter_5_we0(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_5_we0),
    .inter_5_d0(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_5_d0),
    .max_ret7_max_fu_283_p_din1(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_max_ret7_max_fu_283_p_din1),
    .max_ret7_max_fu_283_p_din2(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_max_ret7_max_fu_283_p_din2),
    .max_ret7_max_fu_283_p_din3(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_max_ret7_max_fu_283_p_din3),
    .max_ret7_max_fu_283_p_din4(grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_max_ret7_max_fu_283_p_din4),
    .max_ret7_max_fu_283_p_dout0(max_ret7_max_fu_283_ap_return),
    .max_ret7_max_fu_283_p_ready(max_ret7_max_fu_283_ap_ready)
);

real_top_img_sharp_16_16_s grp_img_sharp_16_16_s_fu_188(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_img_sharp_16_16_s_fu_188_ap_start),
    .ap_done(grp_img_sharp_16_16_s_fu_188_ap_done),
    .ap_idle(grp_img_sharp_16_16_s_fu_188_ap_idle),
    .ap_ready(grp_img_sharp_16_16_s_fu_188_ap_ready),
    .A_address0(grp_img_sharp_16_16_s_fu_188_A_address0),
    .A_ce0(grp_img_sharp_16_16_s_fu_188_A_ce0),
    .A_q0(inter_5_q0),
    .out_r_address0(grp_img_sharp_16_16_s_fu_188_out_r_address0),
    .out_r_ce0(grp_img_sharp_16_16_s_fu_188_out_r_ce0),
    .out_r_we0(grp_img_sharp_16_16_s_fu_188_out_r_we0),
    .out_r_d0(grp_img_sharp_16_16_s_fu_188_out_r_d0),
    .p_ZL4demo_0_0_address0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_0_address0),
    .p_ZL4demo_0_0_ce0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_0_ce0),
    .p_ZL4demo_0_0_we0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_0_we0),
    .p_ZL4demo_0_0_d0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_0_d0),
    .p_ZL4demo_0_0_q0(p_ZL4demo_0_0_q0),
    .p_ZL4demo_0_1_address0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_1_address0),
    .p_ZL4demo_0_1_ce0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_1_ce0),
    .p_ZL4demo_0_1_we0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_1_we0),
    .p_ZL4demo_0_1_d0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_1_d0),
    .p_ZL4demo_0_1_q0(p_ZL4demo_0_1_q0),
    .p_ZL4demo_0_2_address0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_2_address0),
    .p_ZL4demo_0_2_ce0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_2_ce0),
    .p_ZL4demo_0_2_we0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_2_we0),
    .p_ZL4demo_0_2_d0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_2_d0),
    .p_ZL4demo_0_2_q0(p_ZL4demo_0_2_q0),
    .p_ZL4demo_1_0_address0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_0_address0),
    .p_ZL4demo_1_0_ce0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_0_ce0),
    .p_ZL4demo_1_0_we0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_0_we0),
    .p_ZL4demo_1_0_d0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_0_d0),
    .p_ZL4demo_1_0_q0(p_ZL4demo_1_0_q0),
    .p_ZL4demo_1_1_address0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_1_address0),
    .p_ZL4demo_1_1_ce0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_1_ce0),
    .p_ZL4demo_1_1_we0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_1_we0),
    .p_ZL4demo_1_1_d0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_1_d0),
    .p_ZL4demo_1_1_q0(p_ZL4demo_1_1_q0),
    .p_ZL4demo_1_2_address0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_2_address0),
    .p_ZL4demo_1_2_ce0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_2_ce0),
    .p_ZL4demo_1_2_we0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_2_we0),
    .p_ZL4demo_1_2_d0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_2_d0),
    .p_ZL4demo_1_2_q0(p_ZL4demo_1_2_q0),
    .p_ZL4demo_2_0_address0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_0_address0),
    .p_ZL4demo_2_0_ce0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_0_ce0),
    .p_ZL4demo_2_0_we0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_0_we0),
    .p_ZL4demo_2_0_d0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_0_d0),
    .p_ZL4demo_2_0_q0(p_ZL4demo_2_0_q0),
    .p_ZL4demo_2_1_address0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_1_address0),
    .p_ZL4demo_2_1_ce0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_1_ce0),
    .p_ZL4demo_2_1_we0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_1_we0),
    .p_ZL4demo_2_1_d0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_1_d0),
    .p_ZL4demo_2_1_q0(p_ZL4demo_2_1_q0),
    .p_ZL4demo_2_2_address0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_2_address0),
    .p_ZL4demo_2_2_ce0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_2_ce0),
    .p_ZL4demo_2_2_we0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_2_we0),
    .p_ZL4demo_2_2_d0(grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_2_d0),
    .p_ZL4demo_2_2_q0(p_ZL4demo_2_2_q0)
);

real_top_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12 grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_start),
    .ap_done(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_done),
    .ap_idle(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_idle),
    .ap_ready(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_ready),
    .inter_6_address0(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_address0),
    .inter_6_ce0(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_ce0),
    .inter_6_q0(inter_6_q0),
    .inter_6_address1(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_address1),
    .inter_6_ce1(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_ce1),
    .inter_6_q1(inter_6_q1),
    .inter_6_address2(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_address2),
    .inter_6_ce2(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_ce2),
    .inter_6_q2(inter_6_q2),
    .inter_6_address3(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_address3),
    .inter_6_ce3(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_ce3),
    .inter_6_q3(inter_6_q3),
    .inter_7_address0(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_7_address0),
    .inter_7_ce0(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_7_ce0),
    .inter_7_we0(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_7_we0),
    .inter_7_d0(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_7_d0),
    .max_ret7_max_fu_283_p_din1(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_max_ret7_max_fu_283_p_din1),
    .max_ret7_max_fu_283_p_din2(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_max_ret7_max_fu_283_p_din2),
    .max_ret7_max_fu_283_p_din3(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_max_ret7_max_fu_283_p_din3),
    .max_ret7_max_fu_283_p_din4(grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_max_ret7_max_fu_283_p_din4),
    .max_ret7_max_fu_283_p_dout0(max_ret7_max_fu_283_ap_return),
    .max_ret7_max_fu_283_p_ready(max_ret7_max_fu_283_ap_ready)
);

real_top_img_sharp_8_8_s grp_img_sharp_8_8_s_fu_224(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_img_sharp_8_8_s_fu_224_ap_start),
    .ap_done(grp_img_sharp_8_8_s_fu_224_ap_done),
    .ap_idle(grp_img_sharp_8_8_s_fu_224_ap_idle),
    .ap_ready(grp_img_sharp_8_8_s_fu_224_ap_ready),
    .A_address0(grp_img_sharp_8_8_s_fu_224_A_address0),
    .A_ce0(grp_img_sharp_8_8_s_fu_224_A_ce0),
    .A_q0(inter_7_q0),
    .out_r_address0(grp_img_sharp_8_8_s_fu_224_out_r_address0),
    .out_r_ce0(grp_img_sharp_8_8_s_fu_224_out_r_ce0),
    .out_r_we0(grp_img_sharp_8_8_s_fu_224_out_r_we0),
    .out_r_d0(grp_img_sharp_8_8_s_fu_224_out_r_d0),
    .p_ZL4demo_0_0_address0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_0_address0),
    .p_ZL4demo_0_0_ce0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_0_ce0),
    .p_ZL4demo_0_0_we0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_0_we0),
    .p_ZL4demo_0_0_d0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_0_d0),
    .p_ZL4demo_0_0_q0(p_ZL4demo_0_0_q0),
    .p_ZL4demo_0_1_address0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_1_address0),
    .p_ZL4demo_0_1_ce0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_1_ce0),
    .p_ZL4demo_0_1_we0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_1_we0),
    .p_ZL4demo_0_1_d0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_1_d0),
    .p_ZL4demo_0_1_q0(p_ZL4demo_0_1_q0),
    .p_ZL4demo_0_2_address0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_2_address0),
    .p_ZL4demo_0_2_ce0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_2_ce0),
    .p_ZL4demo_0_2_we0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_2_we0),
    .p_ZL4demo_0_2_d0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_2_d0),
    .p_ZL4demo_0_2_q0(p_ZL4demo_0_2_q0),
    .p_ZL4demo_1_0_address0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_0_address0),
    .p_ZL4demo_1_0_ce0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_0_ce0),
    .p_ZL4demo_1_0_we0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_0_we0),
    .p_ZL4demo_1_0_d0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_0_d0),
    .p_ZL4demo_1_0_q0(p_ZL4demo_1_0_q0),
    .p_ZL4demo_1_1_address0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_1_address0),
    .p_ZL4demo_1_1_ce0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_1_ce0),
    .p_ZL4demo_1_1_we0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_1_we0),
    .p_ZL4demo_1_1_d0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_1_d0),
    .p_ZL4demo_1_1_q0(p_ZL4demo_1_1_q0),
    .p_ZL4demo_1_2_address0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_2_address0),
    .p_ZL4demo_1_2_ce0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_2_ce0),
    .p_ZL4demo_1_2_we0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_2_we0),
    .p_ZL4demo_1_2_d0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_2_d0),
    .p_ZL4demo_1_2_q0(p_ZL4demo_1_2_q0),
    .p_ZL4demo_2_0_address0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_0_address0),
    .p_ZL4demo_2_0_ce0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_0_ce0),
    .p_ZL4demo_2_0_we0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_0_we0),
    .p_ZL4demo_2_0_d0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_0_d0),
    .p_ZL4demo_2_0_q0(p_ZL4demo_2_0_q0),
    .p_ZL4demo_2_1_address0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_1_address0),
    .p_ZL4demo_2_1_ce0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_1_ce0),
    .p_ZL4demo_2_1_we0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_1_we0),
    .p_ZL4demo_2_1_d0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_1_d0),
    .p_ZL4demo_2_1_q0(p_ZL4demo_2_1_q0),
    .p_ZL4demo_2_2_address0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_2_address0),
    .p_ZL4demo_2_2_ce0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_2_ce0),
    .p_ZL4demo_2_2_we0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_2_we0),
    .p_ZL4demo_2_2_d0(grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_2_d0),
    .p_ZL4demo_2_2_q0(p_ZL4demo_2_2_q0)
);

real_top_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16 grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_start),
    .ap_done(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_done),
    .ap_idle(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_idle),
    .ap_ready(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_ready),
    .inter_8_address0(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_address0),
    .inter_8_ce0(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_ce0),
    .inter_8_q0(inter_8_q0),
    .inter_8_address1(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_address1),
    .inter_8_ce1(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_ce1),
    .inter_8_q1(inter_8_q1),
    .inter_8_address2(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_address2),
    .inter_8_ce2(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_ce2),
    .inter_8_q2(inter_8_q2),
    .inter_8_address3(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_address3),
    .inter_8_ce3(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_ce3),
    .inter_8_q3(inter_8_q3),
    .inter_9_address0(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_9_address0),
    .inter_9_ce0(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_9_ce0),
    .inter_9_we0(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_9_we0),
    .inter_9_d0(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_9_d0),
    .max_ret7_max_fu_283_p_din1(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_max_ret7_max_fu_283_p_din1),
    .max_ret7_max_fu_283_p_din2(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_max_ret7_max_fu_283_p_din2),
    .max_ret7_max_fu_283_p_din3(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_max_ret7_max_fu_283_p_din3),
    .max_ret7_max_fu_283_p_din4(grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_max_ret7_max_fu_283_p_din4),
    .max_ret7_max_fu_283_p_dout0(max_ret7_max_fu_283_ap_return),
    .max_ret7_max_fu_283_p_ready(max_ret7_max_fu_283_ap_ready)
);

real_top_img_sharp_4_4_s grp_img_sharp_4_4_s_fu_260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_img_sharp_4_4_s_fu_260_ap_start),
    .ap_done(grp_img_sharp_4_4_s_fu_260_ap_done),
    .ap_idle(grp_img_sharp_4_4_s_fu_260_ap_idle),
    .ap_ready(grp_img_sharp_4_4_s_fu_260_ap_ready),
    .A_address0(grp_img_sharp_4_4_s_fu_260_A_address0),
    .A_ce0(grp_img_sharp_4_4_s_fu_260_A_ce0),
    .A_q0(inter_9_q0),
    .p_ZL4demo_0_0_address0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_0_address0),
    .p_ZL4demo_0_0_ce0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_0_ce0),
    .p_ZL4demo_0_0_we0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_0_we0),
    .p_ZL4demo_0_0_d0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_0_d0),
    .p_ZL4demo_0_1_address0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_1_address0),
    .p_ZL4demo_0_1_ce0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_1_ce0),
    .p_ZL4demo_0_1_we0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_1_we0),
    .p_ZL4demo_0_1_d0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_1_d0),
    .p_ZL4demo_0_2_address0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_2_address0),
    .p_ZL4demo_0_2_ce0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_2_ce0),
    .p_ZL4demo_0_2_we0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_2_we0),
    .p_ZL4demo_0_2_d0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_2_d0),
    .p_ZL4demo_1_0_address0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_0_address0),
    .p_ZL4demo_1_0_ce0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_0_ce0),
    .p_ZL4demo_1_0_we0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_0_we0),
    .p_ZL4demo_1_0_d0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_0_d0),
    .p_ZL4demo_1_1_address0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_1_address0),
    .p_ZL4demo_1_1_ce0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_1_ce0),
    .p_ZL4demo_1_1_we0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_1_we0),
    .p_ZL4demo_1_1_d0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_1_d0),
    .p_ZL4demo_1_2_address0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_2_address0),
    .p_ZL4demo_1_2_ce0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_2_ce0),
    .p_ZL4demo_1_2_we0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_2_we0),
    .p_ZL4demo_1_2_d0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_2_d0),
    .p_ZL4demo_2_0_address0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_0_address0),
    .p_ZL4demo_2_0_ce0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_0_ce0),
    .p_ZL4demo_2_0_we0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_0_we0),
    .p_ZL4demo_2_0_d0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_0_d0),
    .p_ZL4demo_2_1_address0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_1_address0),
    .p_ZL4demo_2_1_ce0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_1_ce0),
    .p_ZL4demo_2_1_we0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_1_we0),
    .p_ZL4demo_2_1_d0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_1_d0),
    .p_ZL4demo_2_2_address0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_2_address0),
    .p_ZL4demo_2_2_ce0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_2_ce0),
    .p_ZL4demo_2_2_we0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_2_we0),
    .p_ZL4demo_2_2_d0(grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_2_d0)
);

real_top_max max_ret7_max_fu_283(
    .ap_ready(max_ret7_max_fu_283_ap_ready),
    .i(max_ret7_max_fu_283_i),
    .j(max_ret7_max_fu_283_j),
    .k(max_ret7_max_fu_283_k),
    .l(max_ret7_max_fu_283_l),
    .ap_return(max_ret7_max_fu_283_ap_return),
    .ap_rst(ap_rst)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_start_reg <= 1'b1;
        end else if ((grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_ready == 1'b1)) begin
            grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_start_reg <= 1'b1;
        end else if ((grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_ready == 1'b1)) begin
            grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_start_reg <= 1'b1;
        end else if ((grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_ready == 1'b1)) begin
            grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_start_reg <= 1'b1;
        end else if ((grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_ready == 1'b1)) begin
            grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_img_sharp_16_16_s_fu_188_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_img_sharp_16_16_s_fu_188_ap_start_reg <= 1'b1;
        end else if ((grp_img_sharp_16_16_s_fu_188_ap_ready == 1'b1)) begin
            grp_img_sharp_16_16_s_fu_188_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_img_sharp_32_32_s_fu_152_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_img_sharp_32_32_s_fu_152_ap_start_reg <= 1'b1;
        end else if ((grp_img_sharp_32_32_s_fu_152_ap_ready == 1'b1)) begin
            grp_img_sharp_32_32_s_fu_152_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_img_sharp_4_4_s_fu_260_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_img_sharp_4_4_s_fu_260_ap_start_reg <= 1'b1;
        end else if ((grp_img_sharp_4_4_s_fu_260_ap_ready == 1'b1)) begin
            grp_img_sharp_4_4_s_fu_260_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_img_sharp_64_64_7_fu_102_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_img_sharp_64_64_7_fu_102_ap_start_reg <= 1'b1;
        end else if ((grp_img_sharp_64_64_7_fu_102_ap_ready == 1'b1)) begin
            grp_img_sharp_64_64_7_fu_102_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_img_sharp_8_8_s_fu_224_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_img_sharp_8_8_s_fu_224_ap_start_reg <= 1'b1;
        end else if ((grp_img_sharp_8_8_s_fu_224_ap_ready == 1'b1)) begin
            grp_img_sharp_8_8_s_fu_224_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        A_ce0 = grp_img_sharp_64_64_7_fu_102_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_img_sharp_16_16_s_fu_188_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_img_sharp_8_8_s_fu_224_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_img_sharp_4_4_s_fu_260_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_img_sharp_64_64_7_fu_102_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_img_sharp_64_64_7_fu_102_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_img_sharp_32_32_s_fu_152_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((grp_img_sharp_4_4_s_fu_260_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_img_sharp_4_4_s_fu_260_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_img_sharp_64_64_7_fu_102_A_q0 = inter_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_img_sharp_64_64_7_fu_102_A_q0 = A_q0;
    end else begin
        grp_img_sharp_64_64_7_fu_102_A_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_img_sharp_64_64_7_fu_102_p_read1 = 2'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_img_sharp_64_64_7_fu_102_p_read1 = 2'd0;
    end else begin
        grp_img_sharp_64_64_7_fu_102_p_read1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_img_sharp_64_64_7_fu_102_p_read2 = 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_img_sharp_64_64_7_fu_102_p_read2 = 2'd3;
    end else begin
        grp_img_sharp_64_64_7_fu_102_p_read2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_img_sharp_64_64_7_fu_102_p_read3 = 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_img_sharp_64_64_7_fu_102_p_read3 = 2'd2;
    end else begin
        grp_img_sharp_64_64_7_fu_102_p_read3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_img_sharp_64_64_7_fu_102_p_read5 = 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_img_sharp_64_64_7_fu_102_p_read5 = 2'd2;
    end else begin
        grp_img_sharp_64_64_7_fu_102_p_read5 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_img_sharp_64_64_7_fu_102_p_read6 = 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_img_sharp_64_64_7_fu_102_p_read6 = 2'd1;
    end else begin
        grp_img_sharp_64_64_7_fu_102_p_read6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_img_sharp_64_64_7_fu_102_p_read7 = 2'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_img_sharp_64_64_7_fu_102_p_read7 = 2'd0;
    end else begin
        grp_img_sharp_64_64_7_fu_102_p_read7 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inter_1_address0 = grp_img_sharp_64_64_7_fu_102_out_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        inter_1_address0 = grp_img_sharp_64_64_7_fu_102_A_address0;
    end else begin
        inter_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inter_1_ce0 = grp_img_sharp_64_64_7_fu_102_out_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        inter_1_ce0 = grp_img_sharp_64_64_7_fu_102_A_ce0;
    end else begin
        inter_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inter_1_ce1 = grp_img_sharp_64_64_7_fu_102_out_r_ce1;
    end else begin
        inter_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inter_1_we0 = grp_img_sharp_64_64_7_fu_102_out_r_we0;
    end else begin
        inter_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inter_1_we1 = grp_img_sharp_64_64_7_fu_102_out_r_we1;
    end else begin
        inter_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inter_2_address0 = grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        inter_2_address0 = grp_img_sharp_64_64_7_fu_102_out_r_address0;
    end else begin
        inter_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inter_2_address1 = grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        inter_2_address1 = grp_img_sharp_64_64_7_fu_102_out_r_address1;
    end else begin
        inter_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inter_2_ce0 = grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        inter_2_ce0 = grp_img_sharp_64_64_7_fu_102_out_r_ce0;
    end else begin
        inter_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inter_2_ce1 = grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        inter_2_ce1 = grp_img_sharp_64_64_7_fu_102_out_r_ce1;
    end else begin
        inter_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        inter_2_we0 = grp_img_sharp_64_64_7_fu_102_out_r_we0;
    end else begin
        inter_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        inter_2_we1 = grp_img_sharp_64_64_7_fu_102_out_r_we1;
    end else begin
        inter_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        inter_3_address0 = grp_img_sharp_32_32_s_fu_152_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        inter_3_address0 = grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_3_address0;
    end else begin
        inter_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        inter_3_ce0 = grp_img_sharp_32_32_s_fu_152_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        inter_3_ce0 = grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_3_ce0;
    end else begin
        inter_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inter_3_we0 = grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_inter_3_we0;
    end else begin
        inter_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        inter_4_address0 = grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        inter_4_address0 = grp_img_sharp_32_32_s_fu_152_out_r_address0;
    end else begin
        inter_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        inter_4_ce0 = grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        inter_4_ce0 = grp_img_sharp_32_32_s_fu_152_out_r_ce0;
    end else begin
        inter_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        inter_4_ce1 = grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_ce1;
    end else begin
        inter_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        inter_4_ce2 = grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_ce2;
    end else begin
        inter_4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        inter_4_ce3 = grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_4_ce3;
    end else begin
        inter_4_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        inter_4_we0 = grp_img_sharp_32_32_s_fu_152_out_r_we0;
    end else begin
        inter_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        inter_5_address0 = grp_img_sharp_16_16_s_fu_188_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        inter_5_address0 = grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_5_address0;
    end else begin
        inter_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        inter_5_ce0 = grp_img_sharp_16_16_s_fu_188_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        inter_5_ce0 = grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_5_ce0;
    end else begin
        inter_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        inter_5_we0 = grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_inter_5_we0;
    end else begin
        inter_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        inter_6_address0 = grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        inter_6_address0 = grp_img_sharp_16_16_s_fu_188_out_r_address0;
    end else begin
        inter_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        inter_6_ce0 = grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        inter_6_ce0 = grp_img_sharp_16_16_s_fu_188_out_r_ce0;
    end else begin
        inter_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        inter_6_ce1 = grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_ce1;
    end else begin
        inter_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        inter_6_ce2 = grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_ce2;
    end else begin
        inter_6_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        inter_6_ce3 = grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_6_ce3;
    end else begin
        inter_6_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        inter_6_we0 = grp_img_sharp_16_16_s_fu_188_out_r_we0;
    end else begin
        inter_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        inter_7_address0 = grp_img_sharp_8_8_s_fu_224_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        inter_7_address0 = grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_7_address0;
    end else begin
        inter_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        inter_7_ce0 = grp_img_sharp_8_8_s_fu_224_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        inter_7_ce0 = grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_7_ce0;
    end else begin
        inter_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        inter_7_we0 = grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_inter_7_we0;
    end else begin
        inter_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        inter_8_address0 = grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        inter_8_address0 = grp_img_sharp_8_8_s_fu_224_out_r_address0;
    end else begin
        inter_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        inter_8_ce0 = grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        inter_8_ce0 = grp_img_sharp_8_8_s_fu_224_out_r_ce0;
    end else begin
        inter_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        inter_8_ce1 = grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_ce1;
    end else begin
        inter_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        inter_8_ce2 = grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_ce2;
    end else begin
        inter_8_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        inter_8_ce3 = grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_8_ce3;
    end else begin
        inter_8_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        inter_8_we0 = grp_img_sharp_8_8_s_fu_224_out_r_we0;
    end else begin
        inter_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        inter_9_address0 = grp_img_sharp_4_4_s_fu_260_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        inter_9_address0 = grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_9_address0;
    end else begin
        inter_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        inter_9_ce0 = grp_img_sharp_4_4_s_fu_260_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        inter_9_ce0 = grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_9_ce0;
    end else begin
        inter_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        inter_9_we0 = grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_inter_9_we0;
    end else begin
        inter_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        max_ret7_max_fu_283_i = grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_max_ret7_max_fu_283_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_ret7_max_fu_283_i = grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_max_ret7_max_fu_283_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_ret7_max_fu_283_i = grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_max_ret7_max_fu_283_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        max_ret7_max_fu_283_i = grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_max_ret7_max_fu_283_p_din1;
    end else begin
        max_ret7_max_fu_283_i = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        max_ret7_max_fu_283_j = grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_max_ret7_max_fu_283_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_ret7_max_fu_283_j = grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_max_ret7_max_fu_283_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_ret7_max_fu_283_j = grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_max_ret7_max_fu_283_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        max_ret7_max_fu_283_j = grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_max_ret7_max_fu_283_p_din2;
    end else begin
        max_ret7_max_fu_283_j = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        max_ret7_max_fu_283_k = grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_max_ret7_max_fu_283_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_ret7_max_fu_283_k = grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_max_ret7_max_fu_283_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_ret7_max_fu_283_k = grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_max_ret7_max_fu_283_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        max_ret7_max_fu_283_k = grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_max_ret7_max_fu_283_p_din3;
    end else begin
        max_ret7_max_fu_283_k = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        max_ret7_max_fu_283_l = grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_max_ret7_max_fu_283_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_ret7_max_fu_283_l = grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_max_ret7_max_fu_283_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_ret7_max_fu_283_l = grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_max_ret7_max_fu_283_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        max_ret7_max_fu_283_l = grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_max_ret7_max_fu_283_p_din4;
    end else begin
        max_ret7_max_fu_283_l = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_0_0_address0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_0_0_address0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_0_0_address0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_0_0_address0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_0_0_address0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_0_address0;
    end else begin
        p_ZL4demo_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_0_0_ce0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_0_0_ce0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_0_0_ce0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_0_0_ce0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_0_0_ce0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_0_ce0;
    end else begin
        p_ZL4demo_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_0_0_d0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_0_0_d0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_0_0_d0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_0_0_d0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_0_d0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_0_0_d0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_0_d0;
    end else begin
        p_ZL4demo_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_0_0_we0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_0_0_we0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_0_0_we0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_0_0_we0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_0_we0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_0_0_we0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_0_we0;
    end else begin
        p_ZL4demo_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_0_1_address0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_0_1_address0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_0_1_address0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_0_1_address0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_0_1_address0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_address0;
    end else begin
        p_ZL4demo_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_0_1_ce0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_0_1_ce0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_0_1_ce0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_0_1_ce0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_0_1_ce0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_ce0;
    end else begin
        p_ZL4demo_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_0_1_ce1 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_ce1;
    end else begin
        p_ZL4demo_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_0_1_d0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_0_1_d0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_0_1_d0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_0_1_d0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_0_1_d0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_d0;
    end else begin
        p_ZL4demo_0_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_0_1_we0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_0_1_we0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_0_1_we0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_0_1_we0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_0_1_we0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_1_we0;
    end else begin
        p_ZL4demo_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_0_2_address0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_0_2_address0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_0_2_address0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_0_2_address0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_0_2_address0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_2_address0;
    end else begin
        p_ZL4demo_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_0_2_ce0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_0_2_ce0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_0_2_ce0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_0_2_ce0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_0_2_ce0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_2_ce0;
    end else begin
        p_ZL4demo_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_0_2_d0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_0_2_d0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_0_2_d0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_0_2_d0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_0_2_d0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_2_d0;
    end else begin
        p_ZL4demo_0_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_0_2_we0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_0_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_0_2_we0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_0_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_0_2_we0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_0_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_0_2_we0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_0_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_0_2_we0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_0_2_we0;
    end else begin
        p_ZL4demo_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_1_0_address0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_1_0_address0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_1_0_address0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_0_address0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_1_0_address0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_address0;
    end else begin
        p_ZL4demo_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_1_0_ce0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_1_0_ce0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_1_0_ce0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_0_ce0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_1_0_ce0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_ce0;
    end else begin
        p_ZL4demo_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_1_0_ce1 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_ce1;
    end else begin
        p_ZL4demo_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_1_0_d0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_1_0_d0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_1_0_d0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_0_d0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_0_d0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_1_0_d0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_d0;
    end else begin
        p_ZL4demo_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_1_0_we0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_1_0_we0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_1_0_we0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_0_we0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_0_we0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_1_0_we0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_0_we0;
    end else begin
        p_ZL4demo_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_1_1_address0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_1_1_address0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_1_1_address0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_1_address0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_1_1_address0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_address0;
    end else begin
        p_ZL4demo_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_1_1_ce0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_1_1_ce0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_1_1_ce0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_1_ce0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_1_1_ce0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_ce0;
    end else begin
        p_ZL4demo_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_1_1_ce1 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_ce1;
    end else begin
        p_ZL4demo_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_1_1_d0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_1_1_d0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_1_1_d0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_1_d0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_1_1_d0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_d0;
    end else begin
        p_ZL4demo_1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_1_1_we0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_1_1_we0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_1_1_we0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_1_we0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_1_1_we0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_1_we0;
    end else begin
        p_ZL4demo_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_1_2_address0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_1_2_address0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_1_2_address0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_2_address0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_1_2_address0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_address0;
    end else begin
        p_ZL4demo_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_1_2_ce0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_1_2_ce0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_1_2_ce0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_2_ce0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_1_2_ce0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_ce0;
    end else begin
        p_ZL4demo_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_1_2_ce1 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_ce1;
    end else begin
        p_ZL4demo_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_1_2_d0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_1_2_d0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_1_2_d0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_2_d0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_1_2_d0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_d0;
    end else begin
        p_ZL4demo_1_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_1_2_we0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_1_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_1_2_we0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_1_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_1_2_we0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_1_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_2_we0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_1_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_1_2_we0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_1_2_we0;
    end else begin
        p_ZL4demo_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_2_0_address0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_2_0_address0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_0_address0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_2_0_address0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_2_0_address0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_0_address0;
    end else begin
        p_ZL4demo_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_2_0_ce0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_2_0_ce0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_0_ce0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_2_0_ce0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_2_0_ce0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_0_ce0;
    end else begin
        p_ZL4demo_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_2_0_d0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_2_0_d0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_0_d0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_2_0_d0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_0_d0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_2_0_d0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_0_d0;
    end else begin
        p_ZL4demo_2_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_2_0_we0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_2_0_we0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_0_we0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_2_0_we0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_0_we0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_2_0_we0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_0_we0;
    end else begin
        p_ZL4demo_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_2_1_address0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_2_1_address0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_1_address0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_2_1_address0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_2_1_address0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_address0;
    end else begin
        p_ZL4demo_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_2_1_ce0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_2_1_ce0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_1_ce0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_2_1_ce0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_2_1_ce0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_ce0;
    end else begin
        p_ZL4demo_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_2_1_ce1 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_ce1;
    end else begin
        p_ZL4demo_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_2_1_d0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_2_1_d0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_1_d0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_2_1_d0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_2_1_d0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_d0;
    end else begin
        p_ZL4demo_2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_2_1_we0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_2_1_we0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_1_we0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_2_1_we0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_2_1_we0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_1_we0;
    end else begin
        p_ZL4demo_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_2_2_address0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_2_2_address0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_2_address0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_2_2_address0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_2_2_address0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_2_address0;
    end else begin
        p_ZL4demo_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_2_2_ce0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_2_2_ce0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_2_ce0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_2_2_ce0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_2_2_ce0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_2_ce0;
    end else begin
        p_ZL4demo_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_2_2_d0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_2_2_d0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_2_d0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_2_2_d0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_2_2_d0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_2_d0;
    end else begin
        p_ZL4demo_2_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_2_2_we0 = grp_img_sharp_4_4_s_fu_260_p_ZL4demo_2_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_2_2_we0 = grp_img_sharp_8_8_s_fu_224_p_ZL4demo_2_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_2_we0 = grp_img_sharp_16_16_s_fu_188_p_ZL4demo_2_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_2_2_we0 = grp_img_sharp_32_32_s_fu_152_p_ZL4demo_2_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        p_ZL4demo_2_2_we0 = grp_img_sharp_64_64_7_fu_102_p_ZL4demo_2_2_we0;
    end else begin
        p_ZL4demo_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_img_sharp_64_64_7_fu_102_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_img_sharp_64_64_7_fu_102_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_img_sharp_32_32_s_fu_152_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_img_sharp_16_16_s_fu_188_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_img_sharp_8_8_s_fu_224_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_img_sharp_4_4_s_fu_260_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = grp_img_sharp_64_64_7_fu_102_A_address0;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_start = grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146_ap_start_reg;

assign grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_start = grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182_ap_start_reg;

assign grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_start = grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218_ap_start_reg;

assign grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_start = grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254_ap_start_reg;

assign grp_img_sharp_16_16_s_fu_188_ap_start = grp_img_sharp_16_16_s_fu_188_ap_start_reg;

assign grp_img_sharp_32_32_s_fu_152_ap_start = grp_img_sharp_32_32_s_fu_152_ap_start_reg;

assign grp_img_sharp_4_4_s_fu_260_ap_start = grp_img_sharp_4_4_s_fu_260_ap_start_reg;

assign grp_img_sharp_64_64_7_fu_102_ap_start = grp_img_sharp_64_64_7_fu_102_ap_start_reg;

assign grp_img_sharp_8_8_s_fu_224_ap_start = grp_img_sharp_8_8_s_fu_224_ap_start_reg;

endmodule //real_top_convol
