Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Nov 27 19:20:05 2018
| Host         : lab running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file seg7decimal_timing_summary_routed.rpt -pb seg7decimal_timing_summary_routed.pb -rpx seg7decimal_timing_summary_routed.rpx -warn_on_violation
| Design       : seg7decimal
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.164        0.000                      0                  279        0.152        0.000                      0                  279        4.500        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.164        0.000                      0                  279        0.152        0.000                      0                  279        4.500        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 1.911ns (35.573%)  route 3.461ns (64.427%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  one_sec_counter_reg[0]/Q
                         net (fo=4, routed)           0.659     6.262    one_sec_counter_reg[0]
    SLICE_X5Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.842 r  one_sec_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.842    one_sec_counter_reg[0]_i_11_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  one_sec_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.956    one_sec_counter_reg[0]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  one_sec_counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.265    p_0_in__0[10]
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.303     8.568 r  one_sec_counter[0]_i_5/O
                         net (fo=1, routed)           1.095     9.663    one_sec_counter[0]_i_5_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.787 r  one_sec_counter[0]_i_1/O
                         net (fo=27, routed)          0.732    10.519    clear
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[0]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.683    one_sec_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 1.911ns (35.573%)  route 3.461ns (64.427%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  one_sec_counter_reg[0]/Q
                         net (fo=4, routed)           0.659     6.262    one_sec_counter_reg[0]
    SLICE_X5Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.842 r  one_sec_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.842    one_sec_counter_reg[0]_i_11_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  one_sec_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.956    one_sec_counter_reg[0]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  one_sec_counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.265    p_0_in__0[10]
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.303     8.568 r  one_sec_counter[0]_i_5/O
                         net (fo=1, routed)           1.095     9.663    one_sec_counter[0]_i_5_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.787 r  one_sec_counter[0]_i_1/O
                         net (fo=27, routed)          0.732    10.519    clear
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[1]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.683    one_sec_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 1.911ns (35.573%)  route 3.461ns (64.427%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  one_sec_counter_reg[0]/Q
                         net (fo=4, routed)           0.659     6.262    one_sec_counter_reg[0]
    SLICE_X5Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.842 r  one_sec_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.842    one_sec_counter_reg[0]_i_11_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  one_sec_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.956    one_sec_counter_reg[0]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  one_sec_counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.265    p_0_in__0[10]
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.303     8.568 r  one_sec_counter[0]_i_5/O
                         net (fo=1, routed)           1.095     9.663    one_sec_counter[0]_i_5_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.787 r  one_sec_counter[0]_i_1/O
                         net (fo=27, routed)          0.732    10.519    clear
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[2]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.683    one_sec_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 1.911ns (35.573%)  route 3.461ns (64.427%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  one_sec_counter_reg[0]/Q
                         net (fo=4, routed)           0.659     6.262    one_sec_counter_reg[0]
    SLICE_X5Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.842 r  one_sec_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.842    one_sec_counter_reg[0]_i_11_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  one_sec_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.956    one_sec_counter_reg[0]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  one_sec_counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.265    p_0_in__0[10]
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.303     8.568 r  one_sec_counter[0]_i_5/O
                         net (fo=1, routed)           1.095     9.663    one_sec_counter[0]_i_5_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.787 r  one_sec_counter[0]_i_1/O
                         net (fo=27, routed)          0.732    10.519    clear
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[3]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.683    one_sec_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.911ns (35.896%)  route 3.413ns (64.104%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  one_sec_counter_reg[0]/Q
                         net (fo=4, routed)           0.659     6.262    one_sec_counter_reg[0]
    SLICE_X5Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.842 r  one_sec_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.842    one_sec_counter_reg[0]_i_11_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  one_sec_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.956    one_sec_counter_reg[0]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  one_sec_counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.265    p_0_in__0[10]
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.303     8.568 r  one_sec_counter[0]_i_5/O
                         net (fo=1, routed)           1.095     9.663    one_sec_counter[0]_i_5_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.787 r  one_sec_counter[0]_i_1/O
                         net (fo=27, routed)          0.684    10.471    clear
    SLICE_X4Y19          FDRE                                         r  one_sec_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  one_sec_counter_reg[10]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.656    one_sec_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.911ns (35.896%)  route 3.413ns (64.104%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  one_sec_counter_reg[0]/Q
                         net (fo=4, routed)           0.659     6.262    one_sec_counter_reg[0]
    SLICE_X5Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.842 r  one_sec_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.842    one_sec_counter_reg[0]_i_11_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  one_sec_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.956    one_sec_counter_reg[0]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  one_sec_counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.265    p_0_in__0[10]
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.303     8.568 r  one_sec_counter[0]_i_5/O
                         net (fo=1, routed)           1.095     9.663    one_sec_counter[0]_i_5_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.787 r  one_sec_counter[0]_i_1/O
                         net (fo=27, routed)          0.684    10.471    clear
    SLICE_X4Y19          FDRE                                         r  one_sec_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  one_sec_counter_reg[11]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.656    one_sec_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.911ns (35.896%)  route 3.413ns (64.104%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  one_sec_counter_reg[0]/Q
                         net (fo=4, routed)           0.659     6.262    one_sec_counter_reg[0]
    SLICE_X5Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.842 r  one_sec_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.842    one_sec_counter_reg[0]_i_11_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  one_sec_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.956    one_sec_counter_reg[0]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  one_sec_counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.265    p_0_in__0[10]
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.303     8.568 r  one_sec_counter[0]_i_5/O
                         net (fo=1, routed)           1.095     9.663    one_sec_counter[0]_i_5_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.787 r  one_sec_counter[0]_i_1/O
                         net (fo=27, routed)          0.684    10.471    clear
    SLICE_X4Y19          FDRE                                         r  one_sec_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  one_sec_counter_reg[8]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.656    one_sec_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.911ns (35.896%)  route 3.413ns (64.104%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  one_sec_counter_reg[0]/Q
                         net (fo=4, routed)           0.659     6.262    one_sec_counter_reg[0]
    SLICE_X5Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.842 r  one_sec_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.842    one_sec_counter_reg[0]_i_11_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  one_sec_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.956    one_sec_counter_reg[0]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  one_sec_counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.265    p_0_in__0[10]
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.303     8.568 r  one_sec_counter[0]_i_5/O
                         net (fo=1, routed)           1.095     9.663    one_sec_counter[0]_i_5_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.787 r  one_sec_counter[0]_i_1/O
                         net (fo=27, routed)          0.684    10.471    clear
    SLICE_X4Y19          FDRE                                         r  one_sec_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  one_sec_counter_reg[9]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.656    one_sec_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.911ns (36.531%)  route 3.320ns (63.469%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  one_sec_counter_reg[0]/Q
                         net (fo=4, routed)           0.659     6.262    one_sec_counter_reg[0]
    SLICE_X5Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.842 r  one_sec_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.842    one_sec_counter_reg[0]_i_11_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  one_sec_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.956    one_sec_counter_reg[0]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  one_sec_counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.265    p_0_in__0[10]
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.303     8.568 r  one_sec_counter[0]_i_5/O
                         net (fo=1, routed)           1.095     9.663    one_sec_counter[0]_i_5_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.787 r  one_sec_counter[0]_i_1/O
                         net (fo=27, routed)          0.591    10.378    clear
    SLICE_X4Y18          FDRE                                         r  one_sec_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  one_sec_counter_reg[4]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y18          FDRE (Setup_fdre_C_R)       -0.429    14.657    one_sec_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.911ns (36.531%)  route 3.320ns (63.469%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  one_sec_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  one_sec_counter_reg[0]/Q
                         net (fo=4, routed)           0.659     6.262    one_sec_counter_reg[0]
    SLICE_X5Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.842 r  one_sec_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.842    one_sec_counter_reg[0]_i_11_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  one_sec_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.956    one_sec_counter_reg[0]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  one_sec_counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.265    p_0_in__0[10]
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.303     8.568 r  one_sec_counter[0]_i_5/O
                         net (fo=1, routed)           1.095     9.663    one_sec_counter[0]_i_5_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.787 r  one_sec_counter[0]_i_1/O
                         net (fo=27, routed)          0.591    10.378    clear
    SLICE_X4Y18          FDRE                                         r  one_sec_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  one_sec_counter_reg[5]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y18          FDRE (Setup_fdre_C_R)       -0.429    14.657    one_sec_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  4.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 reg_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_laps_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.580     1.463    clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  reg_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  reg_d_reg[0]/Q
                         net (fo=2, routed)           0.099     1.703    reg_d_reg_n_0_[0]
    SLICE_X6Y24          LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  reg_laps_1[0]_i_1/O
                         net (fo=2, routed)           0.000     1.748    reg_laps_1[0]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  reg_laps_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  reg_laps_1_reg[0]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.120     1.596    reg_laps_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 reg_laps_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_laps_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  reg_laps_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  reg_laps_1_reg[14]/Q
                         net (fo=2, routed)           0.119     1.725    reg_laps_1[14]
    SLICE_X3Y25          FDRE                                         r  reg_laps_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.850     1.977    clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  reg_laps_2_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.072     1.537    reg_laps_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 reg_laps_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_laps_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.580     1.463    clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  reg_laps_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  reg_laps_1_reg[4]/Q
                         net (fo=2, routed)           0.128     1.732    reg_laps_1[4]
    SLICE_X5Y25          FDRE                                         r  reg_laps_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  reg_laps_2_reg[4]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.066     1.529    reg_laps_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 reg_laps_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_laps_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.580     1.463    clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  reg_laps_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  reg_laps_1_reg[8]/Q
                         net (fo=2, routed)           0.128     1.732    reg_laps_1[8]
    SLICE_X5Y24          FDRE                                         r  reg_laps_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  reg_laps_2_reg[8]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.066     1.529    reg_laps_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 reg_d_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  reg_d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.128     1.593 r  reg_d_reg[15]/Q
                         net (fo=2, routed)           0.070     1.663    p_0_in[3]
    SLICE_X1Y24          LUT6 (Prop_lut6_I0_O)        0.099     1.762 r  digit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.762    digit[3]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.850     1.977    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  digit_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.091     1.556    digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 temp_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.548%)  route 0.161ns (46.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  temp_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  temp_d1_reg[1]/Q
                         net (fo=6, routed)           0.161     1.767    temp_d1_reg_n_0_[1]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  temp_d1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    temp_d1[2]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  temp_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  temp_d1_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120     1.599    temp_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 reg_d_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_laps_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.580     1.463    clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reg_d_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  reg_d_reg[13]/Q
                         net (fo=2, routed)           0.156     1.760    p_0_in[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  reg_laps_1[13]_i_1/O
                         net (fo=2, routed)           0.000     1.805    reg_laps_1[13]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  reg_laps_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.850     1.977    clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  reg_laps_1_reg[13]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.091     1.590    reg_laps_1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 reg_laps_3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_laps_4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  reg_laps_3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  reg_laps_3_reg[13]/Q
                         net (fo=2, routed)           0.121     1.750    reg_laps_3[13]
    SLICE_X2Y25          FDRE                                         r  reg_laps_4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.850     1.977    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  reg_laps_4_reg[13]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.063     1.528    reg_laps_4_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 reg_laps_3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_laps_4_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  reg_laps_3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  reg_laps_3_reg[11]/Q
                         net (fo=2, routed)           0.121     1.757    reg_laps_3[11]
    SLICE_X2Y17          FDRE                                         r  reg_laps_4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  reg_laps_4_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.063     1.535    reg_laps_4_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 reg_laps_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_laps_3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.473%)  route 0.183ns (56.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  reg_laps_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  reg_laps_2_reg[9]/Q
                         net (fo=2, routed)           0.183     1.790    reg_laps_2[9]
    SLICE_X2Y21          FDRE                                         r  reg_laps_3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  reg_laps_3_reg[9]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.063     1.566    reg_laps_3_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    clkdiv_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    clkdiv_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    clkdiv_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    clkdiv_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    clkdiv_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    clkdiv_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    clkdiv_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    clkdiv_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    clkdiv_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    clkdiv_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    clkdiv_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    clkdiv_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    clkdiv_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    clkdiv_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    clkdiv_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    clkdiv_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    clkdiv_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    clkdiv_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    clkdiv_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    digit_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    digit_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    digit_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    digit_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    one_sec_counter_reg[20]/C



