{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Handwritten digits recognition (using Multilayer Perceptron)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "> - ü§ñ See [full list of Machine Learning Experiments](https://github.com/trekhleb/machine-learning-experiments) on **GitHub**<br/><br/>\n",
    "> - ‚ñ∂Ô∏è **Interactive Demo**: [try this model and other machine learning experiments in action](https://trekhleb.github.io/machine-learning-experiments/)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Experiment overview"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "In this experiment we will build a [Multilayer Perceptron](https://en.wikipedia.org/wiki/Multilayer_perceptron) (MLP) model using [Tensorflow](https://www.tensorflow.org/) to recognize handwritten digits.\n",
    "\n",
    "A **multilayer perceptron** (MLP) is a class of feedforward artificial neural network. An MLP consists of, at least, three layers of nodes: an input layer, a hidden layer and an output layer. Except for the input nodes, each node is a neuron that uses a nonlinear activation function. MLP utilizes a supervised learning technique called backpropagation for training. Its multiple layers and non-linear activation distinguish MLP from a linear perceptron. It can distinguish data that is not linearly separable.\n",
    "\n",
    "![digits_recognition_mlp.png](../../demos/src/images/digits_recognition_mlp.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Import dependencies\n",
    "\n",
    "- [tensorflow](https://www.tensorflow.org/) - for developing and training ML models.\n",
    "- [matplotlib](https://matplotlib.org/) - for plotting the data.\n",
    "- [seaborn](https://seaborn.pydata.org/index.html) - for plotting confusion matrix.\n",
    "- [numpy](https://numpy.org/) - for linear algebra operations.\n",
    "- [pandas](https://pandas.pydata.org/) - for displaying training/test data in a table.\n",
    "- [math](https://docs.python.org/3/library/math.html) - for calculating square roots etc.\n",
    "- [datetime](https://docs.python.org/3.8/library/datetime.html) - for generating a logs folder names."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Selecting Tensorflow version v2 (the command is relevant for Colab only).\n",
    "%tensorflow_version 2.x"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2023-06-20 16:34:11.698621: I tensorflow/core/util/port.cc:110] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2023-06-20 16:34:11.719317: I tensorflow/tsl/cuda/cudart_stub.cc:28] Could not find cuda drivers on your machine, GPU will not be used.\n",
      "2023-06-20 16:34:11.846496: I tensorflow/tsl/cuda/cudart_stub.cc:28] Could not find cuda drivers on your machine, GPU will not be used.\n",
      "2023-06-20 16:34:11.847232: I tensorflow/core/platform/cpu_feature_guard.cc:182] This TensorFlow binary is optimized to use available CPU instructions in performance-critical operations.\n",
      "To enable the following instructions: AVX2 AVX512F AVX512_VNNI FMA, in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2023-06-20 16:34:12.490283: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Could not find TensorRT\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Python version: 3.10.9\n",
      "Tensorflow version: 2.12.0\n",
      "Keras version: 2.12.0\n"
     ]
    }
   ],
   "source": [
    "import tensorflow as tf\n",
    "import matplotlib.pyplot as plt\n",
    "import seaborn as sn\n",
    "import numpy as np\n",
    "import pandas as pd\n",
    "import math\n",
    "import datetime\n",
    "import platform\n",
    "\n",
    "print('Python version:', platform.python_version())\n",
    "print('Tensorflow version:', tf.__version__)\n",
    "print('Keras version:', tf.keras.__version__)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Configuring Tensorboard\n",
    "\n",
    "We will use [Tensorboard](https://www.tensorflow.org/tensorboard) to debug the model later."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Load the TensorBoard notebook extension.\n",
    "# %reload_ext tensorboard\n",
    "%load_ext tensorboard"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Clear any logs from previous runs.\n",
    "!rm -rf ./.logs/"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Load the data\n",
    "\n",
    "The **training** dataset consists of 60000 28x28px images of hand-written digits from `0` to `9`.\n",
    "\n",
    "The **test** dataset consists of 10000 28x28px images."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "mnist_dataset = tf.keras.datasets.mnist\n",
    "(x_train, y_train), (x_test, y_test) = mnist_dataset.load_data()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "x_train: (60000, 28, 28)\n",
      "y_train: (60000,)\n",
      "x_test: (10000, 28, 28)\n",
      "y_test: (10000,)\n"
     ]
    }
   ],
   "source": [
    "print('x_train:', x_train.shape)\n",
    "print('y_train:', y_train.shape)\n",
    "print('x_test:', x_test.shape)\n",
    "print('y_test:', y_test.shape)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Explore the data\n",
    "\n",
    "Here is how each image in the dataset looks like. It is a 28x28 matrix of integers (from `0` to `255`). Each integer represents a color of a pixel."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>0</th>\n",
       "      <th>1</th>\n",
       "      <th>2</th>\n",
       "      <th>3</th>\n",
       "      <th>4</th>\n",
       "      <th>5</th>\n",
       "      <th>6</th>\n",
       "      <th>7</th>\n",
       "      <th>8</th>\n",
       "      <th>9</th>\n",
       "      <th>...</th>\n",
       "      <th>18</th>\n",
       "      <th>19</th>\n",
       "      <th>20</th>\n",
       "      <th>21</th>\n",
       "      <th>22</th>\n",
       "      <th>23</th>\n",
       "      <th>24</th>\n",
       "      <th>25</th>\n",
       "      <th>26</th>\n",
       "      <th>27</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>175</td>\n",
       "      <td>26</td>\n",
       "      <td>166</td>\n",
       "      <td>255</td>\n",
       "      <td>247</td>\n",
       "      <td>127</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>30</td>\n",
       "      <td>36</td>\n",
       "      <td>...</td>\n",
       "      <td>225</td>\n",
       "      <td>172</td>\n",
       "      <td>253</td>\n",
       "      <td>242</td>\n",
       "      <td>195</td>\n",
       "      <td>64</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>49</td>\n",
       "      <td>238</td>\n",
       "      <td>253</td>\n",
       "      <td>...</td>\n",
       "      <td>93</td>\n",
       "      <td>82</td>\n",
       "      <td>82</td>\n",
       "      <td>56</td>\n",
       "      <td>39</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>18</td>\n",
       "      <td>219</td>\n",
       "      <td>253</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>80</td>\n",
       "      <td>156</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>14</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>25</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>150</td>\n",
       "      <td>27</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>253</td>\n",
       "      <td>187</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>253</td>\n",
       "      <td>249</td>\n",
       "      <td>64</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>253</td>\n",
       "      <td>207</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>250</td>\n",
       "      <td>182</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>78</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>23</td>\n",
       "      <td>66</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>18</td>\n",
       "      <td>171</td>\n",
       "      <td>219</td>\n",
       "      <td>253</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>55</td>\n",
       "      <td>172</td>\n",
       "      <td>226</td>\n",
       "      <td>253</td>\n",
       "      <td>253</td>\n",
       "      <td>253</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>136</td>\n",
       "      <td>253</td>\n",
       "      <td>253</td>\n",
       "      <td>253</td>\n",
       "      <td>212</td>\n",
       "      <td>135</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>28 rows √ó 28 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "    0   1   2   3    4    5    6    7    8    9   ...   18   19   20   21  \\\n",
       "0    0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "1    0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "2    0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "3    0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "4    0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "5    0   0   0   0    0    0    0    0    0    0  ...  175   26  166  255   \n",
       "6    0   0   0   0    0    0    0    0   30   36  ...  225  172  253  242   \n",
       "7    0   0   0   0    0    0    0   49  238  253  ...   93   82   82   56   \n",
       "8    0   0   0   0    0    0    0   18  219  253  ...    0    0    0    0   \n",
       "9    0   0   0   0    0    0    0    0   80  156  ...    0    0    0    0   \n",
       "10   0   0   0   0    0    0    0    0    0   14  ...    0    0    0    0   \n",
       "11   0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "12   0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "13   0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "14   0   0   0   0    0    0    0    0    0    0  ...   25    0    0    0   \n",
       "15   0   0   0   0    0    0    0    0    0    0  ...  150   27    0    0   \n",
       "16   0   0   0   0    0    0    0    0    0    0  ...  253  187    0    0   \n",
       "17   0   0   0   0    0    0    0    0    0    0  ...  253  249   64    0   \n",
       "18   0   0   0   0    0    0    0    0    0    0  ...  253  207    2    0   \n",
       "19   0   0   0   0    0    0    0    0    0    0  ...  250  182    0    0   \n",
       "20   0   0   0   0    0    0    0    0    0    0  ...   78    0    0    0   \n",
       "21   0   0   0   0    0    0    0    0   23   66  ...    0    0    0    0   \n",
       "22   0   0   0   0    0    0   18  171  219  253  ...    0    0    0    0   \n",
       "23   0   0   0   0   55  172  226  253  253  253  ...    0    0    0    0   \n",
       "24   0   0   0   0  136  253  253  253  212  135  ...    0    0    0    0   \n",
       "25   0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "26   0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "27   0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "\n",
       "     22   23  24  25  26  27  \n",
       "0     0    0   0   0   0   0  \n",
       "1     0    0   0   0   0   0  \n",
       "2     0    0   0   0   0   0  \n",
       "3     0    0   0   0   0   0  \n",
       "4     0    0   0   0   0   0  \n",
       "5   247  127   0   0   0   0  \n",
       "6   195   64   0   0   0   0  \n",
       "7    39    0   0   0   0   0  \n",
       "8     0    0   0   0   0   0  \n",
       "9     0    0   0   0   0   0  \n",
       "10    0    0   0   0   0   0  \n",
       "11    0    0   0   0   0   0  \n",
       "12    0    0   0   0   0   0  \n",
       "13    0    0   0   0   0   0  \n",
       "14    0    0   0   0   0   0  \n",
       "15    0    0   0   0   0   0  \n",
       "16    0    0   0   0   0   0  \n",
       "17    0    0   0   0   0   0  \n",
       "18    0    0   0   0   0   0  \n",
       "19    0    0   0   0   0   0  \n",
       "20    0    0   0   0   0   0  \n",
       "21    0    0   0   0   0   0  \n",
       "22    0    0   0   0   0   0  \n",
       "23    0    0   0   0   0   0  \n",
       "24    0    0   0   0   0   0  \n",
       "25    0    0   0   0   0   0  \n",
       "26    0    0   0   0   0   0  \n",
       "27    0    0   0   0   0   0  \n",
       "\n",
       "[28 rows x 28 columns]"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "pd.DataFrame(x_train[0])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This matrix of numbers may be drawn as follows: "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAaEAAAGdCAYAAAC7EMwUAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy88F64QAAAACXBIWXMAAA9hAAAPYQGoP6dpAAAaaElEQVR4nO3dfWyV9f3/8dfh7gjs9LgG23MqtWkMbhMIGzcrMrnzOzqajIm4BHVxdH8QmAVDgBlZs9DdhBoMxGxVlrkFIYqSGHAYiFgCLRKGqaQExhxBKaOGdg2dnFMra4d8fn8Qzs9DK/g5nsO7p30+kpPY65w318fLK31yeU6vBpxzTgAAGBhkvQAAwMBFhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgJkh1gu43pUrV3T+/HmFQiEFAgHr5QAAPDnn1NHRoYKCAg0adONrnT4XofPnz6uwsNB6GQCAr6i5uVmjR4++4Wv6XIRCoZCkq4vPyckxXg0AwFc8HldhYWHi+/mNZCxCL7zwgp599lm1tLRo7Nixeu655zR9+vSbzl37X3A5OTlECACy2Jd5SyUjH0zYvn27VqxYocrKSjU2Nmr69OkqKyvTuXPnMrE7AECWCmTiLtolJSWaOHGiNm3alNj2rW99S/Pnz1d1dfUNZ+PxuMLhsGKxGFdCAJCFfL6Pp/1KqLu7W0ePHlVpaWnS9tLSUh0+fLjH67u6uhSPx5MeAICBIe0RunDhgj777DPl5+cnbc/Pz1dra2uP11dXVyscDicefDIOAAaOjP2w6vVvSDnnen2Tas2aNYrFYolHc3NzppYEAOhj0v7puFGjRmnw4ME9rnra2tp6XB1JUjAYVDAYTPcyAABZIO1XQsOGDdOkSZNUW1ubtL22tlbTpk1L9+4AAFksIz8ntHLlSj3++OOaPHmy7rvvPv3pT3/SuXPntHTp0kzsDgCQpTISoYULF6q9vV2/+c1v1NLSonHjxmnPnj0qKirKxO4AAFkqIz8n9FXwc0IAkN1Mf04IAIAviwgBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADAzxHoBQF/y2Wefec/EYrEMrCQ9ampqUpr79NNPvWdOnTrlPfP88897z6xevdp75tVXX/WekaTbbrvNe+bpp5/2nlm7dq33TH/BlRAAwAwRAgCYSXuEqqqqFAgEkh6RSCTduwEA9AMZeU9o7Nix2rdvX+LrwYMHZ2I3AIAsl5EIDRkyhKsfAMBNZeQ9odOnT6ugoEDFxcV65JFHdObMmS98bVdXl+LxeNIDADAwpD1CJSUl2rp1q/bu3asXX3xRra2tmjZtmtrb23t9fXV1tcLhcOJRWFiY7iUBAPqotEeorKxMDz/8sMaPH6/vf//72r17tyRpy5Ytvb5+zZo1isViiUdzc3O6lwQA6KMy/sOqI0eO1Pjx43X69Olenw8GgwoGg5leBgCgD8r4zwl1dXXp/fffVzQazfSuAABZJu0RWr16terr69XU1KR3331XP/7xjxWPx7Vo0aJ07woAkOXS/r/jPvroIz366KO6cOGC7rjjDk2dOlVHjhxRUVFRuncFAMhyaY/Qa6+9lu4/En3UuXPnvGe6u7u9Zw4fPuw9c+jQIe8ZSbp48aL3zOuvv57SvvqbVD7Zunz5cu+ZnTt3es+EQiHvGUmaMGGC98zMmTNT2tdAxb3jAABmiBAAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzGf+lduj7GhsbU5p74IEHvGdisVhK+8KtNXjwYO+Z3/3ud94zI0eO9J75yU9+4j1TUFDgPSNJX//6171nvvGNb6S0r4GKKyEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCY4S7aUFFRUUpzo0aN8p7hLtpXlZSUeM+kckfnAwcOeM9I0rBhw7xnHn/88ZT2hYGNKyEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAw3MIVyc3NTmnv22We9Z958803vme985zveM08++aT3TKq+/e1ve8/s27fPe2bkyJHeM3//+9+9ZyTp97//fUpzgC+uhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAMwHnnLNexOfF43GFw2HFYjHl5ORYLwdpFo/HvWdCoZD3zJIlS7xnJOnPf/6z98zLL7/sPfPYY495zwDZwuf7OFdCAAAzRAgAYMY7QgcPHtS8efNUUFCgQCCgN954I+l555yqqqpUUFCg4cOHa9asWTp58mS61gsA6Ee8I9TZ2akJEyaopqam1+fXr1+vjRs3qqamRg0NDYpEIpozZ446Ojq+8mIBAP2L929WLSsrU1lZWa/POef03HPPqbKyUgsWLJAkbdmyRfn5+dq2bVvKbxYDAPqntL4n1NTUpNbWVpWWlia2BYNBzZw5U4cPH+51pqurS/F4POkBABgY0hqh1tZWSVJ+fn7S9vz8/MRz16uurlY4HE48CgsL07kkAEAflpFPxwUCgaSvnXM9tl2zZs0axWKxxKO5uTkTSwIA9EHe7wndSCQSkXT1iigajSa2t7W19bg6uiYYDCoYDKZzGQCALJHWK6Hi4mJFIhHV1tYmtnV3d6u+vl7Tpk1L564AAP2A95XQJ598og8++CDxdVNTk44dO6bc3FzdddddWrFihdatW6cxY8ZozJgxWrdunUaMGMFtSgAAPXhH6L333tPs2bMTX69cuVKStGjRIr300kt66qmndOnSJT3xxBP6+OOPVVJSorfffjul+38BAPo3bmCKfukXv/hFSnMbNmzwnpk1a5b3zL59+7xnBg3iLlvIDtzAFACQFYgQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGAmrb9ZFegrqqqqUpo7evSo90xdXZ33TCp30S4tLfWeAfo6roQAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADMB55yzXsTnxeNxhcNhxWIx5eTkWC8HA8yHH37oPTNx4kTvmdtvv917Zvbs2d4zkydP9p6RpIqKCu+ZQCCQ0r7Q//h8H+dKCABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwM8R6AUBfcvfdd3vPvPTSS94zP/vZz7xntm7dektmJKmzs9N75qc//an3TDQa9Z5B/8KVEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABgJuCcc9aL+Lx4PK5wOKxYLKacnBzr5QAZceLECe+ZVatWec/s27fPeyZVS5cu9Z6prKz0nrnzzju9Z3Br+Xwf50oIAGCGCAEAzHhH6ODBg5o3b54KCgoUCAT0xhtvJD1fXl6uQCCQ9Jg6dWq61gsA6Ee8I9TZ2akJEyaopqbmC18zd+5ctbS0JB579uz5SosEAPRP3r9ZtaysTGVlZTd8TTAYVCQSSXlRAICBISPvCdXV1SkvL0/33HOPFi9erLa2ti98bVdXl+LxeNIDADAwpD1CZWVleuWVV7R//35t2LBBDQ0NeuCBB9TV1dXr66urqxUOhxOPwsLCdC8JANBHef/vuJtZuHBh4p/HjRunyZMnq6ioSLt379aCBQt6vH7NmjVauXJl4ut4PE6IAGCASHuErheNRlVUVKTTp0/3+nwwGFQwGMz0MgAAfVDGf06ovb1dzc3Nikajmd4VACDLeF8JffLJJ/rggw8SXzc1NenYsWPKzc1Vbm6uqqqq9PDDDysajers2bP65S9/qVGjRumhhx5K68IBANnPO0LvvfeeZs+enfj62vs5ixYt0qZNm3TixAlt3bpVFy9eVDQa1ezZs7V9+3aFQqH0rRoA0C9wA1MgS1y8eNF75s0330xpX+Xl5d4zqXwr+b//+z/vmdraWu8Z3FrcwBQAkBWIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABghrtoA+ghld92/L///c97ZujQod4ze/fu9Z6ZNWuW9wxSx120AQBZgQgBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwM8R6AcBAdPz4ce+Z119/3XumoaHBe0ZK7Wakqbj33nu9Z2bMmJGBlcAKV0IAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBluYAp8zqlTp7xn/vCHP3jP7Nixw3umtbXVe+ZWGjLE/9tJNBr1nhk0iL879yf81wQAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzHADU/R5qdy4c9u2bSntq6amxnvm7NmzKe2rL5syZYr3TGVlpffMj370I+8Z9C9cCQEAzBAhAIAZrwhVV1drypQpCoVCysvL0/z583v8/hXnnKqqqlRQUKDhw4dr1qxZOnnyZFoXDQDoH7wiVF9fr4qKCh05ckS1tbW6fPmySktL1dnZmXjN+vXrtXHjRtXU1KihoUGRSERz5sxRR0dH2hcPAMhuXh9MeOutt5K+3rx5s/Ly8nT06FHNmDFDzjk999xzqqys1IIFCyRJW7ZsUX5+vrZt26YlS5akb+UAgKz3ld4TisVikqTc3FxJUlNTk1pbW1VaWpp4TTAY1MyZM3X48OFe/4yuri7F4/GkBwBgYEg5Qs45rVy5Uvfff7/GjRsn6f9/lDY/Pz/ptfn5+V/4Mdvq6mqFw+HEo7CwMNUlAQCyTMoRWrZsmY4fP65XX321x3OBQCDpa+dcj23XrFmzRrFYLPFobm5OdUkAgCyT0g+rLl++XLt27dLBgwc1evToxPZIJCLp6hVRNBpNbG9ra+txdXRNMBhUMBhMZRkAgCzndSXknNOyZcu0Y8cO7d+/X8XFxUnPFxcXKxKJqLa2NrGtu7tb9fX1mjZtWnpWDADoN7yuhCoqKrRt2zb99a9/VSgUSrzPEw6HNXz4cAUCAa1YsULr1q3TmDFjNGbMGK1bt04jRozQY489lpF/AQBA9vKK0KZNmyRJs2bNStq+efNmlZeXS5KeeuopXbp0SU888YQ+/vhjlZSU6O2331YoFErLggEA/UfAOeesF/F58Xhc4XBYsVhMOTk51svBDfz73//2nknl7hnLli3znvnnP//pPdPXlZSUeM889dRTKe3rwQcf9J4ZNIi7gOEqn+/jnDUAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwk9JvVkXf9Z///Md7ZsmSJSnt69ixY94zH374YUr76su+973vec+sWrXKe+YHP/iB98zw4cO9Z4BbiSshAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMNzC9Rd59913vmfXr13vPNDQ0eM989NFH3jN93YgRI1Kae/LJJ71nKisrvWdGjhzpPQP0R1wJAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmuIHpLbJz585bMnMr3Xvvvd4z8+bN854ZPHiw98zq1au9ZyTp9ttvT2kOQGq4EgIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzAScc856EZ8Xj8cVDocVi8WUk5NjvRwAgCef7+NcCQEAzBAhAIAZrwhVV1drypQpCoVCysvL0/z583Xq1Kmk15SXlysQCCQ9pk6dmtZFAwD6B68I1dfXq6KiQkeOHFFtba0uX76s0tJSdXZ2Jr1u7ty5amlpSTz27NmT1kUDAPoHr9+s+tZbbyV9vXnzZuXl5eno0aOaMWNGYnswGFQkEknPCgEA/dZXek8oFotJknJzc5O219XVKS8vT/fcc48WL16stra2L/wzurq6FI/Hkx4AgIEh5Y9oO+f04IMP6uOPP9Y777yT2L59+3Z97WtfU1FRkZqamvSrX/1Kly9f1tGjRxUMBnv8OVVVVfr1r3/dYzsf0QaA7OTzEe2UI1RRUaHdu3fr0KFDGj169Be+rqWlRUVFRXrttde0YMGCHs93dXWpq6srafGFhYVECACylE+EvN4Tumb58uXatWuXDh48eMMASVI0GlVRUZFOnz7d6/PBYLDXKyQAQP/nFSHnnJYvX66dO3eqrq5OxcXFN51pb29Xc3OzotFoyosEAPRPXh9MqKio0Msvv6xt27YpFAqptbVVra2tunTpkiTpk08+0erVq/W3v/1NZ8+eVV1dnebNm6dRo0bpoYceysi/AAAge3m9JxQIBHrdvnnzZpWXl+vSpUuaP3++GhsbdfHiRUWjUc2ePVu//e1vVVhY+KX2wb3jACC7Zew9oZv1avjw4dq7d6/PHwkAGMC4dxwAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwMwQ6wVczzknSYrH48YrAQCk4tr372vfz2+kz0Woo6NDklRYWGi8EgDAV9HR0aFwOHzD1wTcl0nVLXTlyhWdP39eoVBIgUAg6bl4PK7CwkI1NzcrJyfHaIX2OA5XcRyu4jhcxXG4qi8cB+ecOjo6VFBQoEGDbvyuT5+7Eho0aJBGjx59w9fk5OQM6JPsGo7DVRyHqzgOV3EcrrI+Dje7ArqGDyYAAMwQIQCAmayKUDAY1Nq1axUMBq2XYorjcBXH4SqOw1Uch6uy7Tj0uQ8mAAAGjqy6EgIA9C9ECABghggBAMwQIQCAmayK0AsvvKDi4mLddtttmjRpkt555x3rJd1SVVVVCgQCSY9IJGK9rIw7ePCg5s2bp4KCAgUCAb3xxhtJzzvnVFVVpYKCAg0fPlyzZs3SyZMnbRabQTc7DuXl5T3Oj6lTp9osNkOqq6s1ZcoUhUIh5eXlaf78+Tp16lTSawbC+fBljkO2nA9ZE6Ht27drxYoVqqysVGNjo6ZPn66ysjKdO3fOemm31NixY9XS0pJ4nDhxwnpJGdfZ2akJEyaopqam1+fXr1+vjRs3qqamRg0NDYpEIpozZ07iPoT9xc2OgyTNnTs36fzYs2fPLVxh5tXX16uiokJHjhxRbW2tLl++rNLSUnV2diZeMxDOhy9zHKQsOR9clvjud7/rli5dmrTtm9/8pnv66aeNVnTrrV271k2YMMF6GaYkuZ07dya+vnLliotEIu6ZZ55JbPvvf//rwuGw++Mf/2iwwlvj+uPgnHOLFi1yDz74oMl6rLS1tTlJrr6+3jk3cM+H64+Dc9lzPmTFlVB3d7eOHj2q0tLSpO2lpaU6fPiw0apsnD59WgUFBSouLtYjjzyiM2fOWC/JVFNTk1pbW5POjWAwqJkzZw64c0OS6urqlJeXp3vuuUeLFy9WW1ub9ZIyKhaLSZJyc3MlDdzz4frjcE02nA9ZEaELFy7os88+U35+ftL2/Px8tba2Gq3q1ispKdHWrVu1d+9evfjii2ptbdW0adPU3t5uvTQz1/77D/RzQ5LKysr0yiuvaP/+/dqwYYMaGhr0wAMPqKury3ppGeGc08qVK3X//fdr3Lhxkgbm+dDbcZCy53zoc3fRvpHrf7WDc67Htv6srKws8c/jx4/Xfffdp7vvvltbtmzRypUrDVdmb6CfG5K0cOHCxD+PGzdOkydPVlFRkXbv3q0FCxYYriwzli1bpuPHj+vQoUM9nhtI58MXHYdsOR+y4kpo1KhRGjx4cI+/ybS1tfX4G89AMnLkSI0fP16nT5+2XoqZa58O5NzoKRqNqqioqF+eH8uXL9euXbt04MCBpF/9MtDOhy86Dr3pq+dDVkRo2LBhmjRpkmpra5O219bWatq0aUarstfV1aX3339f0WjUeilmiouLFYlEks6N7u5u1dfXD+hzQ5La29vV3Nzcr84P55yWLVumHTt2aP/+/SouLk56fqCcDzc7Dr3ps+eD4YcivLz22mtu6NCh7i9/+Yv7xz/+4VasWOFGjhzpzp49a720W2bVqlWurq7OnTlzxh05csT98Ic/dKFQqN8fg46ODtfY2OgaGxudJLdx40bX2Njo/vWvfznnnHvmmWdcOBx2O3bscCdOnHCPPvqoi0ajLh6PG688vW50HDo6OtyqVavc4cOHXVNTkztw4IC777773J133tmvjsPPf/5zFw6HXV1dnWtpaUk8Pv3008RrBsL5cLPjkE3nQ9ZEyDnnnn/+eVdUVOSGDRvmJk6cmPRxxIFg4cKFLhqNuqFDh7qCggK3YMECd/LkSetlZdyBAwecpB6PRYsWOeeufix37dq1LhKJuGAw6GbMmOFOnDhhu+gMuNFx+PTTT11paam744473NChQ91dd93lFi1a5M6dO2e97LTq7d9fktu8eXPiNQPhfLjZccim84Ff5QAAMJMV7wkBAPonIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMDM/wNrWGQKV9OZ3gAAAABJRU5ErkJggg==\n",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "plt.imshow(x_train[0], cmap=plt.cm.binary)\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's print some more training examples to get the feeling of how the digits were written."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAxoAAAMpCAYAAACDrkVRAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy88F64QAAAACXBIWXMAAA9hAAAPYQGoP6dpAABsTklEQVR4nO3deZzN9f///8fYl2bGEjKMJWTflUjJ2oKIiDYU5Z01UWgTolTepd4UlTXhXVkqJelte6PGMkWyVbbGHmYskZnz++P7y6fXeTx7z2uO5zmvc+bcrpdLfzzvl+d5nUf1dM48vOb5esb4fD6fAAAAAIBFObwuAAAAAED2Q6MBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGBdLjeTMjIyJCUlRWJjYyUmJibYNSEC+Hw+SUtLk4SEBMmRI7j9KusP/kK5/kRYg3Bi/cFrfAfDS1lZf64ajZSUFElMTLRSHLKX/fv3S+nSpYP6Hqw//J1QrD8R1iDMWH/wGt/B8JKb9eeq0YiNjb10wbi4uMuvDBEvNTVVEhMTL62NYGL9wV8o158IaxBOrD94je9geCkr689Vo/HnrbK4uDgWGRxCcRuV9Ye/E6rb+KxBmLD+4DW+g+ElN+uPzeAAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYB2NBgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1tFoAAAAALCORgMAAACAdbm8LgDA5dm4caPK3nzzTZXNmDHDMe7evbua079/f5XVq1fvMqoDAADRijsaAAAAAKyj0QAAAABgHY0GAAAAAOtoNAAAAABYx2bwv0hPT1fZqVOnArqWaTPu2bNnHeMdO3aoOf/6179UNmTIEJV98MEHjnG+fPnUnGHDhqnsueee08UiYiQnJ6usZcuWKktNTVVZTEyMYzxz5kw1Z9GiRSr77bffslAhYN/y5ctVdu+99zrGK1euVHMqV64ctJoQ+caMGaOyZ599VmU+n09lK1ascIybNm1qrS4gO+GOBgAAAADraDQAAAAAWEejAQAAAMC6iN+jsW/fPpVduHDBMV67dq2as2bNGpWdPHlSZR9++GHgxWUiMTFRZaYD0xYsWKCy2NhYx7h27dpqDr8zGvm+/fZbx7hTp05qjmkfkf9+DBGRuLg4xzhPnjxqzrFjx1S2bt06ldWvXz/Ta+HvrVq1SmXHjx93jO+8885QlRP2kpKSVNagQQMPKkEkmz59umP84osvqjk5c+ZUmWn/pukzFoDGHQ0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKyLqM3gmzdvVlnz5s1VFughe8Hmv8nMdFhQwYIFVeZ/MJWISEJCgmNcuHBhNYfDqsKX/+GNIiKbNm1S2X333ecYp6SkBPyelSpVcoyfeOIJNefuu+9W2Q033KAy/7U7YsSIgOuKRv6HfYmI7Nq1yzGO1s3gGRkZKvvll19U5v8gENOhasBf7d271zE+f/68R5UgHH3zzTcqmzVrlmNsepDH1q1bXV3/1VdfdYz9f44TEVm9erXK7r//fpU1bNjQ1XuGA+5oAAAAALCORgMAAACAdTQaAAAAAKyj0QAAAABgXURtBi9btqzKrrzySpUFczO4aQOOaSP2f/7zH5X5n55s2uCD6PDII4+obM6cOUF9z40bNzrGp0+fVnNMp8mbNi5v2bLFWl3RaMaMGSpr3LixB5WEn4MHD6psypQpKvP//KxSpUrQakLk+eqrr1Q2ceLETF9nWkeffvqpykqUKBFYYQgL8+bNU9nAgQNVdvToUcfY9NCJm2++WWXHjh1T2ZAhQzKty3R907Xmzp2b6bXCBXc0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwLqI2gxcpUkRlL7/8sso++eQTx7hu3bpqzoABA1y9Z506dRxj0wYz02neppMi3WxEQ/bjvwlbxLy50M3JxqZNZ23btlWZadOZ/ymkpj8Xbh9swCnMl8d0+jX+n169erma53/SPaLXmjVrVNajRw+VpaamZnqtoUOHqsz0IBqEr4sXLzrGSUlJak7v3r1VdubMGZX5PyDlmWeeUXOaNGmiMtOp8126dHGMly5dquaYNGjQwNW8cMUdDQAAAADW0WgAAAAAsI5GAwAAAIB1EbVHw6RDhw4qa968uWMcGxur5nz//fcqe+edd1Tm/7vupv0YJjVq1FCZ6dApZD/JycmOccuWLdUc0+8Kx8TEqOz22293jD/44AM1x3Sg3gsvvKAy/999L1asmJpTu3ZtV3V99tlnjvGmTZvUnHr16qksGpk+aw4fPuxBJZHh5MmTrua1atUquIUgYpgOwExJScn0daY9bw888ICNkuCh2bNnO8YPPfSQq9e1bt1aZf4H+8XFxbm6lulAQDd7MhITE1XWvXt3V+8ZrrijAQAAAMA6Gg0AAAAA1tFoAAAAALCORgMAAACAdRG/GdzEzWad+Ph4V9fy3yDetWtXNSdHDvq1aLVz506VjR8/3jE+deqUmmPaiF2yZEmV+W8Cu+KKK9Qc04F9psyms2fPOsavvPKKmjNnzpyg1hAplixZorJz5855UEn4MW2K37Nnj6vXlipVynI1iATHjh1T2bvvvquynDlzqqxQoUKO8dNPP22tLnjD9P9w7NixjrHpgSZ9+/ZV2ZgxY1TmdvO3P9MDWdwwHexs+nkhkvATMgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1mXLzeBujBw5UmUbN25Umf+py1999ZWaYzpNEtnP+fPnVeZ/cryIPjXbtJls5syZKmvQoIHKImXT8P79+70uIWzt2LHD1bzq1asHuZLwY/rzc+jQIZVVrlxZZbGxsUGpCeHF/+EAHTt2DPha/fv3d4ybN28e8LUQeqNGjVKZ/8ZvEZG8efM6xrfccoua89JLL6ksf/78mdbw+++/q+zLL79U2d69e1Xm8/kc42eeeUbNad++faY1RBruaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYF3UbgYvWLCgyqZOnaqyevXqOca9e/dWc5o1a6Yy08Ze/5MoTadVInxt2rRJZf4bv00WLVqksqZNm1qpCdnHtdde63UJAUtNTVXZF198obLZs2c7xqZNlCam03/9T3lG9uS/jrZs2eLqdS1atFDZwIEDrdSE4Dt58qTKJk2apDLTz1H+m78XLlwYcB27d+92jO+99141Z8OGDa6u1blzZ8f4iSeeCLiuSMIdDQAAAADW0WgAAAAAsI5GAwAAAIB1UbtHw6RChQoqmz59umPcs2dPNcd0+JopO3PmjGP8wAMPqDklS5bMrEx4ZPDgwSrzP4BHROTmm292jCN9P4bp3zGQOfjffvvtN2vX+u677xzjjIwMNWf58uUqO3DggMouXLjgGL///vtqjun6psOvGjZs6Bj7H6wlIvLHH3+ozLTnDdmP6Xfphw0blunrbrzxRpXNmDFDZfHx8QHVhdDz/9wRETl69Kir106cONExPnLkiJozbdo0lZn2U/7www+OcVpamppj2ieSI4f+e/z77rvPMTbtFc6OuKMBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1bAbPxJ133ukYV6xYUc15/PHHVfbVV1+pbPjw4Y7x3r171ZynnnpKZaVKlcq0Ttj16aefqiw5OVllpk1gd9xxRzBK8ozp39E/q1OnToiqiTymTdGm/6aPPPKIYzx27NiA39N/M7hps37u3LlVVqBAAZVVrVrVMX7wwQfVnPr166vM/6EIIiIlSpRwjEuXLq3mnDt3TmVVqlRRGSLbnj17VNaxY8eArnX11VerzH+tIbLkyZNHZcWLF1eZaaN3uXLlHOPLORzZ/+evuLg4NSclJUVlV155pcratWsXcB2RjDsaAAAAAKyj0QAAAABgHY0GAAAAAOtoNAAAAABYx2bwLKpZs6bK5s+fr7JPPvlEZT169HCM33rrLTVn165dKlu2bFkWKoQNpg2pppNKTZvT7r777qDUZNv58+dVNnLkSFevbdGihWP84osv2igpW5o0aZLKypYtq7K1a9dae88yZco4xu3bt1dzqlWrprLrr7/eWg0mU6ZMcYxNGzlNG3uR/bz00ksqy5kzZ0DXcnN6OCJLoUKFVGY6Ob5t27YqO378uGNseoiP6TPR/2c0EZEiRYo4xl27dlVzTJvBTfOiFXc0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwjs3gFpg2Ld1///0q69Wrl2P8xx9/qDmrVq1S2YoVK1RmOnUXoZcvXz6VlSxZ0oNKMue/+XvMmDFqzvjx41WWmJiosscff9wxvuKKKy6zuujy5JNPel2CJ5YvX57pnLvuuisElSCUkpOTVbZ06dKArnXHHXeorHLlygFdC5GlYcOGKjt69GhQ39P/Z7KVK1eqOaaTx3moxf/hjgYAAAAA62g0AAAAAFhHowEAAADAOvZoZNH333+vsg8//FBlSUlJKjPtyfBnOkTrpptuclkdQs30+8LhwPQ70f77L+bNm6fmmA4x+vjjj63VBWSmQ4cOXpcAy1q3bq2yEydOuHqt/+/lz5gxw0pNgBv+h/ea9mOYMg7s+z/c0QAAAABgHY0GAAAAAOtoNAAAAABYR6MBAAAAwDo2g//Fjh07VPbGG284xqaNsYcOHQro/XLl0v/5TYe95chBPxhqPp/PVbZw4UKVvf7668Eo6W9NmDBBZaNHj1bZqVOnHOP77rtPzZk5c6a9wgBARI4dO6aynDlzunpt3759HWMOB0Uo3XLLLV6XEPH4CRYAAACAdTQaAAAAAKyj0QAAAABgHY0GAAAAAOuiYjO4abP2nDlzVPbmm2+qbM+ePdbquPbaax3jp556Ss0J15Omo43b0z9Na2vAgAGO8YMPPqjmFC1aVGXr169X2axZsxzj7777Ts3Zv3+/ysqWLauyW2+91TF+9NFH1RzAa7t27VJZo0aNPKgEgerZs6djbHqQRnp6uqtrNW7c2EpNQCCWLl3qdQkRjzsaAAAAAKyj0QAAAABgHY0GAAAAAOtoNAAAAABYF/GbwQ8fPqyyH374wTHu16+fmrN9+3ZrNTRs2FBlTzzxhMrat2/vGHPid+S7ePGiyv71r385xh9++KGaEx8fr7KdO3cGVINps2Tz5s1VNmrUqICuD4RSRkaG1yUgC5KTk1W2bNkyx9j0II28efOqzPSAihIlSgReHHCZfvrpJ69LiHj8pAsAAADAOhoNAAAAANbRaAAAAACwLmz3aPz2228qe+SRR1Rm+v1Qm79Td8MNNzjGjz/+uJpzyy23qCx//vzWakDomQ4Iu+6661T27bffZnot06F+pr1FJldeeaVj3LVrVzXn9ddfd3UtIBKsW7dOZT169Ah9IXDl5MmTKnPz+ZaQkKCyV1991UZJgDU33nijY2w6fBL/G3c0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwzpPN4N98843Kxo8f7xgnJSWpOQcOHLBWQ4ECBVQ2YMAAlT311FOOccGCBa3VgPBVunRplX388ccqe/vtt1U2evTogN5z4MCBKvvHP/7hGFeqVCmgawMAgKypWbOmY2z6DjY9gMiUFStWzF5hEYQ7GgAAAACso9EAAAAAYB2NBgAAAADraDQAAAAAWOfJZvAFCxa4ytyoVq2aytq1a+cY58yZU80ZMmSIygoVKhRQDYgOJUuWVNnIkSNdZQBEbrvtNsd4/vz5HlUCW6pUqaKyxo0bO8arV68OVTlAUI0YMUJlDz30kKt5b775pmNs+vk1O+KOBgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1sX4fD5fZpNSU1MlPj5eTp06JXFxcaGoC2EulGuC9Qd/oV4TrEH8FesPXuM72Bupqakq69Kli8qWLVumsk6dOjnG06ZNU3MKFix4GdWFTlbWBHc0AAAAAFhHowEAAADAOhoNAAAAANZ5cmAfAAAAEElM+xFMB48+9dRTKps0aZJjbDrcNzse4scdDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArGMzOAAAABAA0wbxN954w1UWDbijAQAAAMA6Gg0AAAAA1tFoAAAAALDO1R4Nn88nIiKpqalBLQaR48+18OfaCCbWH/yFcv399X1YgxBh/cF7fAfDS1lZf64ajbS0NBERSUxMvIyykB2lpaVJfHx80N9DhPUHLRTr78/3EWENwon1B6/xHQwvuVl/MT4X7UhGRoakpKRIbGysxMTEWCsQkcvn80laWpokJCRIjhzB/Q081h/8hXL9ibAG4cT6g9f4DoaXsrL+XDUaAAAAAJAVbAYHAAAAYB2NBgAAAADraDQAAAAAWEejAQAAAMA6Gg0XRo4cKTExMY5/rrrqKq/LQpSZNGmSlC9fXvLlyyf169eX1atXe10SotC4ceMkJiZGBg0a5HUpiCKrVq2Sdu3aSUJCgsTExMjChQu9LglRJC0tTQYNGiRly5aV/PnzS+PGjSUpKcnrsiICjYZL1atXl4MHD176Z8uWLV6XhCgyb948GTRokDz11FOyefNmufHGG+W2226Tffv2eV0aokhSUpJMmTJFatWq5XUpiDJnzpyR2rVry5tvvul1KYhCvXr1kmXLlsmsWbNky5Yt0rp1a2nZsqX8+uuvXpcW9ni8rQsjR46UhQsXSnJystelIEo1bNhQ6tWrJ5MnT76UVa1aVTp06CDjxo3zsDJEi9OnT0u9evVk0qRJMmbMGKlTp4689tprXpeFKBQTEyMLFiyQDh06eF0KosC5c+ckNjZWFi1aJG3atLmU16lTR9q2bStjxozxsLrwxx0Nl3bt2iUJCQlSvnx56dq1q/z8889el4QoceHCBdm4caO0bt3akbdu3VrWrl3rUVWINn379pU2bdpIy5YtvS4FAELm4sWLkp6eLvny5XPk+fPnlzVr1nhUVeSg0XChYcOGMnPmTFm6dKlMnTpVDh06JI0bN5bjx497XRqiwLFjxyQ9PV1KlCjhyEuUKCGHDh3yqCpEk7lz58qmTZu4ewYg6sTGxkqjRo1k9OjRkpKSIunp6TJ79mz55ptv5ODBg16XF/ZoNFy47bbbpFOnTlKzZk1p2bKlfPbZZyIiMmPGDI8rQzSJiYlxjH0+n8oA2/bv3y8DBw6U2bNnq7/RA4BoMGvWLPH5fFKqVCnJmzevTJw4Ue655x7JmTOn16WFPRqNABQsWFBq1qwpu3bt8roURIErr7xScubMqe5eHDlyRN3lAGzbuHGjHDlyROrXry+5cuWSXLlyycqVK2XixImSK1cuSU9P97pEAAiqChUqyMqVK+X06dOyf/9++fbbb+WPP/6Q8uXLe11a2KPRCMD58+flxx9/lJIlS3pdCqJAnjx5pH79+rJs2TJHvmzZMmncuLFHVSFatGjRQrZs2SLJycmX/mnQoIHce++9kpyczN/oAYgaBQsWlJIlS8qJEydk6dKl0r59e69LCnu5vC4gEgwZMkTatWsnZcqUkSNHjsiYMWMkNTVVunfv7nVpiBKDBw+W+++/Xxo0aCCNGjWSKVOmyL59+6RPnz5el4ZsLjY2VmrUqOHIChYsKEWLFlU5ECynT5+W3bt3Xxr/8ssvkpycLEWKFJEyZcp4WBmiwdKlS8Xn80nlypVl9+7dMnToUKlcubL07NnT69LCHo2GCwcOHJBu3brJsWPHpFixYnL99dfL+vXrpWzZsl6Xhihx9913y/Hjx2XUqFFy8OBBqVGjhixZsoQ1CCAqbNiwQZo1a3ZpPHjwYBER6d69u0yfPt2jqhAtTp06JcOHD5cDBw5IkSJFpFOnTvLCCy9I7ty5vS4t7HGOBgAAAADr2KMBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFjn6mTwjIwMSUlJkdjYWImJiQl2TYgAPp9P0tLSJCEhQXLkCG6/yvqDv1CuPxHWIJxYf/Aa38HwUlbWn6tGIyUlRRITE60Uh+xl//79Urp06aC+B+sPfycU60+ENQgz1h+8xncwvORm/blqNGJjYy9dMC4u7vIrQ8RLTU2VxMTES2sjmFh/8BfK9SfCGoQT6w9e4zsYXsrK+nPVaPx5qywuLo5FBodQ3EZl/eHvhOo2PmsQJqw/eI3vYHjJzfpjMzgAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYB2NBgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKyj0QAAAABgXS6vCwDw/wwcOFBlEydOdIxr1Kih5nz66acqK1u2rL3CAABA2GrevLmreV9//XWQK9G4owEAAADAOhoNAAAAANbRaAAAAACwjkYDAAAAgHVsBrcgLS1NZadPn1bZZ5995hgfOXJEzXn88cdVljdv3suoDuFoz549Kps1a5bKYmJiHONt27apOdu3b1cZm8GRmZ07d6rswoULKlu9erVj/Oijj6o5/uvUtg4dOqhs7ty5jnGePHmCWgOC748//lDZ2rVrHePhw4dnOgfI7h577DHHeN26dWrOAw88EKpy/ifuaAAAAACwjkYDAAAAgHU0GgAAAACsY49GJn755RfHePz48WqO6XfjtmzZEtD7HTp0SGX+h7Yh8hUrVkxlTZs2VdmiRYtCUQ6yma1btzrGM2bMUHP+/e9/qywjI0Nlv/76q2Ns2o8R7D0apj8Hffr0cYxfe+01NScuLi5YJSEITp06pbKbb77ZMb7qqqvUHNP3pmkeEImGDRumsrfeessxzp07t5rTokWLoNWUFdzRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAuqjdDG465My0mXD27NmO8blz59Qcn8+nsjJlyqgsNjbWMTYdvjZ//nyVmQ7IqlKlisoQOQoWLKgyDtmDLSNGjHCM/Q8LzQ78N7g/+OCDak6TJk1CVQ5CxLTxm83gyM7Wr1+vMv/DVU2fdV26dAlaTVnBHQ0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKzLlpvB/U8XffLJJ9WcefPmqSw1NTWg97vmmmtUtnTpUpX5b94xbeg+evSoyo4dOxZQXQhfJ0+eVNl3330X+kKQLbVq1coxdrsZvHjx4ip76KGHHGPT6eE5crj7O6u1a9c6xitXrnT1OgAItlWrVqnshRdecIw/+OADNadIkSLWajBdf8uWLSqrWLGiY/zKK69Yq8E27mgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGBdttwMvmDBAsd46tSp1q7tvwFHRGTZsmUqS0xMVNmuXbus1YHIdvbsWZXt3bs3oGslJSWpzPSgAU4ejx7/+Mc/HOMOHTq4el3u3LlVZvOEZf8HbtSoUUPN+fXXX11dy//f6dprrw24LkS2c+fOeV0CsoGHH35YZTt37nSMt23bpuaYTuUOlP/mcxGR3377TWXvvPOOY1y7dm1rNdjGHQ0AAAAA1tFoAAAAALCORgMAAACAddlyj8b8+fMDel25cuVUdt111znGL730kppj2o9hsn379oDqQvaTkJCgsp49e6rsueeey/RapjmFChVSWb9+/dwVh4iXK5fzo93tZ1Sw+R9keuLEiYCv5f/vlDdv3oCvhci2ceNGlTVq1MiDShDJ8ufPr7KYmBjH+Pfff7f2fsnJySrbt29fpjXYriPYuKMBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB12XIzuP9BJlOmTFFzWrdurTLTYXzFixe3Vtfhw4etXQvZzzPPPKMyN5vBgXA0d+5clfl/FpsOrnRr1KhRAb8W4cn/IQYi+sEWJ0+eVHN++umnIFWE7Mr0fbt161aVVa1a1TG+nIPxzpw54xibHi7kP0dE5Prrr1fZXXfdFXAdocYdDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArMuWm8H9T10eOXKkN4X4Wbt2rdclIML4fD6vSwAcZs+erbIXX3xRZaYNuhcuXAjoPevUqaOy3LlzB3QthC//jd8iIjfeeKNj/Mknn4SoGmQX+/fvV9nUqVNVZnoYwb/+9S/HuFixYgHXMXjwYMd4/vz5ak6pUqVUFuk/O3JHAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA67LlZnCbJk6c6BibTm00bdiNiYlRmenUSX833HCDyho1apTp65A9+a8j07oC/O3Zs8cxnjVrlprz1VdfBXTt1atXqyzQdRkXF6cy02m5t99+u8ry588f0HsCyN62bNniGHfs2FHNOXr0qMoGDBigsqZNmwZUwyuvvKKy6dOnZ/q6p556KqD3C2fc0QAAAABgHY0GAAAAAOtoNAAAAABYFxV7NM6ePauyH374QWWjRo1S2WeffZbp9d3u0fDnf7CgiMi0adNUljNnzkyvBSA6+f8+sojIHXfc4Rjv27cvVOVkyU033aSyhx9+2INKEMmOHz/udQkIgYsXL6rMdIDogw8+6Bi7/Rlt3bp1Khs7dqxj/Pjjj6s5v/32m8r+/e9/q8y/ju7du6s5jzzyiMoiHXc0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwLuI3g//xxx8q27x5s2PcqVMnNSclJUVlBQoUUJn/hu3GjRurOV988YXKTAf7+UtPT1fZxx9/rLKBAweqLE+ePJleHwBEzJshw+Fan3zyicqWLFmiMtOBfcCfFi9e7HUJCIG5c+eq7KGHHlKZm4fxVKpUSWVJSUmZZqa19uuvv6rM9DNm8eLFHeP33nsv0zqzA+5oAAAAALCORgMAAACAdTQaAAAAAKyj0QAAAABgXURtBr9w4YLKTBux77zzzkyvNXLkSJU1a9ZMZU2aNHGMTSdANm/eXGWm03r9HTlyRGXDhg1TWZkyZVTWoUMHxzhv3ryZvh8iT6Abb1etWqWyfv36XW45CEM1a9ZU2YoVKxzjWbNmqTm33nqryvLly2etrnfffVdlEydOtHZ9RAf/72XTAwSQ/cybN09lPXv2VJnpwTiFChVyjOfMmaPmFC5cWGWDBw9W2cqVKx1j04ZxtyePHzt2zDFOTExUc/w/u0VEKlSooLJIwh0NAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACsC9vN4KYTv5977jmVjR8/PtNr3XbbbSrr37+/yvw3EImIHD161DE2nVD7/fffq8y0OfuJJ55wjE0bxhctWqSye+65R2WtWrX6n9cWMW92Mqlbt66reQg9/w1lbk48FRH56KOPVLZt2zbHuFq1aoEXhrBWtmxZx/jpp58OeQ2mB26wGRxZZXoYij/Tg2L27t2rMv8/Fwhfb7/9tspMm6dNn20PPvhgQO/55ptvquzhhx92jNetWxfQtUVEMjIyHGPTA4gifeO3CXc0AAAAAFhHowEAAADAOhoNAAAAANaFzR6N9PR0x/iZZ55Rc15++WWVXXHFFSobN26cY9ytWzc1x7Qfw3QQi/9ejk2bNqk511xzjcomT56sMv/fx0tNTVVz1q5dq7L3339fZYsXL3aM/fds/B3T77v+8ssvrl6L0OvTp49jbPq9VbemTJniGL/22msBXwvIzNKlS70uAdlArlyZ/5hiOjDt/PnzwSgHIdK+fXuVdezYUWWmfRuB8j9QT0Tkhx9+yPR1c+fOVVmNGjUyfV3p0qXdFRbhuKMBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1YbMZ3H+jqmnjd8GCBVVm2hzbunVrx3j9+vVqzrRp01S2ZMkSlZ07d84xNh0a2LNnT5W52aAUFxensltvvdVV9sEHHzjGpg3jJv/85z9dzUN4qFq1qtclwCOmQ0tNG6xbtGihsvz58welpr/z3nvvqWzQoEEhrQHZk/+m4CpVqqg527dvV5npYReTJk2yVheCa+DAgUG9/qlTp1Q2f/78TOdVrFhRzenSpYu9wrIh7mgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGBdjM90pKaf1NRUiY+Pl1OnThk3MNtQsmRJx/jIkSNqTt68eVVm2hh29uxZx3jXrl0B1/X88887xsOHD1dzcubMGfD1I1Uo1oQX7xXuTKfQ796929Vr/f+om15XoUKFwAoLsVCviVC83+rVqx3jsWPHqjlffvmlyvbs2aMym6fl/vbbb46x6aEZ/fv3V1lqamqm1y5QoIDKFi9erLJmzZpleq1Qyo7rL1KYHjJgerjL4cOHVZYvX75glOQJvoMvz7hx41T29NNPq6x48eKOcVJSkpoTLSd8/1VW1gR3NAAAAABYR6MBAAAAwDoaDQAAAADW0WgAAAAAsC5sTga/6qqrHGPTZvDz58+r7Lvvvsv02m3atFHZTTfdpLIOHTqorFy5co5xNG78RvioXr26yn766ScPKoFt/huqt2zZ4up148ePV1lsbKyVmkREli1b5hhv3LhRzYmJiXF1rZtvvtkxfvTRR9WccNv4jfBnWn958uTxoBKEo71796ps6tSpKsuRQ//d+8MPP+wYR+PG78vFHQ0AAAAA1tFoAAAAALCORgMAAACAdWGzR2PVqlWO8cKFC9WcTZs2qcz/MBURkQcffNAxLly4sJrD728iEvn/vqiI+YAzRI9JkyZ5XYLxc/iOO+5Q2euvv+4YZ6cD1OCdU6dOqcz0M0THjh1DUA3CTatWrVRm2rdx//33q8z/0GZkHXc0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwLmw2g/sfMGXalGPKgGhSrVo1V9m2bdtCUQ4smjZtmmP8xhtvqDkzZswIag0VK1ZUWYECBRzjG2+8Uc3p3bu3ymrWrGmvMOD/N2/ePJWZHipg+lxEdOrRo4fKnnnmGZWZHmCBy8cdDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArAubzeAAMle2bFmVbdmyxYNKYFvdunUd48mTJ6s5DRs2VNnTTz+tst9++80x7tChg5rTunVrlbVv315lV111lcoArzRt2lRlP/74o8ry588finIQAUaMGOEqQ3BwRwMAAACAdTQaAAAAAKyj0QAAAABgHY0GAAAAAOvYDA4AYShv3rwqe+SRR1xlQHY1d+5cr0sAkAXc0QAAAABgHY0GAAAAAOtoNAAAAABYR6MBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAulxuJvl8PhERSU1NDWoxiBx/roU/10Ywsf7gL5Tr76/vwxqECOsP3uM7GF7Kyvpz1WikpaWJiEhiYuJllIXsKC0tTeLj44P+HiKsP2ihWH9/vo8IaxBOrD94je9geMnN+ovxuWhHMjIyJCUlRWJjYyUmJsZagYhcPp9P0tLSJCEhQXLkCO5v4LH+4C+U60+ENQgn1h+8xncwvJSV9eeq0QAAAACArGAzOAAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1tFouDBu3Di59tprJTY2VooXLy4dOnSQHTt2eF0WosiqVaukXbt2kpCQIDExMbJw4UKvS0IUmTx5stSqVUvi4uIkLi5OGjVqJJ9//rnXZSGK8BmIcDFu3DiJiYmRQYMGeV1KRKDRcGHlypXSt29fWb9+vSxbtkwuXrworVu3ljNnznhdGqLEmTNnpHbt2vLmm296XQqiUOnSpeXFF1+UDRs2yIYNG6R58+bSvn17+eGHH7wuDVGCz0CEg6SkJJkyZYrUqlXL61IiBo+3DcDRo0elePHisnLlSrnpppu8LgdRJiYmRhYsWCAdOnTwuhREsSJFisjLL78sDz30kNelIMrwGQgvnD59WurVqyeTJk2SMWPGSJ06deS1117zuqywxx2NAJw6dUpE/t8XLQBEk/T0dJk7d66cOXNGGjVq5HU5ABASffv2lTZt2kjLli29LiWi5PK6gEjj8/lk8ODB0qRJE6lRo4bX5QBASGzZskUaNWokv//+u1xxxRWyYMECqVatmtdlAUDQzZ07VzZt2iRJSUlelxJxaDSyqF+/fvL999/LmjVrvC4FAEKmcuXKkpycLCdPnpSPPvpIunfvLitXrqTZAJCt7d+/XwYOHChffvml5MuXz+tyIg6NRhb0799fFi9eLKtWrZLSpUt7XQ4AhEyePHmkYsWKIiLSoEEDSUpKktdff13efvttjysDgODZuHGjHDlyROrXr38pS09Pl1WrVsmbb74p58+fl5w5c3pYYXij0XDB5/NJ//79ZcGCBbJixQopX7681yUBgKd8Pp+cP3/e6zIAIKhatGghW7ZscWQ9e/aUKlWqyJNPPkmTkQkaDRf69u0rc+bMkUWLFklsbKwcOnRIRETi4+Mlf/78HleHaHD69GnZvXv3pfEvv/wiycnJUqRIESlTpoyHlSEajBgxQm677TZJTEyUtLQ0mTt3rqxYsUK++OILr0tDlOAzEF6JjY1Ve3ILFiwoRYsWZa+uCzze1oWYmBhjPm3aNOnRo0doi0FUWrFihTRr1kzl3bt3l+nTp4e+IESVhx56SJYvXy4HDx6U+Ph4qVWrljz55JPSqlUrr0tDlOAzEOHk5ptv5vG2LtFoAAAAALCOczQAAAAAWEejAQAAAMA6Gg0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKyj0QAAAABgnauTwTMyMiQlJUViY2P/9vA6RBefzydpaWmSkJAgOXIEt19l/cFfKNefCGsQTqw/eI3vYHgpK+vPVaORkpIiiYmJVopD9rJ//34pXbp0UN+D9Ye/E4r1J8IahBnrD17jOxhecrP+XDUasbGxly4YFxd3+ZUh4qWmpkpiYuKltRFMrD/4C+X6E2ENwon1B6/xHQwvZWX9uWo0/rxVFhcXxyKDQyhuo7L+8HdCdRufNQgT1h+8xncwvORm/bEZHAAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAOlePtwUAAIgUO3fuVNktt9ziGGdkZKg5e/fuDVpNQDTijgYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANaxGRwAAESs/v37q2zevHkqO378uGPcrl27oNUE4P/hjgYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANZF7Wbwbdu2qezTTz9V2dtvv+0YX3fddWpO3bp1Xb3noEGDHOM8efK4eh0AANHo8OHDjvGdd96p5qxfv15lMTExKqtZs6Zj/O67715mdQAywx0NAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACsi4rN4P4bukVEhgwZorLTp09neq2ff/5ZZXPnznVVR4MGDRzj5s2bu3odgMhl+lwxnVqcN29ex3jTpk1qTlpamspmz56tsmbNmjnGpUqVyrROt6666iqVtW/fXmX+n3dAZnbu3Kky/+/qb775xtW1XnzxRZX5r8miRYtmoTpkJz6fT2XdunVT2ZIlSxxj04OESpcuba+wbIg7GgAAAACso9EAAAAAYB2NBgAAAADromKPRufOnVX27LPPqszNHo3L0alTJ8fY9HvarVu3DmoNAEJr1KhRKnv55ZeD+p6ff/55UK/vb+zYsSqrXr26yrp27eoYm34nunz58vYKQ0Q5fvy4yj777LOArmX6vXn/vUuIXufOnVPZmjVrVOa/L+6LL75Qc3r16mWvsGyIOxoAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFgXFZvBixQporLnn39eZYMHD1aZ/4ahMmXKqDn79u1zVcfJkycdY9OmIjaDI9zs3btXZf5/Lj744AM1Z/Lkya6u36ZNG8d42rRpWagu/H300UfWrnXllVeqrGbNmtauX6VKFZVt377dMfb/HBMR2bx5s8q2bNmSaVarVi01h83g0cF0ON8999yjMtPBav4WLFigMtMhksCfChQooLJrrrlGZb/++qtjfOTIkaDVlF1xRwMAAACAdTQaAAAAAKyj0QAAAABgHY0GAAAAAOuiYjO4SZ8+fVT21ltvqey7775zjOPi4qzV0K9fP2vXArLqq6++UtnHH3+sMtNGb/8NwTExMQHXsX79+oBfGwm+/PJLle3YsUNllStXzvRapg2MJUuWDKywAPmflCti3pBueoiAv08++URlbdu2DawwRJRZs2apzPRgFf+HRZi+p0uVKmWvMEStvn37quw///mPY+z/cAxkjjsaAAAAAKyj0QAAAABgHY0GAAAAAOtoNAAAAABYF7WbwU2efvpplb3wwguOcXJysrX3O3/+vLVrAX/10EMPqWzr1q2O8bfffhvw9f0finDvvfeqOQ0aNFCZ6eTffPnyBVxHJKhQoYKrLFKYNnC72fgtov9f9+rVy0pNCG+NGjVSmem7tFy5ciqbMGGCY8zGbwTLddddl+mc+fPnq+yll15SWagf0hHOuKMBAAAAwDoaDQAAAADW0WgAAAAAsI49Gn9x1113qaxJkyaOcevWrdWcLVu2BPR+pj0hH330UUDXQnQ4fvy4yoYPH66y9957T2VFihRxjE17KIYNG6ayGjVqqCx//vyOcZkyZXSxiDgXLlxQ2YABAxzjGTNmBHz9tWvXOsZ169YN+FoIX4sWLXKMv/nmGzXHdMhnly5dVOb/WQN4ybS3dvHixSp75JFHQlFOROCOBgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1rEZ/C9mz56tsu+//94xDnTjt8mNN95o7VqIDqNHj1bZO++8ozL/Dbwi+vDJK664wl5hiDhff/21ykyfgdOmTcv0Wnny5FHZxIkTVVa1alWX1SFSnDx5UmWrVq0K6FqFCxdWWenSpQO6lsnrr7/uGO/bt8/V61599VVrNSD7MT1EA/+HOxoAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFgXFZvBt2/frrI777xTZbt371bZxYsXg1KTiMgdd9wRtGsjvJ09e1ZlL730kspmzpzpGPtvZhQRadasmcpuueUWleXLly8rJSIb+fbbb1VmWiOBft6ZTnlOTExUWc6cOQO6PsKX6f/ppk2bHGOfz+fqWjfddFNANUyYMEFlpjXp/4CCvXv3Bnz9AwcOOMalSpVydS0g2nBHAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA66JiM/iPP/6osl9++UVlwdz4bfLPf/5TZW+88UZIa4A3xowZo7IXX3xRZXfffbdj3Lp1azWHTd7IzLx581Rm8/Pu/PnzKmvTpo3Krr32Wse4Xbt2ak6HDh1UVrNmzcCLQ1CtXLlSZf4ng5s2ZpctW1ZlRYsWzfT9kpOTVbZmzRqVLVq0KNNrXXHFFSozberesWOHyu666y7HeO7cuWqO6d8RiDbc0QAAAABgHY0GAAAAAOtoNAAAAABYFxV7NEyH840fP15lTz75pMp+//33oNQkIpKSkhK0ayO8jRs3ztW8bt26Ocbsx0AgOnXqpDLT3rUNGzao7OjRo9bqSEpK+p9jEZGRI0eqbNCgQSrz/7wuXrz4ZdWGzKWlpanMtN/RX0JCgsruv/9+lVWqVEllO3fudIxN390LFy5UWbFixVTWqlUrx/jxxx9Xc1JTU1VmOhT15MmTKgOgcUcDAAAAgHU0GgAAAACso9EAAAAAYB2NBgAAAADromIzuMmAAQNUZtqI5mbDl+ngq379+qnMtMkM0em6665TmWljrP86yp8/v5rjv8ER8Ne4cWOVLVmyRGX79u1T2bFjxxzjw4cPqzkff/yxyt59912V+Xy+/1mniEhGRobKJkyYoLJNmzY5xsuXL1dzcuTg79JsMh2MZ9qo7+/hhx9W2bPPPqsy09oaMmSIY/zZZ5+pOXFxcSrr3Lmzyl599VXHeNeuXWpOnz59XF2/RYsWjjGH8wFmfAoDAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGBd1G4GN7ntttsCep1pg+Pu3btVNmrUKMc4OTlZzdm7d6/K2GQWvr755huV1a1b1zHOkyePmvP555+rbOLEiSrzXzN33XWXmrN+/XqVVa1aVRcLZKJMmTKuMn+mz86mTZuq7M0333SMTX9+3FqxYoVj/Morr6g5TzzxRMDXh/b9998H9DrTxm+TO++8U2Vu1siiRYtUZlp/69atc4ybNGniqi7Thnf/jeWIXrVq1fK6hLDGHQ0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKxjM7gFFy5cUJn/Jl4T0ybhnDlzWqkJl+fgwYMqa9Omjcr279+vsn/+85+O8X333afmFClSRGWm0+T911FaWpqac+LECZUBXjOt+65duzrGLVu2VHNWrlwZ0PuZHsABu06ePKky08NQOnTokOm1TA9D2bNnT6bXN50Sb9r4vXPnTpXdc889//Paf3d9N6efI3pVqFDB6xLCGnc0AAAAAFhHowEAAADAOhoNAAAAANaxR8OCp59+OqDXPfTQQyorXbr05ZYDC+rVq6eyU6dOqWz8+PEqM/1uuhuvvfZapnNatWqlsho1agT0fkCo5crl/Mox/TkLdI/GNddcE9DrcHliYmKsXcu0R9H/+qZDA02HSv7+++8qK1++vGO8Zs0aNSc+Pj7TOgG4xx0NAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACsC9vN4MePH1dZz549VeZ/AJSIPpTHJtNBblOmTAnoWh07drzcchAkAwYMUNno0aNV1r9/f1eZP9PGVdMBU+XKlXOMx40bp+bExcVl+n7IvkyfSVOnTnWMq1SpouZ06dIlaDX9nfT0dMf4u+++C/hauXPndowbNmwY8LXgzh133KEy0wMxFi1a5BivW7dOzTH9vzcdSOpvxowZKjMdvFesWDGVPffcc45xqVKlMn0/IDPnz5/3uoSwxh0NAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACsC9vN4KYNtZ988onKTBto/Td4mTZ8VaxYUWUbN27M9PqmjW+pqakqMxk8eLBjnJCQ4Op1CL3hw4erzH/zqYjIpk2bVLZ8+fJMr3/ixAmVtWnTRmWvvvqqY2xat4gehw4dUtmtt96qMv/Tk0+ePBmskv7W4cOHVTZhwgTH+Ouvvw74+lWrVnWMb7zxxoCvBXfy5MmjsoIFC6rszJkzjvENN9yg5tg8Udz0QIzOnTur7Pbbb7f2nsCflixZojI3D4WJFtzRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAuojaDP7LL7+obP369Sq7+eabHWP/05VF9EZCEZE1a9aozM1JpSamk3hHjRrlGOfLly+ga8MbQ4YM8boERLlBgwapzH/jt4nps7Ny5coqy58/f6bXOnfunMpMD8nw3/gt4v7BGf5iY2NVNnHixICuhcDVr19fZXPmzFGZ///7FStWBPye3bt3d4xr1aql5tStW1dlTZs2Dfg9EZ1KlCihsurVqzvGP/zwQ6jKyTa4owEAAADAOhoNAAAAANbRaAAAAACwLmz3aDRq1MhV9sADD6js0UcfdYz37Nmj5piyQBUuXFhlP/74o7XrA4CISIsWLVQ2b968TF9n+h12U1aoUKFMr2U6/G/z5s2Zvs4t036MBQsWqIzfwQ8Pbdu2dZUB4c50IKWbfWvLli1TGQf2/R/uaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYF3YbgY3MR0Adf78eZWdPn0602uZNi9+8MEHmb4uPj5eZV999VWmrwOAy9WyZUuVdevWTWVuPstsbuB2K3fu3I6x6QDCTp06qaxhw4bBKgkA/ladOnUc4w0bNqg5bn7mjGbc0QAAAABgHY0GAAAAAOtoNAAAAABYR6MBAAAAwLqI2gxukjdvXpUNHTo0oGvNmTPncssBgKApX768yqZNm6ayO+64wzH++uuv1ZxrrrlGZYsXL860hipVqmQ6R0SkefPmKqtcubJjbDqdHADCxVNPPeUYb926Vc3p0qVLqMqJSNzRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAuojfDA4A0cz0QIyuXbv+z/HfGTJkiJWaACA7KFeunGO8bt06bwqJYNzRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYB2NBgAAAADraDQAAAAAWEejAQAAAMC6XG4m+Xw+ERFJTU0NajGIHH+uhT/XRjCx/uAvlOvvr+/DGoQI6w/e4zsYXsrK+nPVaKSlpYmISGJi4mWUhewoLS1N4uPjg/4eIqw/aKFYf3++jwhrEE6sP3iN72B4yc36i/G5aEcyMjIkJSVFYmNjJSYmxlqBiFw+n0/S0tIkISFBcuQI7m/gsf7gL5TrT4Q1CCfWH7zGdzC8lJX156rRAAAAAICsYDM4AAAAAOtoNAAAAABYR6MBAAAAwDoaDQAAAADW0Wi4MHnyZKlVq5bExcVJXFycNGrUSD7//HOvy0KUGDlypMTExDj+ueqqq7wuC1GEz0B47ddff5X77rtPihYtKgUKFJA6derIxo0bvS4LUWLVqlXSrl07SUhIkJiYGFm4cKHXJUUMGg0XSpcuLS+++KJs2LBBNmzYIM2bN5f27dvLDz/84HVpiBLVq1eXgwcPXvpny5YtXpeEKMJnILx04sQJueGGGyR37tzy+eefy7Zt2+TVV1+VQoUKeV0aosSZM2ekdu3a8uabb3pdSsTh8bYBKlKkiLz88svy0EMPeV0KsrmRI0fKwoULJTk52etSgEv4DESoDBs2TP773//K6tWrvS4FkJiYGFmwYIF06NDB61IiAnc0sig9PV3mzp0rZ86ckUaNGnldDqLErl27JCEhQcqXLy9du3aVn3/+2euSEKX4DESoLV68WBo0aCCdO3eW4sWLS926dWXq1KlelwXABRoNl7Zs2SJXXHGF5M2bV/r06SMLFiyQatWqeV0WokDDhg1l5syZsnTpUpk6daocOnRIGjduLMePH/e6NEQRPgPhlZ9//lkmT54slSpVkqVLl0qfPn1kwIABMnPmTK9LA5AJfnXKpQsXLsi+ffvk5MmT8tFHH8k777wjK1eu5IsWIXfmzBmpUKGCPPHEEzJ48GCvy0GU4DMQXsmTJ480aNBA1q5deykbMGCAJCUlybp16zysDNGIX53KGu5ouJQnTx6pWLGiNGjQQMaNGye1a9eW119/3euyEIUKFiwoNWvWlF27dnldCqIIn4HwSsmSJVVDW7VqVdm3b59HFQFwi0YjQD6fT86fP+91GYhC58+flx9//FFKlizpdSmIYnwGIlRuuOEG2bFjhyPbuXOnlC1b1qOKALiVy+sCIsGIESPktttuk8TERElLS5O5c+fKihUr5IsvvvC6NESBIUOGSLt27aRMmTJy5MgRGTNmjKSmpkr37t29Lg1Rgs9AeOmxxx6Txo0by9ixY6VLly7y7bffypQpU2TKlClel4Yocfr0adm9e/el8S+//CLJyclSpEgRKVOmjIeVhT8aDRcOHz4s999/vxw8eFDi4+OlVq1a8sUXX0irVq28Lg1R4MCBA9KtWzc5duyYFCtWTK6//npZv349f5uHkOEzEF669tprZcGCBTJ8+HAZNWqUlC9fXl577TW59957vS4NUWLDhg3SrFmzS+M/90d2795dpk+f7lFVkYHN4AAAAACsY48GAAAAAOtoNAAAAABYR6MBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArHN1YF9GRoakpKRIbGysxMTEBLsmRACfzydpaWmSkJAgOXIEt19l/cFfKNefCGsQTqw/eI3vYHgpK+vPVaORkpIiiYmJVopD9rJ//34pXbp0UN+D9Ye/E4r1J8IahBnrD17jOxhecrP+XDUasbGxly4YFxd3+ZUh4qWmpkpiYuKltRFMrD/4C+X6E2ENwon1B6/xHQwvZWX9uWo0/rxVFhcXxyKDQyhuo7L+8HdCdRufNQgT1h+8xncwvORm/bEZHAAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYF0urwsAAACw6eeff1bZ8OHDHeMFCxaoOd9//73KqlSpYq8wIMpwRwMAAACAdTQaAAAAAKyj0QAAAABgHY0GAAAAAOvYDA4AACLW2rVrVXbrrbeq7Morr3SM+/btq+aUKFHCXmEAuKMBAAAAwD4aDQAAAADW0WgAAAAAsI5GAwAAAIB1bAYHPDBr1iyVLV26VGXfffedY7xjxw5X17/++utV9sknnzjG8fHxrq4FhNKZM2dUdvPNN6vs119/dYxNG4LLlStnqyyEiU8//VRlnTt3VlmfPn1U9sILLzjGBQoUsFcYACPuaAAAAACwjkYDAAAAgHU0GgAAAACsY48GYNmxY8cc4169eqk5ixcvVlmhQoVU1rhxY8e4bNmyas7KlStVtnr1apX579v48ccf1RwgECkpKSo7evRopq8rXLiwyv7zn/+obMOGDSqrUqWKY1y0aNFM3w+RZ9euXY5xly5d1JymTZuq7NVXX1VZjhz83SoQavypAwAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAOjaDW2DadHbhwgWV+W++nT17tqvr+296FBHZtm2by+oQarfccotjvGfPHjXnySefVNnQoUNVVqRIkUzfb/v27Sq77rrrVLZz507HeNSoUWrOs88+m+n7IXvYsmWLyt544w2V7d27N9Nr+a8tt68bNmyYytw+pCAhIcExNn3mIrL8/vvvKuvdu7djXKtWLTVn/vz5KmPjN2z47bffHON58+apOWPHjlWZ/4GiJmPGjFHZiBEjslBdZOBPIgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1rEZ/C9MJyz7b5hctWqVmrNgwQKVZWRkZPp+MTExruravXu3yqpWreoYc8qzN5YtW6ayzZs3O8Z33323mjNu3DhrNZgeFjBo0CCVjR492jGeNm2amsNm8OhhOoH7nXfeCehaefPmVdn999+vsuXLlzvGL774YkDvJyLSs2dPx5iTwSPfM888o7JvvvnGMfY/KVxEJC4uLmg1IXqsW7dOZYMHD3aM/dejiPlnOTc/35nWu2l9m76rIwl3NAAAAABYR6MBAAAAwDoaDQAAAADW0WgAAAAAsC7iN4MfPHhQZd26dXOMf/75Z1fXOnXqlMpOnz7tGPt8PjWnQYMGKtu4caOr93QjPT1dZWfPnrV2fQTujz/+UFmlSpUc465du4aqnEvuuusulflvBjedwpuamqoyNlpGvpEjR6ps/Pjxrl7bo0cPx7hYsWJqzpAhQ1RmmpecnOwY33LLLWrO0aNHVVa8eHGVmdY4Isf58+dVNnv2bJXdfPPNjnHp0qWDVRKiyLFjx1T28MMPq2zbtm2OsemzqEOHDipr3769ymbOnOkYm060X79+vcouXLigsjx58qgsXHFHAwAAAIB1NBoAAAAArKPRAAAAAGBdRO3R+Oqrr1TWu3dvle3bty9oNZgOxrvyyitVZvr9v5SUFMfY/8ApEZH9+/e7qqNatWqu5iG4mjdvrjL/A/sKFCgQqnIuMR2g5u/QoUMqmzNnjsr69OljpSZ458yZMyo7d+6cysqVK6eyF154wTEuWbKkq/c0HTQ6duxYx/jIkSNqTsGCBVX23HPPqSxfvnyu6kB4Mu0R8t8TKaLXH2DDHXfcoTL//Rgieh/ZkiVLAn7PihUrOsamn2kPHDigMtPPnbVr1w64jlDjjgYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANZF1GZw0+axQDd+mzbLmq7fsGFDx7hy5cqurl+0aFGVvf76646x243fpg2as2bNcvVaBFe4bki9+uqrVVa9enXH+IcfflBzdu7cGbSa4B3T4Xaff/65ykybIYcNG+YYT5o0Sc0xHXY6ePBglX366aeOcZEiRdScp59+WmWPPvqoyhDZvvzyS5XdcMMNKqtXr14oykGUyZ8/v6t5poP3gik2NlZlpgcORRLuaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYF3YbgY3bRRbv359QNcqU6aMykybqZs0aRLQ9d0ynfjohmkzUqRvDkJw5c6d21WG6FCnTh2VNWrUSGWmzeDLly93jJctW6bmPPbYYyrbu3dvpnWNHDlSZf3798/0dYgsq1evVpnp+/z777+39p4rVqxQmf/3Zo0aNay9HyKLz+dzlRUuXNgx/v3339Wc3bt3q2zGjBkq27hxo2N81VVXqTlz5sxRWalSpVQWSbijAQAAAMA6Gg0AAAAA1tFoAAAAALCORgMAAACAdWG7GfzVV19V2ZkzZ1y91v900eeee07Nsbnx+8SJEyoznbq7atWqTK9lOhm1TZs2gRWGqHX+/HmVmTax+YuLiwtGOfBY3rx5VWY6gdYkJSXFMe7YsaOaY9pEGRMTo7JevXo5xh06dHBVAyLb+++/r7KqVauq7Oqrr870WtOnT1eZ6RR60/dyvnz5HOOXX35ZzenXr1+mNSDymR58YfrMmjBhgmNs+tl0w4YNrt5z3rx5jvFdd93l6nWRjjsaAAAAAKyj0QAAAABgHY0GAAAAAOvCdo/Gww8/rLKjR4+qrFChQirzP/DEdCiKTW+99ZbKnn766UxfZzosaP78+SoLdv3Ifvbs2aOy7du3Z/q6W2+9NaD3O3bsmMq+++47la1bt05lnTt3dowrV64cUA3ImnLlygX1+qa9ZUOGDHGMExMTg1oDwsN7772nMtPBZKa9RBcuXHCMn3/+eTVnypQpKrvllltUtmTJEse4R48eak7FihVVFujnIsJXkSJFVJaamqqypKQkx9jtfrSCBQuqrFq1alkpMdvgjgYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANaF7WbwTp06ucpC7ZNPPlHZqFGjXL02d+7cjvEjjzyi5rDxG/+L6SC+AwcOqOy///1vQNfv06ePyurVq6eyzZs3O8a//fabmrNv3z6VmQ4E3L17t2NsOpALlyc9PV1lq1evVplpo6Mbbdu2VZnpsxLRYevWrY7xH3/8oebkyuXux49NmzY5xqaN2W4PPrv77rsd4zVr1qg548aNUxmbwbMf04F969evV5n/92uXLl1cXd90sCmbwQEAAADAEhoNAAAAANbRaAAAAACwjkYDAAAAgHVhuxk8XLVv315lplMhTSZOnOgYm04/R2Q5d+6cyo4cOeIYb9y4Uc355ptvVPb1118H9H4//PBDpq9zy3StU6dOZfq6Bx98UGWmk6GLFi2qsvLly7usDoHq2rWryj766COVuf0ss/U6ZE+HDx/OdE7lypVdXat69eqO8ZgxYwKqyeQf//iHymrUqGHt+ogs119/vcq2bNkS0LVGjBhxueVkG9zRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAOjaDZ8J/Q0+gJ+eKiDRt2vRyy0GImDZdjxw5UmWLFy9W2fbt263VER8f7xhfccUVao7/ifMi5pN4/fXu3Vtlbk8GR/hISUlR2XvvvecYf/jhh2qOaQN3/fr1VVarVi3HeNq0aWqO/wMQgMyULl3a1bzY2FjPa0D08j/l/nJ+BoxW3NEAAAAAYB2NBgAAAADraDQAAAAAWMcejb+4cOGCyjZv3uwYm36v2ZS9/vrrKqtUqdJlVIdQ6tChg8q+/PJLleXLl09lbdu2dYxNB9KZDn7MmzevysqVK+cYm36nuEqVKirbsWOHyq6++mrHeMKECWqOaQ8Iwtvy5ctV9uyzz2b6uhdeeEFl/fr1U9nChQsdY9MejWrVqmX6fogekfJ77CtXrlRZXFycB5UgXOXPn98xNv28d/PNN6ssT548wSop4nBHAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA66J2M/jZs2dVNnv2bJWZNgD7u+eee1R23333qSxHDvq6SGH6/+6/MVtE5OOPP1ZZ3bp1rdVx8eJFx/jJJ59Ucw4cOKCyEiVKqOzf//63Y8zG78izYsUKlQ0YMCDT133yyScqa9mypcoOHTqkslGjRmV6fdOfDUQv04bZcOB/kOnkyZPVnPvvvz9U5SDM/Pjjjyp79913HePixYurOY8++qjK+Ez8P/zkCwAAAMA6Gg0AAAAA1tFoAAAAALCORgMAAACAdVGxGTwtLU1lvXv3Vpn/ZlmT1157TWWm03TZ+J39FCpUSGU1a9a0dv3ff/9dZZ07d3aMP/30UzXHdDr53LlzVVavXr3LqA7hwPSQgpMnT6rM/6Ra/9PqRfTGWBHz+jp16pRjbDr1+corr1QZopf/SfElS5ZUc0wPX/nHP/5hrQbT+u7Tp49jvGfPHjVn5syZ1mpA+PL/XBMRufXWW1Xm/7CV8ePHqzl33XWXvcKyIX4aBgAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAuqjYDG46OdnNxm8RkYoVKzrGbk7hReSrXLmyypKTk1X28MMPq+z48eOOce3atdWcq6++WmWmTWY7duxwjK+//no1Z9KkSSqzeTo5wofpIROmU5j9M9PG2IULF6rM9PlWuHBhx9j0IA3TybiIXv6bv0eMGKHmDB482NW17r33Xsf4p59+UnO+//57lY0dO1Zl/g/OWLZsmZrDgw2iwxNPPKEy08+K3bp1c4wff/zxoNWUXXFHAwAAAIB1NBoAAAAArKPRAAAAAGBdttyjsX37dsd4woQJrl53zTXXqOyLL76wUhMii/8aEhF55plnVPbKK6+oLCMjwzF2u4buuOMOlfmvXdOBQogeR48edTWvWLFijnGrVq3UnFWrVrm61vTp0x3jdu3auXod8CfTobYmpn0bffv2zfR1cXFxKjPtN3r66acd4zx58riqC5Htq6++UtmsWbNUVqBAAZX5H5qLrOOOBgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1mXLzeCjRo1yjOfNm+fqdf3791dZ2bJlrdSEyDd69GhXGRAsVatWdTXP/0BSn8+n5hQpUkRlpk27LVu2dFkd4J5prbndNA78L3v27HGMu3Tp4up1M2bMUFn79u1tlBTVuKMBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1Eb8ZfOvWrSpLS0vL9HWPPPKIylq0aGGlJgAIhu7du6vswoULKvN/SEGDBg3UHNNJ9I899thlVAcAoXXu3DmVvfLKK47xqVOn1Jy77rpLZR07drRXGC7hjgYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANZF/GbwWbNmqWzJkiWOsel074EDB6qscuXK9goDAMsKFy6ssieeeMJVBgDZzbRp01Q2adIkx7hx48ZqzsyZM4NWE5y4owEAAADAOhoNAAAAANbRaAAAAACwLuL3aLRu3Vpl/oe1/POf/1Rz2I8BAAAQGb799luVjR07VmXPPPOMY9y7d281J2/evPYKw//EHQ0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKyL+M3gLVq0UFl6eroHlQAAACAYrrvuOpUdOHDAg0qQFdzRAAAAAGAdjQYAAAAA62g0AAAAAFjnao+Gz+cTEZHU1NSgFoPI8eda+HNtBBPrD/5Cuf7++j6sQYiw/uA9voPhpaysP1eNRlpamoiIJCYmXkZZyI7S0tIkPj4+6O8hwvqDFor19+f7iLAG4cT6g9f4DoaX3Ky/GJ+LdiQjI0NSUlIkNjZWYmJirBWIyOXz+SQtLU0SEhIkR47g/gYe6w/+Qrn+RFiDcGL9wWt8B8NLWVl/rhoNAAAAAMgKNoMDAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGAdjYYL5cqVk5iYGPVP3759vS4NUWDcuHFy7bXXSmxsrBQvXlw6dOggO3bs8LosRJGLFy/K008/LeXLl5f8+fPL1VdfLaNGjZKMjAyvS0OU+PXXX+W+++6TokWLSoECBaROnTqyceNGr8tClEhLS5NBgwZJ2bJlJX/+/NK4cWNJSkryuqyI4OocjWiXlJQk6enpl8Zbt26VVq1aSefOnT2sCtFi5cqV0rdvX7n22mvl4sWL8tRTT0nr1q1l27ZtUrBgQa/LQxR46aWX5K233pIZM2ZI9erVZcOGDdKzZ0+Jj4+XgQMHel0esrkTJ07IDTfcIM2aNZPPP/9cihcvLj/99JMUKlTI69IQJXr16iVbt26VWbNmSUJCgsyePVtatmwp27Ztk1KlSnldXljj8bYBGDRokHz66aeya9cunimNkDt69KgUL15cVq5cKTfddJPX5SAKtG3bVkqUKCHvvvvupaxTp05SoEABmTVrloeVIRoMGzZM/vvf/8rq1au9LgVR6Ny5cxIbGyuLFi2SNm3aXMrr1Kkjbdu2lTFjxnhYXfjjV6ey6MKFCzJ79mx58MEHaTLgiVOnTomISJEiRTyuBNGiSZMmsnz5ctm5c6eIiHz33XeyZs0auf322z2uDNFg8eLF0qBBA+ncubMUL15c6tatK1OnTvW6LESJixcvSnp6uuTLl8+R58+fX9asWeNRVZGDRiOLFi5cKCdPnpQePXp4XQqikM/nk8GDB0uTJk2kRo0aXpeDKPHkk09Kt27dpEqVKpI7d26pW7euDBo0SLp16+Z1aYgCP//8s0yePFkqVaokS5culT59+siAAQNk5syZXpeGKBAbGyuNGjWS0aNHS0pKiqSnp8vs2bPlm2++kYMHD3pdXtjjV6ey6JZbbpE8efLIJ5984nUpiEJ9+/aVzz77TNasWSOlS5f2uhxEiblz58rQoUPl5ZdflurVq0tycrIMGjRIJkyYIN27d/e6PGRzefLkkQYNGsjatWsvZQMGDJCkpCRZt26dh5UhWvz000/y4IMPyqpVqyRnzpxSr149ueaaa2TTpk2ybds2r8sLa2wGz4K9e/fKV199JR9//LHXpSAK9e/fXxYvXiyrVq2iyUBIDR06VIYNGyZdu3YVEZGaNWvK3r17Zdy4cTQaCLqSJUtKtWrVHFnVqlXlo48+8qgiRJsKFSrIypUr5cyZM5KamiolS5aUu+++W8qXL+91aWGPX53KgmnTpknx4sUdm4GAYPP5fNKvXz/5+OOP5euvv+aDDSF39uxZyZHD+XWRM2dOHm+LkLjhhhvUI7137twpZcuW9agiRKuCBQtKyZIl5cSJE7J06VJp37691yWFPe5ouJSRkSHTpk2T7t27S65c/GdD6PTt21fmzJkjixYtktjYWDl06JCIiMTHx0v+/Pk9rg7RoF27dvLCCy9ImTJlpHr16rJ582aZMGGCPPjgg16Xhijw2GOPSePGjWXs2LHSpUsX+fbbb2XKlCkyZcoUr0tDlFi6dKn4fD6pXLmy7N69W4YOHSqVK1eWnj17el1a2GOPhktffvml3HLLLbJjxw655pprvC4HUeTvnm42bdo0HkqAkEhLS5NnnnlGFixYIEeOHJGEhATp1q2bPPvss5InTx6vy0MU+PTTT2X48OGya9cuKV++vAwePFh69+7tdVmIEvPnz5fhw4fLgQMHpEiRItKpUyd54YUXJD4+3uvSwh6NBgAAAADr2KMBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFiXy82kjIwMSUlJkdjY2L89pRjRxefzSVpamiQkJEiOHMHtV1l/8BfK9SfCGoQT6w9e4zsYXsrK+nPVaKSkpEhiYqKV4pC97N+/X0qXLh3U92D94e+EYv2JsAZhxvqD1/gOhpfcrD9XjUZsbOylC8bFxV1+ZYh4qampkpiYeGltBBPrD/5Cuf5EWINwYv3Ba3wHw0tZWX+uGo0/b5XFxcWxyOAQituorD/8nVDdxmcNwoT1B6/xHQwvuVl/bAYHAAAAYB2NBgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKyj0QAAAABgHY0GAAAAAOtyeV0AAAAAEIm6deumsvXr16ts7ty5jnHDhg2DVlM44Y4GAAAAAOtoNAAAAABYR6MBAAAAwDoaDQAAAADWsRk8hHbu3OkY9+nTR815//33VVayZMmg1YTosWLFCse4efPmao7P58v0dSIiTZs2tVUWAAARa8+ePa6y++67zzHetm2bmpM7d25bZYUN7mgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGBd0DeDp6Wlqez06dMqi4+Pd4wLFCgQtJq8smTJEsd45cqVas4777yjsuHDh6ssVy728ePvTZ8+XWUTJ050jHPmzKnmpKenq+yxxx5TWffu3R3jvn37qjmsUQDhbNy4cSobMWKEyp588kmVvfjii0GpCeFt//79Ktu4caOr1+7evdsxvnjxoprDZnAAAAAAcIFGAwAAAIB1NBoAAAAArAv6L1G/9NJLKjP9XuQrr7ziGJt+LzzS1a9fP9M5I0eOVFm3bt1UVrFiRRslIRsw7ceYOXOmyrZs2RLQ9U2vGzJkiGPcoUMHNads2bIBvR8iz969e1X2z3/+U2WTJk1yjP/44w81x/R5N2fOnMuoDvh//PeM+u9bExGJiYlR2WuvvaaySpUqOcYPPfTQ5RWHiHDy5EmVmT7HTPy/J/PmzWuhovDHHQ0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKwLmxO1nn/+ecf46quvVnPat28fqnKC4vDhw16XgDBm2mSWnJzsGPfs2VPNOXr0qMrOnz+f6ftVqVJFZaYD+3bt2pXptRA93nvvPZWZHt5hemDF22+/7RibDr8yPRDj2WefVZlp/QJ/Mh2GNnnyZMfY7XdyiRIlVNaoUaPACkNE8V9HpocZuXXPPfc4xjlyRMff9UfHvyUAAACAkKLRAAAAAGAdjQYAAAAA62g0AAAAAFgXNpvB/U/s7NGjh5qzbNkylTVo0CBYJV2W06dPq+zVV18N6Frz589X2YgRIwK6FsLDwoULVTZlyhSV+a9502btnDlzBlTD0KFDVZaRkaGy3r17B3R9RJ4LFy6ozP9za9SoUWqOaTP4E088obJChQo5xps2bVJzTJvBY2NjVQb8L+vWrVPZsGHDArqW/yZyEZFq1aoFdC1EFv/Ptg8++MCjSiIXdzQAAAAAWEejAQAAAMA6Gg0AAAAA1tFoAAAAALAu6JvBy5cvH9DrUlNTVWY6Hfb9999XWeHChQN6T5tMpyl/++23HlQCr82ePVtlDzzwQEDX8vl8KjNtEA/0WiaBXh+RZ9q0aSp76qmnHOPXX39dzenfv39A7/fll1+qzHQKc6lSpQK6PqLDnj17VDZgwICArtWyZUuVNWvWLKBrIbJMnTpVZe+8844HlWQv3NEAAAAAYB2NBgAAAADraDQAAAAAWBf0PRqmg/dSUlJUZjqkyd/SpUtV9tFHH6msV69ermoLJtPvGVeoUMEx/umnn1xdq0uXLlZqQmj478kYOHCgmmM6ZC9fvnwqK168uGNsOgjyt99+c1WX//VNh6CZ9kYFeiAgwptp3TzzzDMq69y5s2P8j3/8I+D33Lt3r2Ns+p1oIKvatWunsh9++CHT18XHx6vMdJBp/vz5AysMYcu0H61fv34q8z/EtG7dumrO5s2b7RWWDXFHAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA64K+Gdy0kdR0kI7/wXumA+9M/vWvf6nszjvvdIyLFi3q6lo2HT58WGVuN38jcixcuFBl/ofxud1Mfd1116ls+fLljvH06dPVnN69e7u6/tixYx3jjh07qjmm6yPyXbx4UWU33HCDyvwfPiAiMnnyZMc4V67Avzbuu+8+x/jnn39Wc4YMGRLw9RGdtm7dqrKYmJhMX2d6sEGrVq2s1ITLY3rwSXJyssp27typMv/DkefNm6fmnDx50lUdEydOdIxvv/12NadixYqurhWtuKMBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1Qd8MbmI6jbNx48aOsdvN4N9//73K9u/f7xhfzmZw/1Mh3377bVev+/e//x3weyI8mTZKDxo0KNPXmU78Nm38fuONNwIpS2rVqqWyHj16qMzNic533XWXyqZMmaKypKQkd8UhLHz44Ycq27Fjh8r+85//qKxIkSIBveecOXNUtn79esfYdDo9m8HxvwwePDjg17Zs2dIxfvbZZy+3HASJ/89xIiIPPfSQykybwf2ZfuY0PUTFdCp8+fLlHeMDBw5k+n5w4o4GAAAAAOtoNAAAAABYR6MBAAAAwDoaDQAAAADWebIZ3MR/M/iMGTMCvta6desc4zp16qg5a9eudZX5n045evTogOtyo2rVqiorXLhwUN8T7owaNUplZ86cyfR1I0aMUNnw4cMDqqFJkyYqu+2221RWokSJgK5/xRVXqMy0mR2RxfR5WrlyZZX5fw67dejQIZU99thjKktPT3eM+/Xrp+YEunaRPT366KOO8cKFC129rnbt2ip7//33HWM+28KX6Wch08N/3Dw4KC4uTmVlypQJrLDL4ObnheyIOxoAAAAArKPRAAAAAGAdjQYAAAAA68Jmj0avXr0c4xUrVqg5pgOgTPr27fs/x1nh8/kc45iYmICv5ca2bdtUZvqdVNPBNbAnOTlZZf77dUT075yLiGRkZASjJBERqVixYtCu/Xf8/wyImP+9Eb6++OILlZn2m+XOnTvTa6WmpqqsY8eOKjt69KjK+vTp4xgPGzYs0/dD9Pj2229V5v/9Z9oPZPLwww+rrFixYgHVhfCQN29eldWoUSOkNZgOGb3qqqtUZlqnixYtcoxNB+tmR9zRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAurDZDO7v8ccfV9kHH3zgQSVOwd4MbrJ+/XqVsRncrq1btzrGps2tJ06cUFnOnDmDVpMXTBvez58/r7Ls9u+d3SxfvjzTOe3bt3d1raVLlzrGjzzyiJqzd+9elVWqVEll48aNc4xNB2kher333nsqO3jwYKavMx3u5nZ9A1lRtGhRlZUrV05lps3gzZo1C0ZJYY87GgAAAACso9EAAAAAYB2NBgAAAADraDQAAAAAWBe2m8HDhf+GRtNm8Ntvv11lhQoVUtnzzz9vrS7YNWDAAMd4//79HlXirQ8//FBlSUlJHlSCy1G8eHHHOF++fGpOly5dVGZ6GID/Cd+m03lN+vbtq7L4+HhXr0X299prr6ns3XffVZmbB7B89dVXKktISAioLiBYSpYs6XUJnuCOBgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1kXFZnDTSY6JiYkqGzJkiMq6desW0Htu3rxZZWwGz37Gjx/vdQkB2759u8qeeOIJV6/1PwnVtNkY3qlZs6Zj/Pbbb6s5po23derUUZn/Z2C/fv3UnPr166vMdII4opPp4RrvvPOOytLT01WWK5fzx5RevXqpOWz8RiTwf0hHtOCOBgAAAADraDQAAAAAWEejAQAAAMC6sN2jUaFCBZV1795dZT///LPKqlat6hg/+uijao7/7zCHsy+//FJlJ06ccIwLFy4cqnLwF6b9P+HKf09G+/bt1Zxjx46prESJEirzP9jPNAfh44EHHnCV+Xw+lQ0aNMgxPnz4sJrz0UcfqYx9O9Fr9+7djnG7du3UnB07dri61mOPPeYYv/TSS4EXhqi0a9culfn/DPV38ufP7xibvvMff/xxlQ0dOlRl/oef+o9FRM6ePauyp59+WmWdO3d2jO+44w41J1xwRwMAAACAdTQaAAAAAKyj0QAAAABgHY0GAAAAAOvCdjN4XFycyt577z0PKvHegQMHVHbhwgUPKsm+/DfBmg6OMunRo4fKTJtsg+n06dOuali4cGGm1zI9hOHTTz9VWeXKld0Vh4iycuVKlb3xxhuOsWlj4rXXXhu0mhB5/B884Xbjt4lpIzmik+nnnp9++kllU6dOdYzfeustNefcuXOu3jNPnjyOccGCBdUctxvL/TdwFytWTM0x/TueOnVKZVdddZVjzGZwAAAAAFGFRgMAAACAdTQaAAAAAKyj0QAAAABgXdhuBo90hQoVUlnJkiUd44MHDwZ8/eHDhzvGU6ZMUXNy5eJ/r1v+G1y///57NSc1NdXVtZo1a+YYx8TEqDmmU7lNG6zHjx/vGJtObj5//rzKkpKSVOa/iW3EiBFqTseOHV3VheypW7duKitVqpRj/MQTT4SqHEQot5tj/d18880qq169+mVWg0h0+PBhlQ0cOFBl8+bNs/ae/husRfT3d40aNdSc2rVrW6vBre7du4f8PQPFHQ0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKxjt3CQlC9fXmUfffSRY3znnXeqOaYNUCYzZsxwjP1P7xVhM3hWtGjRwjH++OOP1RzTRmnTBnH/05Vz5syp5qxevTqrJYqI+cRy0/VvuukmlflvHgv1CeYILxs2bFDZ8ePHVTZx4kTH+IorrghaTcgennnmmYBe9+ijj6qscOHCl1sOItCcOXNUFujG7zZt2qhsyJAhKrvhhhtUljt37oDeE/+HOxoAAAAArKPRAAAAAGAdjQYAAAAA6/gl/hBq2LChY7xo0SI1p127dio7evRoptc2/b5106ZNs1Ad/sr03850iJ/poMTRo0cHpSYR84FCpv0Yb7/9tsri4+ODUhPC3++//66y3r17q8z/cD4Rkfvvvz8oNSF72Lp1q8rOnDmT6etGjhypsk6dOtkoCdmAaQ/rtGnTVJaQkKCyu+++2zHu2bOnvcKQZdzRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAOjaDe+jaa69V2YQJE1T28ssvq6xt27aOcYMGDewVBiPTRtnnn39eZVdffbVjbPr/t2PHDpVVqVJFZUOHDv2f1xYRadKkiS4W+AvTJsrvvvvOVVawYMGg1ITs4ZtvvlFZWlpapq/LmzevymJiYqzUhMhXrlw5lZkeyILwxx0NAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACsi/H5fL7MJqWmpkp8fLycOnVK4uLiQlEXwlwo1wTrD/5CvSYifQ1WrVpVZfny5VNZUlKSynLl4pkh/lh//1vZsmUd47Nnz6o5X375pcrq1q0btJqyG76D4aWsrAnuaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYB27/AAgmztx4oTKnn32WZWx8Rs27N271+sSAIQJ7mgAAAAAsI5GAwAAAIB1NBoAAAAArOMXcgEgmzt06JDXJQAAohB3NAAAAABYR6MBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA61wd2Ofz+UREJDU1NajFIHL8uRb+XBvBxPqDv1Cuv7++D2sQIqw/eI/vYHgpK+vPVaORlpYmIiKJiYmXURayo7S0NImPjw/6e4iw/qCFYv39+T4irEE4sf7gNb6D4SU36y/G56IdycjIkJSUFImNjZWYmBhrBSJy+Xw+SUtLk4SEBMmRI7i/gcf6g79Qrj8R1iCcWH/wGt/B8FJW1p+rRgMAAAAAsoLN4AAAAACso9EAAAAAYB2NBgAAAADraDQAAAAAWEejAQAAAMA6Go0AjBs3TmJiYmTQoEFel4IoMmnSJClfvrzky5dP6tevL6tXr/a6JESRtLQ0GTRokJQtW1by588vjRs3lqSkJK/LQpRYtWqVtGvXThISEiQmJkYWLlzodUmIIqy/wNFoZFFSUpJMmTJFatWq5XUpiCLz5s2TQYMGyVNPPSWbN2+WG2+8UW677TbZt2+f16UhSvTq1UuWLVsms2bNki1btkjr1q2lZcuW8uuvv3pdGqLAmTNnpHbt2vLmm296XQqiEOsvcJyjkQWnT5+WevXqyaRJk2TMmDFSp04dee2117wuC1GgYcOGUq9ePZk8efKlrGrVqtKhQwcZN26ch5UhGpw7d05iY2Nl0aJF0qZNm0t5nTp1pG3btjJmzBgPq0O0iYmJkQULFkiHDh28LgVRiPWXNdzRyIK+fftKmzZtpGXLll6Xgihy4cIF2bhxo7Ru3dqRt27dWtauXetRVYgmFy9elPT0dMmXL58jz58/v6xZs8ajqgAA4S6X1wVEirlz58qmTZv4nWSE3LFjxyQ9PV1KlCjhyEuUKCGHDh3yqCpEk9jYWGnUqJGMHj1aqlatKiVKlJAPPvhAvvnmG6lUqZLX5QEAwhR3NFzYv3+/DBw4UGbPnq3+Rg8IlZiYGMfY5/OpDAiWWbNmic/nk1KlSknevHll4sSJcs8990jOnDm9Lg0AEKZoNFzYuHGjHDlyROrXry+5cuWSXLlyycqVK2XixImSK1cuSU9P97pEZGNXXnml5MyZU929OHLkiLrLAQRLhQoVZOXKlXL69GnZv3+/fPvtt/LHH39I+fLlvS4NABCmaDRcaNGihWzZskWSk5Mv/dOgQQO59957JTk5mb/RQ1DlyZNH6tevL8uWLXPky5Ytk8aNG3tUFaJVwYIFpWTJknLixAlZunSptG/f3uuSAABhij0aLsTGxkqNGjUcWcGCBaVo0aIqB4Jh8ODBcv/990uDBg2kUaNGMmXKFNm3b5/06dPH69IQJZYuXSo+n08qV64su3fvlqFDh0rlypWlZ8+eXpeGKHD69GnZvXv3pfEvv/wiycnJUqRIESlTpoyHlSEasP4CR6MBRIC7775bjh8/LqNGjZKDBw9KjRo1ZMmSJVK2bFmvS0OUOHXqlAwfPlwOHDggRYoUkU6dOskLL7wguXPn9ro0RIENGzZIs2bNLo0HDx4sIiLdu3eX6dOne1QVogXrL3CcowEAAADAOvZoAAAAALCORgMAAACAdTQaAAAAAKyj0QAAAABgHY0GAAAAAOtoNAAAAABYR6MBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArPv/AO3ZQoJWFwzeAAAAAElFTkSuQmCC\n",
      "text/plain": [
       "<Figure size 1000x1000 with 25 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "numbers_to_display = 25\n",
    "num_cells = math.ceil(math.sqrt(numbers_to_display))\n",
    "plt.figure(figsize=(10,10))\n",
    "for i in range(numbers_to_display):\n",
    "    plt.subplot(num_cells, num_cells, i+1)\n",
    "    plt.xticks([])\n",
    "    plt.yticks([])\n",
    "    plt.grid(False)\n",
    "    plt.imshow(x_train[i], cmap=plt.cm.binary)\n",
    "    plt.xlabel(y_train[i])\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Normalize the data\n",
    "\n",
    "Here we're just trying to move from values range of `[0...255]` to `[0...1]`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "x_train_normalized = x_train / 255\n",
    "x_test_normalized = x_test / 255"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>0</th>\n",
       "      <th>1</th>\n",
       "      <th>2</th>\n",
       "      <th>3</th>\n",
       "      <th>4</th>\n",
       "      <th>5</th>\n",
       "      <th>6</th>\n",
       "      <th>7</th>\n",
       "      <th>8</th>\n",
       "      <th>9</th>\n",
       "      <th>...</th>\n",
       "      <th>18</th>\n",
       "      <th>19</th>\n",
       "      <th>20</th>\n",
       "      <th>21</th>\n",
       "      <th>22</th>\n",
       "      <th>23</th>\n",
       "      <th>24</th>\n",
       "      <th>25</th>\n",
       "      <th>26</th>\n",
       "      <th>27</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.69</td>\n",
       "      <td>0.10</td>\n",
       "      <td>0.65</td>\n",
       "      <td>1.00</td>\n",
       "      <td>0.97</td>\n",
       "      <td>0.50</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.12</td>\n",
       "      <td>0.14</td>\n",
       "      <td>...</td>\n",
       "      <td>0.88</td>\n",
       "      <td>0.67</td>\n",
       "      <td>0.99</td>\n",
       "      <td>0.95</td>\n",
       "      <td>0.76</td>\n",
       "      <td>0.25</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.19</td>\n",
       "      <td>0.93</td>\n",
       "      <td>0.99</td>\n",
       "      <td>...</td>\n",
       "      <td>0.36</td>\n",
       "      <td>0.32</td>\n",
       "      <td>0.32</td>\n",
       "      <td>0.22</td>\n",
       "      <td>0.15</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.07</td>\n",
       "      <td>0.86</td>\n",
       "      <td>0.99</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.31</td>\n",
       "      <td>0.61</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.05</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.10</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.59</td>\n",
       "      <td>0.11</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.99</td>\n",
       "      <td>0.73</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.99</td>\n",
       "      <td>0.98</td>\n",
       "      <td>0.25</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.99</td>\n",
       "      <td>0.81</td>\n",
       "      <td>0.01</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.98</td>\n",
       "      <td>0.71</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.31</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.09</td>\n",
       "      <td>0.26</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.07</td>\n",
       "      <td>0.67</td>\n",
       "      <td>0.86</td>\n",
       "      <td>0.99</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.22</td>\n",
       "      <td>0.67</td>\n",
       "      <td>0.89</td>\n",
       "      <td>0.99</td>\n",
       "      <td>0.99</td>\n",
       "      <td>0.99</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.53</td>\n",
       "      <td>0.99</td>\n",
       "      <td>0.99</td>\n",
       "      <td>0.99</td>\n",
       "      <td>0.83</td>\n",
       "      <td>0.53</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>...</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "      <td>0.00</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>28 rows √ó 28 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "     0    1    2    3    4    5    6    7    8    9   ...   18   19   20   21  \\\n",
       "0  0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.00 0.00 0.00 0.00   \n",
       "1  0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.00 0.00 0.00 0.00   \n",
       "2  0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.00 0.00 0.00 0.00   \n",
       "3  0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.00 0.00 0.00 0.00   \n",
       "4  0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.00 0.00 0.00 0.00   \n",
       "5  0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.69 0.10 0.65 1.00   \n",
       "6  0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.12 0.14  ... 0.88 0.67 0.99 0.95   \n",
       "7  0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.19 0.93 0.99  ... 0.36 0.32 0.32 0.22   \n",
       "8  0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.07 0.86 0.99  ... 0.00 0.00 0.00 0.00   \n",
       "9  0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.31 0.61  ... 0.00 0.00 0.00 0.00   \n",
       "10 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.05  ... 0.00 0.00 0.00 0.00   \n",
       "11 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.00 0.00 0.00 0.00   \n",
       "12 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.00 0.00 0.00 0.00   \n",
       "13 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.00 0.00 0.00 0.00   \n",
       "14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.10 0.00 0.00 0.00   \n",
       "15 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.59 0.11 0.00 0.00   \n",
       "16 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.99 0.73 0.00 0.00   \n",
       "17 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.99 0.98 0.25 0.00   \n",
       "18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.99 0.81 0.01 0.00   \n",
       "19 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.98 0.71 0.00 0.00   \n",
       "20 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.31 0.00 0.00 0.00   \n",
       "21 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.09 0.26  ... 0.00 0.00 0.00 0.00   \n",
       "22 0.00 0.00 0.00 0.00 0.00 0.00 0.07 0.67 0.86 0.99  ... 0.00 0.00 0.00 0.00   \n",
       "23 0.00 0.00 0.00 0.00 0.22 0.67 0.89 0.99 0.99 0.99  ... 0.00 0.00 0.00 0.00   \n",
       "24 0.00 0.00 0.00 0.00 0.53 0.99 0.99 0.99 0.83 0.53  ... 0.00 0.00 0.00 0.00   \n",
       "25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.00 0.00 0.00 0.00   \n",
       "26 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.00 0.00 0.00 0.00   \n",
       "27 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00  ... 0.00 0.00 0.00 0.00   \n",
       "\n",
       "     22   23   24   25   26   27  \n",
       "0  0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "1  0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "2  0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "3  0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "4  0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "5  0.97 0.50 0.00 0.00 0.00 0.00  \n",
       "6  0.76 0.25 0.00 0.00 0.00 0.00  \n",
       "7  0.15 0.00 0.00 0.00 0.00 0.00  \n",
       "8  0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "9  0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "10 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "11 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "12 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "13 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "14 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "15 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "16 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "17 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "18 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "19 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "20 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "21 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "22 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "23 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "24 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "25 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "26 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "27 0.00 0.00 0.00 0.00 0.00 0.00  \n",
       "\n",
       "[28 rows x 28 columns]"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "with pd.option_context('display.float_format', '{:,.2f}'.format):\n",
    "    display(pd.DataFrame(x_train_normalized[0]))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's see how the digits look like after normalization. We're expecting it to look similar to original."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAaEAAAGdCAYAAAC7EMwUAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy88F64QAAAACXBIWXMAAA9hAAAPYQGoP6dpAAAaaElEQVR4nO3dfWyV9f3/8dfh7gjs9LgG23MqtWkMbhMIGzcrMrnzOzqajIm4BHVxdH8QmAVDgBlZs9DdhBoMxGxVlrkFIYqSGHAYiFgCLRKGqaQExhxBKaOGdg2dnFMra4d8fn8Qzs9DK/g5nsO7p30+kpPY65w318fLK31yeU6vBpxzTgAAGBhkvQAAwMBFhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgJkh1gu43pUrV3T+/HmFQiEFAgHr5QAAPDnn1NHRoYKCAg0adONrnT4XofPnz6uwsNB6GQCAr6i5uVmjR4++4Wv6XIRCoZCkq4vPyckxXg0AwFc8HldhYWHi+/mNZCxCL7zwgp599lm1tLRo7Nixeu655zR9+vSbzl37X3A5OTlECACy2Jd5SyUjH0zYvn27VqxYocrKSjU2Nmr69OkqKyvTuXPnMrE7AECWCmTiLtolJSWaOHGiNm3alNj2rW99S/Pnz1d1dfUNZ+PxuMLhsGKxGFdCAJCFfL6Pp/1KqLu7W0ePHlVpaWnS9tLSUh0+fLjH67u6uhSPx5MeAICBIe0RunDhgj777DPl5+cnbc/Pz1dra2uP11dXVyscDicefDIOAAaOjP2w6vVvSDnnen2Tas2aNYrFYolHc3NzppYEAOhj0v7puFGjRmnw4ME9rnra2tp6XB1JUjAYVDAYTPcyAABZIO1XQsOGDdOkSZNUW1ubtL22tlbTpk1L9+4AAFksIz8ntHLlSj3++OOaPHmy7rvvPv3pT3/SuXPntHTp0kzsDgCQpTISoYULF6q9vV2/+c1v1NLSonHjxmnPnj0qKirKxO4AAFkqIz8n9FXwc0IAkN1Mf04IAIAviwgBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADAzxHoBQF/y2Wefec/EYrEMrCQ9ampqUpr79NNPvWdOnTrlPfP88897z6xevdp75tVXX/WekaTbbrvNe+bpp5/2nlm7dq33TH/BlRAAwAwRAgCYSXuEqqqqFAgEkh6RSCTduwEA9AMZeU9o7Nix2rdvX+LrwYMHZ2I3AIAsl5EIDRkyhKsfAMBNZeQ9odOnT6ugoEDFxcV65JFHdObMmS98bVdXl+LxeNIDADAwpD1CJSUl2rp1q/bu3asXX3xRra2tmjZtmtrb23t9fXV1tcLhcOJRWFiY7iUBAPqotEeorKxMDz/8sMaPH6/vf//72r17tyRpy5Ytvb5+zZo1isViiUdzc3O6lwQA6KMy/sOqI0eO1Pjx43X69Olenw8GgwoGg5leBgCgD8r4zwl1dXXp/fffVzQazfSuAABZJu0RWr16terr69XU1KR3331XP/7xjxWPx7Vo0aJ07woAkOXS/r/jPvroIz366KO6cOGC7rjjDk2dOlVHjhxRUVFRuncFAMhyaY/Qa6+9lu4/En3UuXPnvGe6u7u9Zw4fPuw9c+jQIe8ZSbp48aL3zOuvv57SvvqbVD7Zunz5cu+ZnTt3es+EQiHvGUmaMGGC98zMmTNT2tdAxb3jAABmiBAAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzGf+lduj7GhsbU5p74IEHvGdisVhK+8KtNXjwYO+Z3/3ud94zI0eO9J75yU9+4j1TUFDgPSNJX//6171nvvGNb6S0r4GKKyEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCY4S7aUFFRUUpzo0aN8p7hLtpXlZSUeM+kckfnAwcOeM9I0rBhw7xnHn/88ZT2hYGNKyEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAw3MIVyc3NTmnv22We9Z958803vme985zveM08++aT3TKq+/e1ve8/s27fPe2bkyJHeM3//+9+9ZyTp97//fUpzgC+uhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAMwHnnLNexOfF43GFw2HFYjHl5ORYLwdpFo/HvWdCoZD3zJIlS7xnJOnPf/6z98zLL7/sPfPYY495zwDZwuf7OFdCAAAzRAgAYMY7QgcPHtS8efNUUFCgQCCgN954I+l555yqqqpUUFCg4cOHa9asWTp58mS61gsA6Ee8I9TZ2akJEyaopqam1+fXr1+vjRs3qqamRg0NDYpEIpozZ446Ojq+8mIBAP2L929WLSsrU1lZWa/POef03HPPqbKyUgsWLJAkbdmyRfn5+dq2bVvKbxYDAPqntL4n1NTUpNbWVpWWlia2BYNBzZw5U4cPH+51pqurS/F4POkBABgY0hqh1tZWSVJ+fn7S9vz8/MRz16uurlY4HE48CgsL07kkAEAflpFPxwUCgaSvnXM9tl2zZs0axWKxxKO5uTkTSwIA9EHe7wndSCQSkXT1iigajSa2t7W19bg6uiYYDCoYDKZzGQCALJHWK6Hi4mJFIhHV1tYmtnV3d6u+vl7Tpk1L564AAP2A95XQJ598og8++CDxdVNTk44dO6bc3FzdddddWrFihdatW6cxY8ZozJgxWrdunUaMGMFtSgAAPXhH6L333tPs2bMTX69cuVKStGjRIr300kt66qmndOnSJT3xxBP6+OOPVVJSorfffjul+38BAPo3bmCKfukXv/hFSnMbNmzwnpk1a5b3zL59+7xnBg3iLlvIDtzAFACQFYgQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGAmrb9ZFegrqqqqUpo7evSo90xdXZ33TCp30S4tLfWeAfo6roQAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADMB55yzXsTnxeNxhcNhxWIx5eTkWC8HA8yHH37oPTNx4kTvmdtvv917Zvbs2d4zkydP9p6RpIqKCu+ZQCCQ0r7Q//h8H+dKCABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwM8R6AUBfcvfdd3vPvPTSS94zP/vZz7xntm7dektmJKmzs9N75qc//an3TDQa9Z5B/8KVEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABgJuCcc9aL+Lx4PK5wOKxYLKacnBzr5QAZceLECe+ZVatWec/s27fPeyZVS5cu9Z6prKz0nrnzzju9Z3Br+Xwf50oIAGCGCAEAzHhH6ODBg5o3b54KCgoUCAT0xhtvJD1fXl6uQCCQ9Jg6dWq61gsA6Ee8I9TZ2akJEyaopqbmC18zd+5ctbS0JB579uz5SosEAPRP3r9ZtaysTGVlZTd8TTAYVCQSSXlRAICBISPvCdXV1SkvL0/33HOPFi9erLa2ti98bVdXl+LxeNIDADAwpD1CZWVleuWVV7R//35t2LBBDQ0NeuCBB9TV1dXr66urqxUOhxOPwsLCdC8JANBHef/vuJtZuHBh4p/HjRunyZMnq6ioSLt379aCBQt6vH7NmjVauXJl4ut4PE6IAGCASHuErheNRlVUVKTTp0/3+nwwGFQwGMz0MgAAfVDGf06ovb1dzc3Nikajmd4VACDLeF8JffLJJ/rggw8SXzc1NenYsWPKzc1Vbm6uqqqq9PDDDysajers2bP65S9/qVGjRumhhx5K68IBANnPO0LvvfeeZs+enfj62vs5ixYt0qZNm3TixAlt3bpVFy9eVDQa1ezZs7V9+3aFQqH0rRoA0C9wA1MgS1y8eNF75s0330xpX+Xl5d4zqXwr+b//+z/vmdraWu8Z3FrcwBQAkBWIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABghrtoA+ghld92/L///c97ZujQod4ze/fu9Z6ZNWuW9wxSx120AQBZgQgBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwM8R6AcBAdPz4ce+Z119/3XumoaHBe0ZK7Wakqbj33nu9Z2bMmJGBlcAKV0IAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBluYAp8zqlTp7xn/vCHP3jP7Nixw3umtbXVe+ZWGjLE/9tJNBr1nhk0iL879yf81wQAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzHADU/R5qdy4c9u2bSntq6amxnvm7NmzKe2rL5syZYr3TGVlpffMj370I+8Z9C9cCQEAzBAhAIAZrwhVV1drypQpCoVCysvL0/z583v8/hXnnKqqqlRQUKDhw4dr1qxZOnnyZFoXDQDoH7wiVF9fr4qKCh05ckS1tbW6fPmySktL1dnZmXjN+vXrtXHjRtXU1KihoUGRSERz5sxRR0dH2hcPAMhuXh9MeOutt5K+3rx5s/Ly8nT06FHNmDFDzjk999xzqqys1IIFCyRJW7ZsUX5+vrZt26YlS5akb+UAgKz3ld4TisVikqTc3FxJUlNTk1pbW1VaWpp4TTAY1MyZM3X48OFe/4yuri7F4/GkBwBgYEg5Qs45rVy5Uvfff7/GjRsn6f9/lDY/Pz/ptfn5+V/4Mdvq6mqFw+HEo7CwMNUlAQCyTMoRWrZsmY4fP65XX321x3OBQCDpa+dcj23XrFmzRrFYLPFobm5OdUkAgCyT0g+rLl++XLt27dLBgwc1evToxPZIJCLp6hVRNBpNbG9ra+txdXRNMBhUMBhMZRkAgCzndSXknNOyZcu0Y8cO7d+/X8XFxUnPFxcXKxKJqLa2NrGtu7tb9fX1mjZtWnpWDADoN7yuhCoqKrRt2zb99a9/VSgUSrzPEw6HNXz4cAUCAa1YsULr1q3TmDFjNGbMGK1bt04jRozQY489lpF/AQBA9vKK0KZNmyRJs2bNStq+efNmlZeXS5KeeuopXbp0SU888YQ+/vhjlZSU6O2331YoFErLggEA/UfAOeesF/F58Xhc4XBYsVhMOTk51svBDfz73//2nknl7hnLli3znvnnP//pPdPXlZSUeM889dRTKe3rwQcf9J4ZNIi7gOEqn+/jnDUAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwk9JvVkXf9Z///Md7ZsmSJSnt69ixY94zH374YUr76su+973vec+sWrXKe+YHP/iB98zw4cO9Z4BbiSshAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMNzC9Rd59913vmfXr13vPNDQ0eM989NFH3jN93YgRI1Kae/LJJ71nKisrvWdGjhzpPQP0R1wJAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmuIHpLbJz585bMnMr3Xvvvd4z8+bN854ZPHiw98zq1au9ZyTp9ttvT2kOQGq4EgIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzAScc856EZ8Xj8cVDocVi8WUk5NjvRwAgCef7+NcCQEAzBAhAIAZrwhVV1drypQpCoVCysvL0/z583Xq1Kmk15SXlysQCCQ9pk6dmtZFAwD6B68I1dfXq6KiQkeOHFFtba0uX76s0tJSdXZ2Jr1u7ty5amlpSTz27NmT1kUDAPoHr9+s+tZbbyV9vXnzZuXl5eno0aOaMWNGYnswGFQkEknPCgEA/dZXek8oFotJknJzc5O219XVKS8vT/fcc48WL16stra2L/wzurq6FI/Hkx4AgIEh5Y9oO+f04IMP6uOPP9Y777yT2L59+3Z97WtfU1FRkZqamvSrX/1Kly9f1tGjRxUMBnv8OVVVVfr1r3/dYzsf0QaA7OTzEe2UI1RRUaHdu3fr0KFDGj169Be+rqWlRUVFRXrttde0YMGCHs93dXWpq6srafGFhYVECACylE+EvN4Tumb58uXatWuXDh48eMMASVI0GlVRUZFOnz7d6/PBYLDXKyQAQP/nFSHnnJYvX66dO3eqrq5OxcXFN51pb29Xc3OzotFoyosEAPRPXh9MqKio0Msvv6xt27YpFAqptbVVra2tunTpkiTpk08+0erVq/W3v/1NZ8+eVV1dnebNm6dRo0bpoYceysi/AAAge3m9JxQIBHrdvnnzZpWXl+vSpUuaP3++GhsbdfHiRUWjUc2ePVu//e1vVVhY+KX2wb3jACC7Zew9oZv1avjw4dq7d6/PHwkAGMC4dxwAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwMwQ6wVczzknSYrH48YrAQCk4tr372vfz2+kz0Woo6NDklRYWGi8EgDAV9HR0aFwOHzD1wTcl0nVLXTlyhWdP39eoVBIgUAg6bl4PK7CwkI1NzcrJyfHaIX2OA5XcRyu4jhcxXG4qi8cB+ecOjo6VFBQoEGDbvyuT5+7Eho0aJBGjx59w9fk5OQM6JPsGo7DVRyHqzgOV3EcrrI+Dje7ArqGDyYAAMwQIQCAmayKUDAY1Nq1axUMBq2XYorjcBXH4SqOw1Uch6uy7Tj0uQ8mAAAGjqy6EgIA9C9ECABghggBAMwQIQCAmayK0AsvvKDi4mLddtttmjRpkt555x3rJd1SVVVVCgQCSY9IJGK9rIw7ePCg5s2bp4KCAgUCAb3xxhtJzzvnVFVVpYKCAg0fPlyzZs3SyZMnbRabQTc7DuXl5T3Oj6lTp9osNkOqq6s1ZcoUhUIh5eXlaf78+Tp16lTSawbC+fBljkO2nA9ZE6Ht27drxYoVqqysVGNjo6ZPn66ysjKdO3fOemm31NixY9XS0pJ4nDhxwnpJGdfZ2akJEyaopqam1+fXr1+vjRs3qqamRg0NDYpEIpozZ07iPoT9xc2OgyTNnTs36fzYs2fPLVxh5tXX16uiokJHjhxRbW2tLl++rNLSUnV2diZeMxDOhy9zHKQsOR9clvjud7/rli5dmrTtm9/8pnv66aeNVnTrrV271k2YMMF6GaYkuZ07dya+vnLliotEIu6ZZ55JbPvvf//rwuGw++Mf/2iwwlvj+uPgnHOLFi1yDz74oMl6rLS1tTlJrr6+3jk3cM+H64+Dc9lzPmTFlVB3d7eOHj2q0tLSpO2lpaU6fPiw0apsnD59WgUFBSouLtYjjzyiM2fOWC/JVFNTk1pbW5POjWAwqJkzZw64c0OS6urqlJeXp3vuuUeLFy9WW1ub9ZIyKhaLSZJyc3MlDdzz4frjcE02nA9ZEaELFy7os88+U35+ftL2/Px8tba2Gq3q1ispKdHWrVu1d+9evfjii2ptbdW0adPU3t5uvTQz1/77D/RzQ5LKysr0yiuvaP/+/dqwYYMaGhr0wAMPqKury3ppGeGc08qVK3X//fdr3Lhxkgbm+dDbcZCy53zoc3fRvpHrf7WDc67Htv6srKws8c/jx4/Xfffdp7vvvltbtmzRypUrDVdmb6CfG5K0cOHCxD+PGzdOkydPVlFRkXbv3q0FCxYYriwzli1bpuPHj+vQoUM9nhtI58MXHYdsOR+y4kpo1KhRGjx4cI+/ybS1tfX4G89AMnLkSI0fP16nT5+2XoqZa58O5NzoKRqNqqioqF+eH8uXL9euXbt04MCBpF/9MtDOhy86Dr3pq+dDVkRo2LBhmjRpkmpra5O219bWatq0aUarstfV1aX3339f0WjUeilmiouLFYlEks6N7u5u1dfXD+hzQ5La29vV3Nzcr84P55yWLVumHTt2aP/+/SouLk56fqCcDzc7Dr3ps+eD4YcivLz22mtu6NCh7i9/+Yv7xz/+4VasWOFGjhzpzp49a720W2bVqlWurq7OnTlzxh05csT98Ic/dKFQqN8fg46ODtfY2OgaGxudJLdx40bX2Njo/vWvfznnnHvmmWdcOBx2O3bscCdOnHCPPvqoi0ajLh6PG688vW50HDo6OtyqVavc4cOHXVNTkztw4IC777773J133tmvjsPPf/5zFw6HXV1dnWtpaUk8Pv3008RrBsL5cLPjkE3nQ9ZEyDnnnn/+eVdUVOSGDRvmJk6cmPRxxIFg4cKFLhqNuqFDh7qCggK3YMECd/LkSetlZdyBAwecpB6PRYsWOeeufix37dq1LhKJuGAw6GbMmOFOnDhhu+gMuNFx+PTTT11paam744473NChQ91dd93lFi1a5M6dO2e97LTq7d9fktu8eXPiNQPhfLjZccim84Ff5QAAMJMV7wkBAPonIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMDM/wNrWGQKV9OZ3gAAAABJRU5ErkJggg==\n",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "plt.imshow(x_train_normalized[0], cmap=plt.cm.binary)\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Build the model\n",
    "\n",
    "We will use [Sequential](https://www.tensorflow.org/api_docs/python/tf/keras/Sequential?version=stable) Keras model with 4 layers:\n",
    "\n",
    "- Layer 1: [Flatten](https://www.tensorflow.org/api_docs/python/tf/keras/layers/Flatten?version=stable) layer that will flatten image 2D matrix into 1D vector.\n",
    "- Layer 2: **Input** [Dense](https://www.tensorflow.org/api_docs/python/tf/keras/layers/Dense?version=stable) layer with `128` neurons and [ReLU](https://www.tensorflow.org/api_docs/python/tf/keras/activations/relu?version=stable) activation.\n",
    "- Layer 3: **Hidden** [Dense](https://www.tensorflow.org/api_docs/python/tf/keras/layers/Dense?version=stable) layer with `128` neurons and [ReLU](https://www.tensorflow.org/api_docs/python/tf/keras/activations/relu?version=stable) activation.\n",
    "- Layer 4: **Output** [Dense](https://www.tensorflow.org/api_docs/python/tf/keras/layers/Dense?version=stable) layer with `10` [Softmax](https://www.tensorflow.org/api_docs/python/tf/keras/activations/softmax?version=stable) outputs. The output represents the network guess. The 0-th output represents a probability that the input digit is `0`, the 1-st output represents a probability that the input digit is `1` and so on...\n",
    "\n",
    "In this example we will use `kernel_regularizer` parameter of the layer to control overfitting of the model. Another common approach to fight overfitting though might be using a [dropout layers](https://www.tensorflow.org/api_docs/python/tf/keras/layers/Dropout) (i.e. `tf.keras.layers.Dropout(0.2)`)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(28, 28)"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "x_train_normalized.shape[1:]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "# model = tf.keras.models.Sequential()\n",
    "\n",
    "# # Input layers.\n",
    "# model.add(tf.keras.layers.Flatten(input_shape=x_train_normalized.shape[1:]))\n",
    "# model.add(tf.keras.layers.Dense(\n",
    "#     units=128,\n",
    "#     activation=tf.keras.activations.relu,\n",
    "#     kernel_regularizer=tf.keras.regularizers.l2(0.002)\n",
    "# ))\n",
    "\n",
    "# # Hidden layers.\n",
    "# model.add(tf.keras.layers.Dense(\n",
    "#     units=128,\n",
    "#     activation=tf.keras.activations.relu,\n",
    "#     kernel_regularizer=tf.keras.regularizers.l2(0.002)\n",
    "# ))\n",
    "\n",
    "# # Output layers.\n",
    "# model.add(tf.keras.layers.Dense(\n",
    "#     units=10,\n",
    "#     activation=tf.keras.activations.softmax\n",
    "# ))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Here is our model summary so far."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "# model.summary()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "In order to plot the model the `graphviz` should be installed. For Mac OS it may be installed using `brew` like `brew install graphviz`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"sequential_3\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " flatten (Flatten)           (None, 784)               0         \n",
      "                                                                 \n",
      " dense1 (Dense)              (None, 5)                 3925      \n",
      "                                                                 \n",
      " dense2 (Dense)              (None, 4)                 24        \n",
      "                                                                 \n",
      " output (Dense)              (None, 10)                50        \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 3,999\n",
      "Trainable params: 3,999\n",
      "Non-trainable params: 0\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "import tensorflow as tf\n",
    "\n",
    "model = tf.keras.models.Sequential()\n",
    "\n",
    "# Input layer\n",
    "model.add(tf.keras.layers.Flatten(input_shape=x_train_normalized.shape[1:], name='flatten'))\n",
    "\n",
    "# Hidden layers\n",
    "model.add(tf.keras.layers.Dense(units=5, activation='relu',  kernel_regularizer=tf.keras.regularizers.l2(0.002), name='dense1'))\n",
    "model.add(tf.keras.layers.Dense(units=4, activation='relu',  kernel_regularizer=tf.keras.regularizers.l2(0.002), name='dense2'))\n",
    "\n",
    "# Output layer\n",
    "model.add(tf.keras.layers.Dense(units=10, activation='softmax', name='output'))\n",
    "\n",
    "model.summary()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "You must install pydot (`pip install pydot`) and install graphviz (see instructions at https://graphviz.gitlab.io/download/) for plot_model to work.\n"
     ]
    }
   ],
   "source": [
    "tf.keras.utils.plot_model(\n",
    "    model,\n",
    "    show_shapes=True,\n",
    "    show_layer_names=True,\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Compile the model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "metadata": {},
   "outputs": [],
   "source": [
    "adam_optimizer = tf.keras.optimizers.Adam(learning_rate=0.001)\n",
    "\n",
    "model.compile(\n",
    "    optimizer=adam_optimizer,\n",
    "    loss=tf.keras.losses.sparse_categorical_crossentropy,\n",
    "    metrics=['accuracy']\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Train the model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Epoch 1/10\n",
      "1875/1875 [==============================] - 2s 854us/step - loss: 1.2862 - accuracy: 0.5701 - val_loss: 0.8060 - val_accuracy: 0.7848\n",
      "Epoch 2/10\n",
      "1875/1875 [==============================] - 1s 792us/step - loss: 0.6819 - accuracy: 0.8356 - val_loss: 0.5647 - val_accuracy: 0.8640\n",
      "Epoch 3/10\n",
      "1875/1875 [==============================] - 1s 784us/step - loss: 0.5572 - accuracy: 0.8646 - val_loss: 0.5176 - val_accuracy: 0.8748\n",
      "Epoch 4/10\n",
      "1875/1875 [==============================] - 1s 788us/step - loss: 0.5221 - accuracy: 0.8739 - val_loss: 0.4968 - val_accuracy: 0.8774\n",
      "Epoch 5/10\n",
      "1875/1875 [==============================] - 1s 797us/step - loss: 0.5038 - accuracy: 0.8765 - val_loss: 0.4999 - val_accuracy: 0.8739\n",
      "Epoch 6/10\n",
      "1875/1875 [==============================] - 2s 800us/step - loss: 0.4907 - accuracy: 0.8797 - val_loss: 0.4858 - val_accuracy: 0.8797\n",
      "Epoch 7/10\n",
      "1875/1875 [==============================] - 2s 803us/step - loss: 0.4811 - accuracy: 0.8829 - val_loss: 0.4696 - val_accuracy: 0.8843\n",
      "Epoch 8/10\n",
      "1875/1875 [==============================] - 2s 827us/step - loss: 0.4753 - accuracy: 0.8830 - val_loss: 0.4716 - val_accuracy: 0.8828\n",
      "Epoch 9/10\n",
      "1875/1875 [==============================] - 1s 794us/step - loss: 0.4705 - accuracy: 0.8842 - val_loss: 0.4658 - val_accuracy: 0.8835\n",
      "Epoch 10/10\n",
      "1875/1875 [==============================] - 1s 798us/step - loss: 0.4667 - accuracy: 0.8841 - val_loss: 0.4856 - val_accuracy: 0.8704\n"
     ]
    }
   ],
   "source": [
    "log_dir=\".logs/fit/\" + datetime.datetime.now().strftime(\"%Y%m%d-%H%M%S\")\n",
    "tensorboard_callback = tf.keras.callbacks.TensorBoard(log_dir=log_dir, histogram_freq=1)\n",
    "\n",
    "training_history = model.fit(\n",
    "    x_train_normalized,\n",
    "    y_train,\n",
    "    epochs=10,\n",
    "    validation_data=(x_test_normalized, y_test),\n",
    "    callbacks=[tensorboard_callback]\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's see how the loss function was changing during the training. We expect it to get smaller and smaller on every next epoch."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<matplotlib.legend.Legend at 0x7f172d77bcd0>"
      ]
     },
     "execution_count": 48,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAjcAAAGwCAYAAABVdURTAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy88F64QAAAACXBIWXMAAA9hAAAPYQGoP6dpAABOtklEQVR4nO3deXhTZdoG8PskadKmS7qvlLbshbZIQZBNcFQQHEZQBweRxQVHP2SRwXGUcWMUBhVFZURBAUcRHXdmxhFQ2QRlr5RFilBoS1va0j1ts57vjzShoQttSXKy3L/rypWTk5Ocp9Tv6z3ved73CKIoiiAiIiLyEjKpCyAiIiJyJIYbIiIi8ioMN0RERORVGG6IiIjIqzDcEBERkVdhuCEiIiKvwnBDREREXkUhdQGuZjabUVhYiODgYAiCIHU5RERE1A6iKKKmpgbx8fGQydoem/G5cFNYWIjExESpyyAiIqJOyM/PR5cuXdo8xufCTXBwMADLP05ISIjE1RAREVF7VFdXIzEx0fZ3vC0+F26sl6JCQkIYboiIiDxMe1pK2FBMREREXoXhhoiIiLwKww0RERF5FZ/ruSEiIvdnMplgMBikLoNcTKlUXnGad3sw3BARkdsQRRHFxcWorKyUuhSSgEwmQ0pKCpRK5VV9D8MNERG5DWuwiY6Ohlqt5mKrPsS6yG5RURG6du16Vb97hhsiInILJpPJFmwiIiKkLockEBUVhcLCQhiNRvj5+XX6e9hQTEREbsHaY6NWqyWuhKRivRxlMpmu6nsYboiIyK3wUpTvctTvnuGGiIiIvArDDREREXkVhhsiIiI3kpycjBUrVrT7+O3bt0MQBE6fb4LhxoGqGww4XlgtdRlERORCo0ePxvz58x32ffv378eDDz7Y7uOHDRuGoqIiaDQah9XgDI7+d2oLw42DnCiqRsazWzD1nZ8giqLU5RARkRsRRRFGo7Fdx0ZFRXVoxphSqURsbCwbsZtguHGQblGB8JMLqKgzoKCiXupyiIi8giiKqNMbXf5o7/9InTlzJnbs2IHXXnsNgiBAEAScPXvWdqlo8+bNGDRoEFQqFXbt2oXTp0/jtttuQ0xMDIKCgnDttdfi22+/tfvOyy9LCYKAd955B5MmTYJarUbPnj2xadMm2/uXX5Zav349QkNDsXnzZqSmpiIoKAi33HILioqKbJ8xGo2YO3cuQkNDERERgccffxwzZszAxIkTW/1Zz507hwkTJiAsLAyBgYHo168fvv76a9v7x48fx/jx4xEUFISYmBhMmzYNZWVlbf47OQsX8XMQlUKO3rHBOHq+Gtnnq5AYznUaiIiuVr3BhL5Pb3b5eY8vHgu18sp/Il977TXk5OQgLS0NixcvBmAZebH+4f7zn/+Ml19+Gd26dUNoaCgKCgowfvx4PP/88/D398d7772HCRMm4OTJk+jatWur53nuuefw4osv4qWXXsIbb7yBqVOn4ty5cwgPD2/x+Lq6Orz88st4//33IZPJcM8992DhwoXYsGEDAGDZsmXYsGED1q1bh9TUVLz22mv48ssvccMNN7Raw+zZs6HX67Fz504EBgbi+PHjCAoKAgAUFRVh1KhRmDVrFl555RXU19fj8ccfx+TJk/H999+3+u/kLAw3DpSeEIqj56txpKAK49PjpC6HiIicTKPRQKlUQq1WIzY2ttn7ixcvxs0332x7HRERgf79+9teP//88/jiiy+wadMmPPLII62eZ+bMmZgyZQoAYMmSJXjjjTewb98+3HLLLS0ebzAY8NZbb6F79+4AgEceecQWKgDgjTfewBNPPIFJkyYBAFauXGk3CtOSvLw83HHHHUhPTwcAdOvWzfbeqlWrkJmZiSVLltj2rV27FomJicjJyUGvXr3a/HdyNIYbB8roosHGfUD2+UqpSyEi8goBfnIcXzxWkvM6wqBBg+xea7VaPPfcc/jPf/5ju81AfX098vLy2vyejIwM23ZgYCCCg4NRUlLS6vFqtdoWbAAgLi7OdnxVVRUuXLiAwYMH296Xy+UYOHAgzGZzq985d+5cPPzww9iyZQtuuukm3HHHHba6Dh48iG3bttlGcpo6ffo0evXq1ebP52gMNw6UnmDpVM8uqIIoimzuIiK6SoIgtOvykLsKDAy0e/3YY49h8+bNePnll9GjRw8EBATgzjvvhF6vb/N7Lr/PkiAIbQaRlo6/vI/o8r9RV+ozeuCBBzB27Fj897//xZYtW7B06VIsX74cc+bMgdlsxoQJE7Bs2bJmn4uLc/2VDDYUO1CvmGAoFTJUNxiRV14ndTlEROQCSqWy3fdC2rVrF2bOnIlJkyYhPT0dsbGxTm2sbYlGo0FMTAz27dtn22cymXD48OErfjYxMREPPfQQPv/8c/zpT3/CmjVrAACZmZk4duwYkpOT0aNHD7uHNeB15N/pajHcOJBSIUNqbDAA4EhBlcTVEBGRKyQnJ2Pv3r04e/YsysrK2hxR6dGjBz7//HNkZWXh559/xt13393m8c4yZ84cLF26FF999RVOnjyJefPmoaKios0rDvPnz8fmzZuRm5uLQ4cO4fvvv0dqaioAS7NxeXk5pkyZgn379uHMmTPYsmUL7rvvPlug6ci/09ViuHGw9C6Nl6bOM9wQEfmChQsXQi6Xo2/fvoiKimqzf+bVV19FWFgYhg0bhgkTJmDs2LHIzMx0YbUWjz/+OKZMmYLp06dj6NChCAoKwtixY+Hv79/qZ0wmE2bPno3U1FTccsst6N27N958800AQHx8PHbv3g2TyYSxY8ciLS0N8+bNg0ajgUxmiRod+Xe6WoLoYyvOVVdXQ6PRoKqqCiEhIQ7//n/tz8efPzuC67qF46MHhzr8+4mIvFVDQwNyc3ORkpLS5h9Zcjyz2YzU1FRMnjwZf/vb3ySro63/Bjry99tzu7TclHXk5uj5apjNImQyNhUTEZF7OXfuHLZs2YJRo0ZBp9Nh5cqVyM3Nxd133y11aQ7By1IO1jM6CCqFDLU6I85e1EpdDhERUTMymQzr16/Htddei+HDhyM7OxvffvutrYfG03HkxsEUchn6xYfgUF4lss9XoVtU8zn/REREUkpMTMTu3bulLsNpOHLjBNb1bjhjioiIyPUYbpwgvUsoAMtifkRERORaDDdOkGFtKi6sgsnsU5PRiIiIJMdw4wTdo4IQ4CdHnd6E3LJaqcshIiLyKQw3TiCXCUhLsMzBZ98NERGRazHcOEl6QigAhhsiIiJXY7hxkvQulpEb3oaBiMi7jR49GvPnz3fod86cORMTJ0506Hde7uzZsxAEAVlZWU49jxQYbpzEOnJzrLAKRpPrb4pGRETkqxhunKRbZCAClXI0GMz4tZRNxURE3mjmzJnYsWMHXnvtNQiCAEEQcPbsWQDA8ePHMX78eAQFBSEmJgbTpk1DWVmZ7bOffvop0tPTERAQgIiICNx0003QarV49tln8d577+Grr76yfef27dtbPH9r32G1bt06pKamwt/fH3369LHd6BIAUlJSAAADBgyAIAgYPXq0w/99pMIVip1EJhOQlqDB3txyZBdUoU+s42/SSUTk9UQRMNS5/rx+akC48r0BX3vtNeTk5CAtLQ2LFy8GAERFRaGoqAijRo3CrFmz8Morr6C+vh6PP/44Jk+ejO+//x5FRUWYMmUKXnzxRUyaNAk1NTXYtWsXRFHEwoULceLECVRXV2PdunUAgPDw8Gbnbus7AGDNmjV45plnsHLlSgwYMACHDx/GrFmzEBgYiBkzZmDfvn0YPHgwvv32W/Tr1w9KpdKB/4DSYrhxoowujeHmfBV+PyhR6nKIiDyPoQ5YEu/68z5ZCCgDr3iYRqOBUqmEWq1GbGysbf+qVauQmZmJJUuW2PatXbsWiYmJyMnJQW1tLYxGI26//XYkJSUBANLT023HBgQEQKfT2X3n5YqKitr8jr/97W9Yvnw5br/9dgCWkZrjx4/j7bffxowZMxAVFQUAiIiIaPM8nojhxomsKxVzxhQRkW85ePAgtm3bhqCg5vcXPH36NMaMGYMbb7wR6enpGDt2LMaMGYM777wTYWFh7T5H//79W/2O0tJS5Ofn4/7778esWbNsnzEajdBoNA75Gd0Zw40TWe8xdbyoGgaTGX5ytjgREXWIn9oyiiLFea+C2WzGhAkTsGzZsmbvxcXFQS6XY+vWrdizZw+2bNmCN954A4sWLcLevXttvTBX0tZ3qNWW+tesWYMhQ4Y0+5y3Y7hxoqRwNYL9FahpMCLnQg36xXt/WiYicihBaNflISkplUqYTCa7fZmZmfjss8+QnJwMhaLlP7WCIGD48OEYPnw4nn76aSQlJeGLL77AggULWvzOjn5HQkICzpw5g6lTp7ZaN4B2ncfTcCjBiWQywTZ6w5toEhF5p+TkZOzduxdnz55FWVkZzGYzZs+ejfLyckyZMgX79u3DmTNnsGXLFtx3330wmUzYu3cvlixZggMHDiAvLw+ff/45SktLkZqaavvOI0eO4OTJkygrK4PBYGh23it9x7PPPoulS5famp6zs7Oxbt06vPLKKwCA6OhoBAQE4JtvvsGFCxdQVeU9f6cYbpwsvfEmmlzMj4jIOy1cuBByuRx9+/ZFVFQU8vLyEB8fj927d8NkMmHs2LFIS0vDvHnzoNFoIJPJEBISgp07d2L8+PHo1asX/vrXv2L58uUYN24cAGDWrFno3bs3Bg0ahKioKOzevbvZea/0HQ888ADeeecdrF+/Hunp6Rg1ahTWr19vu+ylUCjw+uuv4+2330Z8fDxuu+021/2jOZkgWueM+Yjq6mpoNBpUVVUhJMT507P/e6QIsz88hIwuGmx6ZITTz0dE5KkaGhqQm5uLlJQU+Pv7S10OSaCt/wY68vebIzdOZr0sdaKoGjqj913XJCIicjcMN06WGB4ATYAfDCYROcVcqZiIiMjZGG6cTBAEZDT23Rw5XyltMURERD5A0nCzc+dOTJgwAfHx8RAEAV9++WWbx3/++ee4+eabERUVhZCQEAwdOhSbN292TbFXgTOmiIiIXEfScKPVatG/f3+sXLmyXcfv3LkTN998M77++mscPHgQN9xwAyZMmIDDhw87udKrk8EZU0RE7eZj81yoCUf97iVdxG/cuHG2KWvtsWLFCrvXS5YswVdffYV///vfGDBgQIuf0el00Ol0ttfV1dWdqvVqWG/DcLK4Bg0GE/z9vH91SCKijvLz8wMA1NXVISAgQOJqSAp6vR7A1a+i7NErFJvNZtTU1LR4t1SrpUuX4rnnnnNhVc3Fa/wRHqhEuVaPX4prcE1iqKT1EBG5I7lcjtDQUJSUlAAA1Go1hHbcmZu8g9lsRmlpKdRqdaurOreXR4eb5cuXQ6vVYvLkya0e88QTT2DBggW219XV1UhMdO0dugXBslLxjpxSZBdUMtwQEbXCendqa8Ah3yKTydC1a9erDrUeG242btyIZ599Fl999RWio6NbPU6lUkGlUrmwspZldLGEG94hnIiodYIgIC4uDtHR0S3ecoC8m1KphEx29e3AHhluPv74Y9x///345JNPcNNNN0ldTrvYZkyxqZiI6IrkcrlP3L2anMPj1rnZuHEjZs6ciQ8//BC33nqr1OW0W0ZjU/GpklrU67lSMRERkbNIGm5qa2uRlZWFrKwsAEBubi6ysrKQl5cHwNIvM336dNvxGzduxPTp07F8+XJcd911KC4uRnFxsUfcyTQmRIWoYBVMZhHHi1w/Y4uIiMhXSBpuDhw4gAEDBtimcS9YsAADBgzA008/DQAoKiqyBR0AePvtt2E0GjF79mzExcXZHvPmzZOk/o6wNhUDQHZBpbTFEBEReTFJe25Gjx7d5oI969evt3u9fft25xbkZOkJGnz/SwmOsO+GiIjIaTyu58aT2VYq5owpIiIip2G4cSHrZanTpbXQ6owSV0NEROSdGG5cKDrEH7Eh/jCLYFMxERGRkzDcuFh646UpLuZHRETkHAw3LsYZU0RERM7FcONitpEbzpgiIiJyCoYbF7OO3Jwp1aKmgfdNISIicjSGGxeLDFIhITQAAHCskE3FREREjsZwI4FLfTe8NEVERORoDDcSYN8NERGR8zDcSIAzpoiIiJyH4UYC1nBz9mIdqurYVExERORIDDcSCAtUIjHc0lR8tJCXpoiIiByJ4UYiGQmhAIBs9t0QERE5FMONRNJ5h3AiIiKnYLiRiLXv5sj5SmkLISIi8jIMNxJJi7eEm/zyelRo9RJXQ0RE5D0YbiSiUfshOUINgH03REREjsRwI6H0LqEAGG6IiIgcieFGQhm8DQMREZHDMdxIyDZjiiM3REREDsNwI6F+8SEAgPOV9Sir1UlcDRERkXdguJFQsL8fukUFAuDoDRERkaMw3EiMfTdERESOxXAjMc6YIiIiciyGG4ll8DYMREREDsVwI7G+cSGQCUBxdQNKqhukLoeIiMjjMdxILFClQPeoIAC8NEVEROQIDDduwLrezRFemiIiIrpqDDduwDZjiiM3REREV43hxg00nTEliqK0xRAREXk4hhs30DcuBHKZgNIaHS5Uc6ViIiKiq8Fw4wYClHL0jLY0FR8pqJS2GCIiIg/HcOMm0tl3Q0RE5BAMN24igzOmiIiIHILhxk1Ym4qPsqmYiIjoqjDcuIk+scFQyARc1OpRWMWViomIiDqL4cZN+PvJ0Ts2GACQzaZiIiKiTmO4cSPWpmL23RAREXUew40bsd6GgTOmiIiIOo/hxo1kJIQCsIzcsKmYiIiocxhu3Eiv2CAo5TJU1RtQUFEvdTlEREQeieHGjagUcvSJszQVs++GiIiocxhu3Iytqfh8pbSFEBEReSiGGzdjuw0DR26IiIg6heHGzTSdMWU2s6mYiIiooxhu3EyvmGAoFTLUNBhxrrxO6nKIiIg8DsONm/GTy9A3LgQA17shIiLqDIYbN2S9Qzhvw0BERNRxDDduiLdhICIi6jyGGzdkbSo+yqZiIiKiDmO4cUM9ooLg7yeDVm/CmTKt1OUQERF5FIYbN6SQy9Av3jolvFLaYoiIiDwMw42burSYX7XElRAREXkWhhs3ZZsxxZEbIiKiDmG4cVMZtqbiapjYVExERNRuDDduKiUyCGqlHPUGE06X1kpdDhERkcdguHFTcpmAtHiud0NERNRRDDdurOl6N0RERNQ+DDduzNp3c4S3YSAiImo3hhs3Zp0OfqywGkaTWeJqiIiIPAPDjRtLjghEkEoBndGMUyVsKiYiImoPhhs3JpMJSEsIAQBks6mYiIioXRhu3FxGl1AAwBEu5kdERNQuDDduznYbhvO8DQMREVF7MNy4OeuMqRNF1dAb2VRMRER0JQw3bq5ruBoh/grojWbkXKiRuhwiIiK3x3Dj5gRBsC3ml83F/IiIiK6I4cYDpCeEAuBtGIiIiNqD4cYDZNhGbiqlLYSIiMgDMNx4AOuMqZPFNdAZTRJXQ0RE5N4kDTc7d+7EhAkTEB8fD0EQ8OWXX17xMzt27MDAgQPh7++Pbt264a233nJ+oRLrEhaAMLUfDCYRJ4vZVExERNQWScONVqtF//79sXLlynYdn5ubi/Hjx2PkyJE4fPgwnnzyScydOxefffaZkyuVlqWpOBQA+26IiIiuRCHlyceNG4dx48a1+/i33noLXbt2xYoVKwAAqampOHDgAF5++WXccccdLX5Gp9NBp9PZXldXe+ZieOkJIdiZU8rbMBAREV2BR/Xc/PjjjxgzZozdvrFjx+LAgQMwGAwtfmbp0qXQaDS2R2JioitKdTjbjClOByciImqTR4Wb4uJixMTE2O2LiYmB0WhEWVlZi5954oknUFVVZXvk5+e7olSHs86YyrlQgwYDm4qJiIhaI+llqc4QBMHutSiKLe63UqlUUKlUTq/L2eI0/ogMUqKsVo8TRdUY0DVM6pKIiIjckkeN3MTGxqK4uNhuX0lJCRQKBSIiIiSqyjUEQWhyE01emiIiImqNR4WboUOHYuvWrXb7tmzZgkGDBsHPz0+iqlyHM6aIiIiuTNJwU1tbi6ysLGRlZQGwTPXOyspCXl4eAEu/zPTp023HP/TQQzh37hwWLFiAEydOYO3atXj33XexcOFCKcp3OdvIDcMNERFRqyTtuTlw4ABuuOEG2+sFCxYAAGbMmIH169ejqKjIFnQAICUlBV9//TUeffRR/OMf/0B8fDxef/31VqeBextrU/GpkhrU6Y1QKz2uZYqIiMjpBNHakesjqqurodFoUFVVhZCQEKnL6bDBL3yLkhodPnt4KAYmhUtdDhERkUt05O+3R/Xc0KXRG/bdEBERtYzhxsNYF/Nj3w0REVHLGG48jG3khtPBiYiIWsRw42HSGmdMnS6tRa3OKHE1RERE7ofhxsNEBasQp/GHKALHOHpDRETUDMONB+JKxURERK1juPFA1r4bhhsiIqLmGG48kPU2DJwxRURE1BzDjQeyXpY6U6ZFdYNB4mqIiIjcC8ONBwoPVCIhNAAAcJSXpoiIiOww3HgoW98NL00RERHZYbjxUOlsKiYiImoRw42HyrDehoHhhoiIyA7DjYeyNhWfu1iHqjo2FRMREVkx3HgojdoPXcPVADh6Q0RE1BTDjQdLt91Es1LaQoiIiNwIw40Hy2i8NMXp4ERERJcw3Hgw28gNp4MTERHZMNx4sLTGkZuCinqUa/USV0NEROQeGG48WIi/H7pFBgJgUzEREZEVw42Hs47eZBdUSlsIERGRm2C48XAZ7LshIiKyw3Dj4dI5Y4qIiMgOw42H65eggSAAhVUNKK3RSV0OERGR5BhuPFyQSoHuUUEAOHpDREQEMNx4Betifuy7ISIiYrjxCrYZU7wNAxEREcONN+CMKSIioksYbrxA3/gQyASgpEaHC9UNUpdDREQkKYYbL6BWKtAzOhgAkM3RGyIi8nEMN17CdhNNzpgiIiIfx3DjJdJ5GwYiIiIAnQw3+fn5KCgosL3et28f5s+fj9WrVzusMOoY68hN9vkqiKIocTVERETS6VS4ufvuu7Ft2zYAQHFxMW6++Wbs27cPTz75JBYvXuzQAql9+saFQC4TUFarR1EVm4qJiMh3dSrcHD16FIMHDwYA/Otf/0JaWhr27NmDDz/8EOvXr3dkfdRO/n5y9IppbCpm3w0REfmwToUbg8EAlUoFAPj222/xu9/9DgDQp08fFBUVOa466pAMW98Nww0REfmuToWbfv364a233sKuXbuwdetW3HLLLQCAwsJCREREOLRAaj/OmCIiIupkuFm2bBnefvttjB49GlOmTEH//v0BAJs2bbJdriLXazpjik3FRETkqxSd+dDo0aNRVlaG6upqhIWF2fY/+OCDUKvVDiuOOqZPXDD85AIq6gwoqKhHYjh/F0RE5Hs6NXJTX18PnU5nCzbnzp3DihUrcPLkSURHRzu0QGo/lUKO3rGWpuKjvDRFREQ+qlPh5rbbbsM///lPAEBlZSWGDBmC5cuXY+LEiVi1apVDC6SOSU8IBcC+GyIi8l2dCjeHDh3CyJEjAQCffvopYmJicO7cOfzzn//E66+/7tACqWOsdwjnjCkiIvJVnQo3dXV1CA62XP7YsmULbr/9dshkMlx33XU4d+6cQwukjrE2FR9hUzEREfmoToWbHj164Msvv0R+fj42b96MMWPGAABKSkoQEhLi0AKpY3rFBEMpl6G6wYi88jqpyyEiInK5ToWbp59+GgsXLkRycjIGDx6MoUOHArCM4gwYMMChBVLHKBUypMZZRtWO8NIUERH5oE6FmzvvvBN5eXk4cOAANm/ebNt/44034tVXX3VYcdQ51sX8OGOKiIh8UafWuQGA2NhYxMbGoqCgAIIgICEhgQv4uYmMhFAAeRy5ISIin9SpkRuz2YzFixdDo9EgKSkJXbt2RWhoKP72t7/BbDY7ukbqoKYjN2Yzm4qJiMi3dGrkZtGiRXj33Xfx97//HcOHD4coiti9ezeeffZZNDQ04IUXXnB0ndQBPaODoFLIUKMz4uxFLbpFBUldEhERkct0Kty89957eOedd2x3AweA/v37IyEhAf/3f//HcCMxhVyGvvEhOJxXiezzVQw3RETkUzp1Waq8vBx9+vRptr9Pnz4oLy+/6qLo6mXY1rth3w0REfmWToWb/v37Y+XKlc32r1y5EhkZGVddFF299C6hAIBszpgiIiIf06nLUi+++CJuvfVWfPvttxg6dCgEQcCePXuQn5+Pr7/+2tE1UidYb8Nw7HwVTGYRcpkgcUVERESu0amRm1GjRiEnJweTJk1CZWUlysvLcfvtt+PYsWNYt26do2ukTugeFYQAPzm0ehNyy2qlLoeIiMhlBNGBNyD6+eefkZmZCZPJ5KivdLjq6mpoNBpUVVV5/a0ifv/WHuw/W4FXJvfH7ZldpC6HiIio0zry97tTIzfkGdLYVExERD6I4caLZfA2DERE5IMYbrxYekIoAOBYYTWMJq4cTUREvqFDs6Vuv/32Nt+vrKy8mlrIwbpFBiJQaWkqPl2qRe/YYKlLIiIicroOhRuNRnPF96dPn35VBZHjyGQC0hI02JtbjiMFlQw3RETkEzoUbjjN2/OkN4ab7PNV+P2gRKnLISIicjr23Hg56x3COWOKiIh8BcONl8tovA3DiaJqGNhUTEREPoDhxsslhasR7K+AzmjGqQtcqZiIiLwfw42Xk8kEpDcu5pd9vlLaYoiIiFyA4cYHsO+GiIh8CcOND7g0csNwQ0RE3o/hxgdkNK5U/EtRDfRGNhUTEZF3Y7jxAYnhAdAE+EFvMiPnQo3U5RARETkVw40PEATBdhNN9t0QEZG3kzzcvPnmm0hJSYG/vz8GDhyIXbt2tXn8hg0b0L9/f6jVasTFxeHee+/FxYsXXVRtG8xm4OhnwJ6VUlfSIs6YIiIiXyFpuPn4448xf/58LFq0CIcPH8bIkSMxbtw45OXltXj8Dz/8gOnTp+P+++/HsWPH8Mknn2D//v144IEHXFx5C87tBj69D/j+b0B1kdTVNMORGyIi8hWShptXXnkF999/Px544AGkpqZixYoVSExMxKpVq1o8/qeffkJycjLmzp2LlJQUjBgxAn/84x9x4MABF1feguQRQOIQwNgA/PCq1NU0k9Y4cnOyuAYNBpPE1RARETmPZOFGr9fj4MGDGDNmjN3+MWPGYM+ePS1+ZtiwYSgoKMDXX38NURRx4cIFfPrpp7j11ltbPY9Op0N1dbXdwykEAbjhScv2wfVA1XnnnKeTEkIDEB6ohNEs4pdiNhUTEZH3kizclJWVwWQyISYmxm5/TEwMiouLW/zMsGHDsGHDBtx1111QKpWIjY1FaGgo3njjjVbPs3TpUmg0GtsjMdGJd8ZOGQUkDQdMOuCHV5x3nk4QBIHr3RARkU+QvKFYEAS716IoNttndfz4ccydOxdPP/00Dh48iG+++Qa5ubl46KGHWv3+J554AlVVVbZHfn6+Q+u3Yzd68x5Q6cRzdYK17ya7oFLaQoiIiJxIIdWJIyMjIZfLm43SlJSUNBvNsVq6dCmGDx+Oxx57DACQkZGBwMBAjBw5Es8//zzi4uKafUalUkGlUjn+B2hN8gggeSRwdhew62VgwmuuO/cVWEdu2FRMRETeTLKRG6VSiYEDB2Lr1q12+7du3Yphw4a1+Jm6ujrIZPYly+VyAJYRH7dhHb05/AFQcVbSUprK6BIKADhVUot6PZuKiYjIO0l6WWrBggV45513sHbtWpw4cQKPPvoo8vLybJeZnnjiCUyfPt12/IQJE/D5559j1apVOHPmDHbv3o25c+di8ODBiI+Pl+rHaC5pGNDtBsBsBHa+LHU1NjEhKkQGqWAyizhe5KTGaiIiIolJdlkKAO666y5cvHgRixcvRlFREdLS0vD1118jKSkJAFBUVGS35s3MmTNRU1ODlStX4k9/+hNCQ0Pxm9/8BsuWLZPqR2jdDU8CZ7YBWR8CIxcA4d2krsi2UvH3v5Tg6PkqDEwKk7okIiIihxNEt7qe43zV1dXQaDSoqqpCSEiIc0/2wZ3Ar1uB/ncDk1peu8fVXt2ag9e+O4U7Mrtg+eT+UpdDRETULh35+y35bCmvNvoJy/ORj4CyX6WtpZFtxhRvw0BERF6K4caZugwEet0CiGZgh3tcOrPOmPq1pBZanVHiaoiIiByP4cbZrKM3Rz8FSk9KWwuA6BB/xISoYBbBpmIiIvJKDDfOFn8N0Oe3bjZ6EwqA690QEZF3YrhxhdF/sTwf/Ry4cFzaWnCp7+Yob8NAREReiOHGFWLTgdTfARCBHX+Xuhqkd7GuVFwpbSFEREROwHDjKqOfACAAx78Cio9KWoq1qfhMmRY1DQZJayEiInI0hhtXiekL9Jtk2d6+VNJSIoNUSAgNgCgCxwrZVExERN6F4caVRv8FgAD88h+gMEvSUtISLAsgZbOpmIiIvAzDjStF9QbSf2/Z3i5t7431JppH2FRMRERehuHG1UY9DggyIOd/wPmDkpVh7bvhjCkiIvI2DDeuFtkDyLjLsi3h6I013OSWaVFVz6ZiIiLyHgw3Urj+MUCQA6e2APn7JSkhLFCJxPAAAMAxjt4QEZEXYbiRQkR34Joplu3tSyQrI8O6UjHDDREReRGGG6lc/xggUwCnvwfO/ShJCWmNl6Y4Y4qIiLwJw41UwpKBa6ZatiUavbHehuHI+UpJzk9EROQMDDdSun4hIPMDcncCZ39w+enT4i3hJr+8HpV1epefn4iIyBkYbqQU2hXInG7Z3rYEEEWXnl6j9kNyhBoAkM2+GyIi8hIMN1Ib+SdArgTO7baM4LhYunUxP/bdEBGRl2C4kZomARg407ItwehNBpuKiYjIyzDcuIMRCwC5Csj/CTizzaWnts2Y4mUpIiLyEgw37iAkDrj2fsu2i0dvrDfQPF9Zj4u1Opedl4iIyFkYbtzF8PmAIgAo2A/8+q3LThvs74duUYEAOHpDRETegeHGXQTHAIMfsGxve8GlozfsuyEiIm/CcONOhs0D/NRA4WEg5xuXndY2Y4ojN0RE5AUYbtxJUBQw+EHLtgt7b6wrFXPkhoiIvAHDjbsZNhdQBgHFR4Bf/uuSU/aNC4EgAMXVDSipaXDJOYmIiJyF4cbdBEYAQx6ybG9fCpjNzj+lSoEeUUEAgKO8NEVERB6O4cYdDZ0NqEKAC0eBE5tccsp06000eWmKiIg8HMONO1KHA9c9bNne/neXjN5wxhQREXkLhht3dd3/ASoNUHoCOP6F00/XdMaU6OJbQBARETkSw427CggFhj1i2d7+d8Bscurp+saFQCYApTU6XKjmSsVEROS5GG7c2ZCHAP9QoCwHOPqZU08VoJSjV0wwAOBIQaVTz0VERORMDDfuzD8EGDbHsr3974DJ6NTTpTf23XDGFBEReTKGG3c35I9AQDhQfhrI/sSpp7Iu5seViomIyJMx3Lg7VTAwfJ5le8cywGRw2qmsTcXZBWwqJiIiz8Vw4wkGzwLUkUBFLvDzR047TZ/YYChkAi5q9Sis4krFRETkmRhuPIEyEBjxqGV754uAUe+U0/j7XWoqzmZTMREReSiGG08x6D4gMBqozAOyNjjtNLabaLLvhoiIPBTDjadQqoGRCyzbu5YDRuesRcPbMBARkadjuPEkA2cCwXFAVT5w+H2nnCIjIRSAZeTGbGZTMREReR6GG0/iFwCM/JNle+dywOD4pt/escEIVMpRWWfAoi+PMuAQEZHHYbjxNJnTgZAEoKYQOPSew79eqZBhye3pkAnAxn15eGbTMU4LJyIij8Jw42kUqkujN7uWA4Z6h5/itmsS8NKd/SEIwPs/ncPi/xxnwCEiIo/BcOOJBkwDNIlA7QXgwDqnnOKOgV2w7PYMAMC63Wex9H+/MOAQEZFHYLjxRAolcP1jlu0fXgH0WqecZvK1iXhhUhoAYPXOM3hp80kGHCIicnsMN57qmruB0CRAWwrsf9dpp5k6JAmLb+sHAHhz+2m8+u0pp52LiIjIERhuPJXcDxj1uGV79wpAV+u0U00fmoynftsXAPD6d6fwxncMOERE5L4YbjxZxl1AeDeg7iKwb7VTT3X/iBQ8Ob4PAGD51hy8uf1Xp56PiIiosxhuPJlccWn0Zs/rQEO1U0/34PXd8djY3gCAF785iTU7zzj1fERERJ3BcOPp0u4EInoC9RXAvredfrrZN/TAozf1AgC88PUJrP0h1+nnJCIi6giGG08nVwCj/2LZ3vMG0OD8e0LNu6kn5vymBwBg8X+O4/0fzzr9nERERO3FcOMN+k0CIntbgs1Pq1xyygU398JDo7oDAJ766hg+3JvnkvMSERFdCcONN5DJL43e/Pim5RKVkwmCgMdv6Y0HRqQAAJ78Ihv/OpDv9PMSERFdCcONt+g7EYjuC+iqLAHHBQRBwKJbUzFzWDIA4PHPjuDzQwUuOTcREVFrGG68hUwGjH7Csv3TKqCu3CWnFQQBz0zoi3uu6wpRBBZ+8jO+yjrvknMTERG1hOHGm/T5LRCbDuhrLM3FLiIIAhb/Lg1/uDYRZhFY8K+f8d8jRS47PxERUVMMN96k6ejN3rcBbZkLTy1gyaR03DmwC0xmEfM+OozNx4pddn4iIiIrhhtv03s8ENcfMGgtC/u5kEwmYNkdGZg0IAFGs4hHPjyE705ccGkNREREDDfeRhCAGxZZtvetAWpLXHp6uUzAS3dmYEL/eBhMIh7+4BC2n3RtDURE5NsYbrxRzzFAwkDAUAfsfs3lp1fIZXh1cn+MS4uF3mTGg+8fxK5TpS6vg4iIfBPDjTcSBOCGJy3b+98Balzf+6KQy/D6lAG4uW8M9EYzHnjvAPacdl0PEBER+S6GG2/V/Uagy2DA2AD88KokJfjJZfjH3Zm4sU80dEYz7l9/AHvPXJSkFiIi8h0MN96q6ejNgXVAdaEkZSgVMrx5TyZG9YpCvcGEe9fvx4GzrlmDh4iIfBPDjTfrNhroOgww6YBdr0hWhkohx9vTBmJEj0jU6U2YuW4/DuU5/xYRRETkmxhuvFnT0ZtD7wGV0t37yd9PjjXTB2FotwjU6oyY8e4+HCmolKweIiLyXgw33i5lJJA8EjDpgV3LJS0lQCnHuzMHYXByOGp0Rtzzzl4cPV8laU1EROR9GG58gXX05vAHQMU5SUtRKxVYe++1GJgUhuoGI+55dy9OFFVLWhMREXkXhhtfkDTM0n9jNgC7Xpa6GgSpFFh/77XonxiKyjoDpr6zFzkXaqQui4iIvATDja8YbR292QCUn5G2FgDB/n74532DkZ6gQblWj7vX7MWvJbVSl0VERF6A4cZXdB0C9LgJEE3ATulHbwBAE+CH9+8fjL5xISir1eHuNT8ht0wrdVlEROThJA83b775JlJSUuDv74+BAwdi165dbR6v0+mwaNEiJCUlQaVSoXv37li7dq2LqvVw1tGbnzcCF09LW0ujULUSHzwwBH1ig1FSo8OU1T/h3EUGHCIi6jxJw83HH3+M+fPnY9GiRTh8+DBGjhyJcePGIS8vr9XPTJ48Gd999x3effddnDx5Ehs3bkSfPn1cWLUH6zIQ6DkWEM3AjhelrsYmPNAScHpGB6G4ugF3r9mL/PI6qcsiIiIPJYiiKEp18iFDhiAzMxOrVq2y7UtNTcXEiROxdOnSZsd/8803+MMf/oAzZ84gPDy8U+esrq6GRqNBVVUVQkJCOl27xyo8DKweDQgy4P/2AlG9pK7IpqSmAX9Y/RPOlGrRJSwAH/9xKBJCA6Qui4iI3EBH/n5LNnKj1+tx8OBBjBkzxm7/mDFjsGfPnhY/s2nTJgwaNAgvvvgiEhIS0KtXLyxcuBD19fWtnken06G6utru4dPiBwC9b20cvVkmdTV2ooP9sXHWdUiOUKOgoh53r/kJxVUNUpdFREQeRrJwU1ZWBpPJhJiYGLv9MTExKC5u+S7WZ86cwQ8//ICjR4/iiy++wIoVK/Dpp59i9uzZrZ5n6dKl0Gg0tkdiYqJDfw6PNPovluejnwElJ6St5TIxIf74cNZ1SAwPwLmLdZiy5ieUVDPgEBFR+0neUCwIgt1rURSb7bMym80QBAEbNmzA4MGDMX78eLzyyitYv359q6M3TzzxBKqqqmyP/HzpbkHgNuIygNQJAERg+9+lrqaZ+NAAbJx1HRJCA5BbpsWUNT+htEYndVlEROQhJAs3kZGRkMvlzUZpSkpKmo3mWMXFxSEhIQEajca2LzU1FaIooqCgoMXPqFQqhISE2D0IwOgnLM/HvwQuHJO0lJZ0CVPjowevQ7zGH6dLtZj6zk+4WMuAQ0REVyZZuFEqlRg4cCC2bt1qt3/r1q0YNmxYi58ZPnw4CgsLUVt7abG3nJwcyGQydOnSxan1ep2YfkC/SZbt7c2bt91BYrgaH866DjEhKuRcqMXUd/aiQquXuiwiInJzkl6WWrBgAd555x2sXbsWJ06cwKOPPoq8vDw89NBDACyXlKZPn247/u6770ZERATuvfdeHD9+HDt37sRjjz2G++67DwEBnFXTYaP+AkAATvwbKPpZ6mpalBwZiI2zrkNUsAq/FNfgnnf3oqrOIHVZRETkxiQNN3fddRdWrFiBxYsX45prrsHOnTvx9ddfIykpCQBQVFRkt+ZNUFAQtm7disrKSgwaNAhTp07FhAkT8Prrr0v1I3i26D5A+p2WbTfsvbHqFhWEjbOGIDJIiWOF1Zi2di+q6hlwiIioZZKucyMFn1/n5nJlp4B/DLZMDX9wu2WquJs6WVyDKWt+QrlWj2sSQ/H+/YMR7O8ndVlEROQCHrHODbmJyJ5A+mTL9jb37L2x6h0bjA/uH4JQtR+y8itx77r90OqMUpdFRERuhuGGgFF/BgQ5cGozUHBA6mra1Dc+BB/cPwQh/gocOFeBe9fvR52eAYeIiC5huCEgojvQf4ple9sSaWtph7QEDd6/fwiCVQrsyy3HA+8dQL3eJHVZRETkJhhuyOL6hYBMAZz+DsjbK3U1V9Q/MRTr7xuMQKUce05fxIPvH0CDgQGHiIgYbsgqPAW45m7L9nb3H70BgIFJYVh/32ColXLsOlWGhz44CJ2RAYeIyNcx3NAlIxcCMj/gzHbg7G6pq2mXa5PDsXbmtfD3k2H7yVLM3nAIeqNZ6rKIiEhCDDd0SVgSkDnNsr31aaD8jLT1tNN13SLw7oxroVLI8O2JEszZeAgGEwMOEZGvYrgheyP/BMhVwPkDwOsDgHW3Aj9/BOjrpK6sTcN7RGL19EFQymXYfOwC5n+UBSMDDhGRT2K4IXuaLsD0L4EeNwEQgHM/AF/8EVjeG/j3fKDgIOCm6z6O6hWFt6cNhJ9cwH+zi/CnT36GyeyetRIRkfNwhWJqXVUBkLUROPw+UHnu0v7ovsCAe4CMu4DASOnqa8XW4xfw8AcHYTSLuDU9Dg9e3w3pCRrIZILUpRERUSd15O83ww1dmdlsGcE59D5wYhNgbLDsl/kBvccBmdOB7r8BZHJp62zim6NFmP3hYdvITUSgEtf3isLo3lG4vmcUwgKVEldIREQdwXDTBoabq1RfCRz9FDj8AVB4+NL+4HjLVPIBU4HwbpKV19SeX8vwzx/P4Ydfy1Db5DYNMsGyTs4NvaMxuncU0uI5qkNE5O4YbtrAcONAxUctIefIR0B9xaX9ySMtl61Sfwco1dLV18hgMuPguQpsO1mCHSdL8Utxjd37kUHWUZ1oXN8zEqFqjuoQEbkbhps2MNw4gVEHnPzactnq9PcAGv+TUoUAaXdYppfHZwKCe4yOFFXVY/vJUmw/WYLdv15sNqpzjW1UJxr94kM4qkNE5AYYbtrAcONkVQVA1oeWER27JuR+TZqQI6Sr7zJ6oxkHzpVjx8lSbD9ZipMXLh/VUWFUk14djdpPokqJiHwbw00bGG5cxGwGzu6yhJzLm5D7jAcGTHO7JmQAKKxsOqpTBm2TG3LKBCCzaxhG97Zcwuobx1EdIiJXYbhpA8ONBKxNyIfeB4qyLu23NSHfY7m3lZvRG804cLYc23MsYSfnQq3d+1HBl0Z1RvbgqA4RkTMx3LSB4UZixdmNTcgft9CEPA3o+zvAL0C6+tpwvrIe20+WYPvJUuz+tQx1TUZ15DIBmV1DMbpxBlbfuBAIbtJjRETkDRhu2sBw4yaMOuCX/1qCjl0TsgZIv8MSdOIHuE0T8uV0RhMOnK2whZ1TJfajOtGNozo39InG8B6R0ARwVIeI6Gow3LSB4cYNVeYDP1tXQs67tD+6n2WmVfpkt2pCbklBRV1jr45lVKfeYD+qM7BrGEb1jsINvaORGhfMUR0iog5iuGkDw40bszUhvw8c3wSYdJb9tibk6UD3G9yuCflyOqMJ+3MtozrbTpbgdKnW7v2YkMZRnd7RGN4zEiH+HNUhIroShps2MNx4iPoKILtxJeSmTcghCZYm5GumumUTckvyy+ssTcm/lGDP6Yt2ozoKmYDMpDDbasl9YjmqQ0TUEoabNjDceKC2mpAzpwOpE9y2CflyDQYT9p8tx/aTpdh2sgRnLhvViQ3xb5xqHoXhPSIRzFEdIiIADDdtYrjxYLYm5PeB09tg34R8p2VKuRs3Ibckv7yu8fJVKfacLkODwWx7TyETMCg5DKN7R2NEj0j0iA6Cv597X5IjInIWhps2MNx4icp8y0rIWR/YNyHHpF1aCVkdLl19ndBgMGFfbrntHlhnyrTNjkkIDUBKZCC6RQUiJdLy6B4VhPjQAMi5oCAReTGGmzYw3HgZsxk4u9Ny2appE7JcCfQeD6T/HohNBzSJgEwmba0dlHexDttzSrDtlxIcPFeB6gZjq8cqFTIkR6gbA08QujUJQOGBSvbxEJHHY7hpA8ONF7M1Ib8PFP1s/54yCIjqDUSnAlGplufoVCA4ziMuY4miiIo6A86U1uJMmRa5ZVqcKa1FbpkWZ8vqoDeZW/1siL8C3aIsgccy6hNkG/UJUPIyFxF5BoabNjDc+IiiI0DWBiB3F1CWA5gNLR/nr7EPO9bwExTl2nqvgsksorCy3hJ67MKPFoVV9Wjr/8LjNf5IaRzh6RYZhJSoQHSLDESXMDUvcxGRW2G4aQPDjQ8yGYDyM0DJCcujtPH54mlANLX8GXVkk7DTB4juC0T3AQLCXFv7VWowmHD2oha5pVqcaQw8uWWWAFRZ10rgA6CUy9C18TJXt8bAkxIZhG5RgYjgZS4ikgDDTRsYbsjGqAPKTgGlvwAlx4GSxueKs7DNxLpccJx92Inua7ncpQp2ZeUOUaHVNwYey+Ut62hP7kUt9MbWL3MF+ysae3ouXd6y9veolQoX/gRE5EsYbtrAcENXpK8Dyk5eCjulv1hGeqryW/+Mpmtj2GnS0xPV22PW32nKbBZRWFXfOMpjeZxuDEDnK9u+zBUb4t9sJldKZCC6hAVAIfeshm4ici8MN21guKFOa6gGSk9euqxlfdQWt/IBwbKK8uU9PRE9AYXSpaU7SoPBhHMX62yXtpoGoHKtvtXP+ckFdA23XOaK1fgjNsQfsZqAxmfLI0jFUR8iah3DTRsYbsjh6sovje6UnLBsXzgG1Je3fLwgByJ6NLms1fgc3g2Qe+4f+Mo6fWNTsxZnyiwjPWdKalFwsRqiUQc/WKayVyIIQPOenWCVAjG24GN5jtH4I65JAApXKyFjozORT2K4aQPDDbmEKALa0uZNzCW/ALqqlj8jVwKRvRrDTpORntDkttfoMZst6/uY9IBRb3k26SyN1MbG5zbf1196tPvz1uOv8L6p+WiOQaZCpSISJUIUzpvDcUYfhrPGMBSKESgUI1AkRkCLli/n+ckFxIS0HHxiQ/wR0/hQKngJjMjbMNy0geGGJCWKQHWhfdgpOW653GVoviIxAEARAGi6WGZ2tRQ+Wpvx5cEaFMGoVMSgRBaBAlMEcg1hOKXToNAcgUJEolgMgxGtj3JFBintAk+cxvocgFiNCjEh/rxvF5GHYbhpA8MNuSWzGajKu6yJ+ThQmnNp1eX2kvkBChUg9wPkKsuIkEJpebY+7N63Ht/0feu2g983m4CaQqCqAKg6b2nSrj7f5HVB6yNbTYgQUKeKRKUiGhdkUThvCscZQyhO1YfinCkcRWIEyhCCli5/WQWpFIgJUSFOE2AZDdKobH1A1jAUEcjLYETuguGmDQw35FHMJqA81xIIWg0nl4UXT1+DpqG6MfBcHn4aH9XnW7zcdTmTTAmtfywqFVEokUWhoPESWE6DBr/qQtu8/GXlJxcQHWx/6ct6SSwyUImwQCXCA5UIUyt5KYzIyRhu2sBwQ+ThzGagrsw+7FwefmqK0epaRU0YlSHQqmJR4ReNElkkCkwROGsIxS/1GpyoC0GxGA5DG5e/mgpWKRBmDTxqP4QFKhFhe61s9loT4MdRIaIOYLhpA8MNkQ8w6oGaoibhJ//SZS/r64b2Xf4yBERBGxBnGwGyXAILw6+GSJxoCEN+nR/Mnfj/ojIBCFM3DT9+CG8yEhQe2CQQNb5WK+VcHZrcm67WcssbXTXQbbRDv7ojf789d94pEVFrFEogLMnyaI2uxhJ4qgvse36avBZMOijrS6CsL0EYgJQWvkYMDYNJk4SGoETUBHRBhTIeFxSxOI8YFJjCUVZvRrlWj3KtHhV1lueaBiPMInBRq8fFNtYHupxSIbMLO9ZRovBAFcID/WxBKTzI8hzKy2XkLHXllhBT+oulN7D0F8tr62KnYcnAvJ/b/ApnYrghIt+kCm5ca6hPy++LIqAtuyz8NPYAVeYDlecAbSmE+goo6isQhCwEAYgD0Nf6HYLcMtMtLBlITLY8hyXDENIVlap4XDQHorzOYAk+Wj3KtQZbAGoaiC5q9dAbzdAbzSiqakBRVUO7f8xglQLhQU0CkVqJ8EBLIApT+yHIX4FApQJqpRyBqkvPgSoF1H5yXjrzZaII1F5oXLz0pGXlduu2tqT1zwVGA6FJlp5Bmdx19TbBy1JERJ2lq7WEnIqzlz0a911pppsqpHGEKfnSI9T6nGhpHAcgiiLq9Ca70R/70SADyrU6VGgNKK+zBKWKOn2nLpddLsBPjkCVHOrLA5BSAbXq0nOQUgG1SoFApfzSs1Jh+6ztWSnnrTjcjdlsCe62kZgmYaaty7eaxEtrc0U1Pkf2AtThTimTPTdtYLghIpcwmy3/q/fy4GMNQzVFV/gCAQhJsA8+TYNQYFSbM+NMZhHV9ZfCzkXr6NBlr7V6E+r0RtTpTNA2eXZEMGqNUiFDUEsh6bLRo6bvW46/LDw1CVG8/NYOJiNQkdsYXn65FGbKTgGGupY/I8iAsBTLvfKiegOR1udegCrIpeUz3LSB4YaI3IKhHqjMa3nEp+Js64s6WvmpLxvxSbIPQVdx01ZRFKEzmqHVGVGnt4Qdrc7U+NqyXac3WoKRzmgLSLb9l71f23iMyYmJSSETEOAnh79SjgA/eZNtmeW1Ug5/PznUzd6X271v3bZ7btxWKWSe0dBt1AEXf23eD3Px19aXUZD5AZE9m4/EhHcH/PxdW38rGG7awHBDRG7P2u9jN+Jz9lL4qSrAFae6B8W2PuoTFNv2LT06W7PZBJiNgNnQ+Gx9bYRoMsBgNKC+XocGnQ4Nej0adDro9HrodHro9Dro9Xro9QboDXoYDJZto0EPo1EPo9EAo8EAk9EAk9EIk8kA0Wg5j1wwQycqUQt/1In+0MIfdVBBK/pDiwBoobLtb4ASbS3ueCVNQ4+/nwxqpaLVINU0GAW0Eaos39X4OYWs/ZftrDOTLu+HqcgFRHPLn/FTW0KM9RJSVB/LSExYitvf247hpg0MN0Tk8Yw6S8CpyG0+4lNx1jINty1ylSXsaBItDZ9mo+V2Hk3CyKVwYrjsdZP3TU22PeQ2ICIE6GUB0MnVaBAC0CD4o14IQB38USeqUCMGoFZUodqkRLXZ8lxlsg9MdbC81jooMF1OLhOgUsgaH3JEyLXoKZxHd6EAyeJ5dDXlIcGYj0hT6029OkUwqgJTUB3cA3Uh3VGv6QFdWA+ImkSo/BS271b5Wc6jtL5uPK87jlAx3LSB4YaIvJooAvUVzXt8bK/zXRtEBDkgU1x6yJtsy5q+53fZ6ybvy/1aOL7JQ5BZAp++FtBrG5+t29pL+5xEhACjQg2DXA1DY3DSCQGoF/zR0BictFChVvRHrdkfNWZLcKoyqVBpUqHC4IcKoxINUCJWKEdPoQA9hEL0FM6jh+w8ooTWm3pLRQ1+NSfglJiAX8V4nBK74FdzPEoRiqsJXMom4coaeJQKGVR+crvgZQ1HTY9TKWQICfDDAyO7dfr8LeE6N0REvkoQLLNV1OFAQmbz901Gy/T2irOW6e1AC6GjaZDwayWMtOczcve5HYjZbGmatYUfbStBqNZyucfufet2TYuBSYAIP6MWfsYr9Em1Rt74aINOHYfakB6oCe6OysAUXFSn4KJ/CmpkwdAZTdAZzFAbzehjNCHFaIbOYIbeZIbOYILOaLYc07jfuq03mu3eazrUYV16oAbGTv1I0cEqh4ebjmC4ISLyJXLFpd4bXyKTWWb3qIIAxDjmOzsSmPTaJqGpjcAUFH1ZP0wvILIXVKpgqABEOKbyZkRRhMEkXgpBRkswsgSkJiHIYB+I9K3sD1BKs76NFcMNERFRZzgjMElEEAQoFQKUChmCpS7GAbgwABEREXkVhhsiIiLyKgw3RERE5FUYboiIiMirMNwQERGRV2G4ISIiIq/CcENEREReheGGiIiIvArDDREREXkVhhsiIiLyKgw3RERE5FUYboiIiMirMNwQERGRV2G4ISIiIq+ikLoAVxNFEQBQXV0tcSVERETUXta/29a/423xuXBTU1MDAEhMTJS4EiIiIuqompoaaDSaNo8RxPZEIC9iNptRWFiI4OBgCILg0O+urq5GYmIi8vPzERIS4tDvpo7j78O98Pfhfvg7cS/8fbRNFEXU1NQgPj4eMlnbXTU+N3Ijk8nQpUsXp54jJCSE/2G6Ef4+3At/H+6HvxP3wt9H6640YmPFhmIiIiLyKgw3RERE5FUYbhxIpVLhmWeegUqlkroUAn8f7oa/D/fD34l74e/DcXyuoZiIiIi8G0duiIiIyKsw3BAREZFXYbghIiIir8JwQ0RERF6F4cZB3nzzTaSkpMDf3x8DBw7Erl27pC7JZy1duhTXXnstgoODER0djYkTJ+LkyZNSl0WNli5dCkEQMH/+fKlL8Vnnz5/HPffcg4iICKjValxzzTU4ePCg1GX5JKPRiL/+9a9ISUlBQEAAunXrhsWLF8NsNktdmkdjuHGAjz/+GPPnz8eiRYtw+PBhjBw5EuPGjUNeXp7UpfmkHTt2YPbs2fjpp5+wdetWGI1GjBkzBlqtVurSfN7+/fuxevVqZGRkSF2Kz6qoqMDw4cPh5+eH//3vfzh+/DiWL1+O0NBQqUvzScuWLcNbb72FlStX4sSJE3jxxRfx0ksv4Y033pC6NI/GqeAOMGTIEGRmZmLVqlW2fampqZg4cSKWLl0qYWUEAKWlpYiOjsaOHTtw/fXXS12Oz6qtrUVmZibefPNNPP/887jmmmuwYsUKqcvyOX/5y1+we/duji67id/+9reIiYnBu+++a9t3xx13QK1W4/3335ewMs/GkZurpNfrcfDgQYwZM8Zu/5gxY7Bnzx6JqqKmqqqqAADh4eESV+LbZs+ejVtvvRU33XST1KX4tE2bNmHQoEH4/e9/j+joaAwYMABr1qyRuiyfNWLECHz33XfIyckBAPz888/44YcfMH78eIkr82w+d+NMRysrK4PJZEJMTIzd/piYGBQXF0tUFVmJoogFCxZgxIgRSEtLk7ocn/XRRx/h0KFD2L9/v9Sl+LwzZ85g1apVWLBgAZ588kns27cPc+fOhUqlwvTp06Uuz+c8/vjjqKqqQp8+fSCXy2EymfDCCy9gypQpUpfm0RhuHEQQBLvXoig220eu98gjj+DIkSP44YcfpC7FZ+Xn52PevHnYsmUL/P39pS7H55nNZgwaNAhLliwBAAwYMADHjh3DqlWrGG4k8PHHH+ODDz7Ahx9+iH79+iErKwvz589HfHw8ZsyYIXV5Hovh5ipFRkZCLpc3G6UpKSlpNppDrjVnzhxs2rQJO3fuRJcuXaQux2cdPHgQJSUlGDhwoG2fyWTCzp07sXLlSuh0Osjlcgkr9C1xcXHo27ev3b7U1FR89tlnElXk2x577DH85S9/wR/+8AcAQHp6Os6dO4elS5cy3FwF9txcJaVSiYEDB2Lr1q12+7du3Yphw4ZJVJVvE0URjzzyCD7//HN8//33SElJkbokn3bjjTciOzsbWVlZtsegQYMwdepUZGVlMdi42PDhw5stjZCTk4OkpCSJKvJtdXV1kMns/xTL5XJOBb9KHLlxgAULFmDatGkYNGgQhg4ditWrVyMvLw8PPfSQ1KX5pNmzZ+PDDz/EV199heDgYNuomkajQUBAgMTV+Z7g4OBm/U6BgYGIiIhgH5QEHn30UQwbNgxLlizB5MmTsW/fPqxevRqrV6+WujSfNGHCBLzwwgvo2rUr+vXrh8OHD+OVV17BfffdJ3Vpnk0kh/jHP/4hJiUliUqlUszMzBR37NghdUk+C0CLj3Xr1kldGjUaNWqUOG/ePKnL8Fn//ve/xbS0NFGlUol9+vQRV69eLXVJPqu6ulqcN2+e2LVrV9Hf31/s1q2buGjRIlGn00ldmkfjOjdERETkVdhzQ0RERF6F4YaIiIi8CsMNEREReRWGGyIiIvIqDDdERETkVRhuiIiIyKsw3BAREZFXYbghIiIir8JwQ0RuRRAEfPnll1KX0SHbt2+HIAiorKyUuhQiAsMNETWaOXMmBEFo9rjlllukLu2KRo8eDUEQ8NFHH9ntX7FiBZKTk6Upiogkw3BDRDa33HILioqK7B4bN26Uuqx28ff3x1//+lcYDAapS3EYvV4vdQlEHonhhohsVCoVYmNj7R5hYWG29wVBwKpVqzBu3DgEBAQgJSUFn3zyid13ZGdn4ze/+Q0CAgIQERGBBx98ELW1tXbHrF27Fv369YNKpUJcXBweeeQRu/fLysowadIkqNVq9OzZE5s2bbpi7VOmTEFVVRXWrFnT6jEzZ87ExIkT7fbNnz8fo0ePtr0ePXo05syZg/nz5yMsLAwxMTFYvXo1tFot7r33XgQHB6N79+743//+1+z7d+/ejf79+8Pf3x9DhgxBdna23ft79uzB9ddfj4CAACQmJmLu3LnQarW295OTk/H8889j5syZ0Gg0mDVr1hV/biJqjuGGiDrkqaeewh133IGff/4Z99xzD6ZMmYITJ04AAOrq6nDLLbcgLCwM+/fvxyeffIJvv/3WLrysWrUKs2fPxoMPPojs7Gxs2rQJPXr0sDvHc889h8mTJ+PIkSMYP348pk6divLy8jbrCgkJwZNPPonFixfbBYbOeO+99xAZGYl9+/Zhzpw5ePjhh/H73/8ew4YNw6FDhzB27FhMmzYNdXV1dp977LHH8PLLL2P//v2Ijo7G7373O9tIUnZ2NsaOHYvbb78dR44cwccff4wffvihWbB76aWXkJaWhoMHD+Kpp566qp+DyGdJfVtyInIPM2bMEOVyuRgYGGj3WLx4se0YAOJDDz1k97khQ4aIDz/8sCiKorh69WoxLCxMrK2ttb3/3//+V5TJZGJxcbEoiqIYHx8vLlq0qNU6AIh//etfba9ra2tFQRDE//3vf61+ZtSoUeK8efPEhoYGMSkpyVbzq6++KiYlJdn9jLfddpvdZ+fNmyeOGjXK7rtGjBhhe200GsXAwEBx2rRptn1FRUUiAPHHH38URVEUt23bJgIQP/roI9sxFy9eFAMCAsSPP/5YFEVRnDZtmvjggw/anXvXrl2iTCYT6+vrRVEUxaSkJHHixImt/pxE1D4KaaMVEbmTG264AatWrbLbFx4ebvd66NChzV5nZWUBAE6cOIH+/fsjMDDQ9v7w4cNhNptx8uRJCIKAwsJC3HjjjW3WkZGRYdsODAxEcHAwSkpKrli/SqXC4sWL8cgjj+Dhhx++4vHtOb9cLkdERATS09Nt+2JiYgCgWU1N/23Cw8PRu3dv26jWwYMH8euvv2LDhg22Y0RRhNlsRm5uLlJTUwEAgwYN6nTdRGTBcENENoGBgc0uEbWHIAgALH+srdstHRMQENCu7/Pz82v2WbPZ3K7P3nPPPXj55Zfx/PPPN5spJZPJIIqi3b6WGpBbOn/TfdafsT01NT32j3/8I+bOndvsmK5du9q2mwZDIuoc9twQUYf89NNPzV736dMHANC3b19kZWXZ9bzs3r0bMpkMvXr1QnBwMJKTk/Hdd985rT6ZTIalS5di1apVOHv2rN17UVFRKCoqsttnHXVyhKb/NhUVFcjJybH922RmZuLYsWPo0aNHs4dSqXRYDUTEcENETeh0OhQXF9s9ysrK7I755JNPsHbtWuTk5OCZZ57Bvn37bE2xU6dOhb+/P2bMmIGjR49i27ZtmDNnDqZNm2a7lPPss89i+fLleP3113Hq1CkcOnQIb7zxhkN/jltvvRVDhgzB22+/bbf/N7/5DQ4cOIB//vOfOHXqFJ555hkcPXrUYeddvHgxvvvuOxw9ehQzZ85EZGSkbXbW448/jh9//BGzZ89GVlYWTp06hU2bNmHOnDkOOz8RWTDcEJHNN998g7i4OLvHiBEj7I557rnn8NFHHyEjIwPvvfceNmzYgL59+wIA1Go1Nm/ejPLyclx77bW48847ceONN2LlypW2z8+YMQMrVqzAm2++iX79+uG3v/0tTp065fCfZdmyZWhoaLDbN3bsWDz11FP485//jGuvvRY1NTWYPn26w87597//HfPmzcPAgQNRVFSETZs22UZlMjIysGPHDpw6dQojR47EgAED8NRTTyEuLs5h5yciC0G8/AI0EVErBEHAF1980WytGCIid8KRGyIiIvIqDDdERETkVTgVnIjajVexicgTcOSGiIiIvArDDREREXkVhhsiIiLyKgw3RERE5FUYboiIiMirMNwQERGRV2G4ISIiIq/CcENERERe5f8BOsxhI+IBdacAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "plt.xlabel('Epoch Number')\n",
    "plt.ylabel('Loss')\n",
    "plt.plot(training_history.history['loss'], label='training set')\n",
    "plt.plot(training_history.history['val_loss'], label='test set')\n",
    "plt.legend()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 49,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<matplotlib.legend.Legend at 0x7f172d5821a0>"
      ]
     },
     "execution_count": 49,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAkAAAAG2CAYAAACXuTmvAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy88F64QAAAACXBIWXMAAA9hAAAPYQGoP6dpAABaEUlEQVR4nO3deVzUdf4H8Nd3BubgGhDkUBDxShQ1BUUhzS5QO9St1awoy2otU8lyW1MryZW0Mk1XNi21dt3k1+Hm7mqKWR5pmqTmCd54DCAeM6Acw8z398fA6DiADAx8Z5jX8/GYBzPf+R7vAdt57ef4fgRRFEUQERERuRGZ1AUQERERNTcGICIiInI7DEBERETkdhiAiIiIyO0wABEREZHbYQAiIiIit8MARERERG6HAYiIiIjcDgMQERERuR0GICIiInI7kgegJUuWICoqCiqVCrGxsdi2bVud+//tb39DdHQ01Go17rjjDnzxxRc2+3zzzTfo1q0blEolunXrhjVr1jRV+UREROSCJA1AmZmZSE1NxfTp07F3714MHDgQQ4cORV5eXo37Z2RkYNq0aXjnnXdw6NAhzJo1CxMmTMB//vMfyz47d+7E6NGjkZKSgv379yMlJQWjRo3Crl27mutjERERkZMTpFwMNT4+Hn369EFGRoZlW3R0NEaMGIH09HSb/RMSEpCYmIj333/fsi01NRV79uzB9u3bAQCjR4+GXq/H+vXrLfsMGTIEAQEB+PLLL5vw0xAREZGr8JDqwhUVFcjOzsZf/vIXq+1JSUnYsWNHjceUl5dDpVJZbVOr1di9ezcMBgM8PT2xc+dOvPrqq1b7JCcnY8GCBbXWUl5ejvLycstrk8mEy5cvIzAwEIIg2PnJiIiISAqiKKK4uBht2rSBTFZ3J5dkAaioqAhGoxEhISFW20NCQpCfn1/jMcnJyfj0008xYsQI9OnTB9nZ2Vi+fDkMBgOKiooQFhaG/Px8u84JAOnp6Zg1a1bjPxQRERFJ7uzZswgPD69zH8kCULVbW1hEUay11WXmzJnIz89H//79IYoiQkJCMHbsWMybNw9yubxB5wSAadOmYcqUKZbXOp0O7dq1w9mzZ+Hn59eQj0VERETNTK/XIyIiAr6+vrfdV7IAFBQUBLlcbtMyU1hYaNOCU02tVmP58uX45JNPUFBQgLCwMCxduhS+vr4ICgoCAISGhtp1TgBQKpVQKpU22/38/BiAiIiIXEx9hq9INgtMoVAgNjYWWVlZVtuzsrKQkJBQ57Genp4IDw+HXC7H6tWr8dBDD1n6+gYMGGBzzo0bN972nEREROQ+JO0CmzJlClJSUhAXF4cBAwZg6dKlyMvLw/jx4wGYu6bOnz9vuddPbm4udu/ejfj4eFy5cgXz58/HwYMH8fnnn1vOOXnyZAwaNAhz587F8OHD8d1332HTpk2WWWJEREREkgag0aNH49KlS0hLS4NWq0VMTAzWrVuHyMhIAIBWq7W6J5DRaMSHH36InJwceHp64p577sGOHTvQvn17yz4JCQlYvXo1ZsyYgZkzZ6Jjx47IzMxEfHx8c388IiIiclKS3gfIWen1emg0Guh0Oo4BIiIichH2fH9LvhQGERERUXNjACIiIiK3wwBEREREbocBiIiIiNwOAxARERG5HQYgIiIicjsMQEREROR2GICIiIjI7Ui+GjwRETkpQylw/TIgVwAeSsBDBcg9gXosNEmOVWk0wWAUUWE0ASIAwfxnEGBe+NP8ExAgWP48N7+22Y9/QwYgIiK3IopAeTFQUgAU59/4Way9ZVsBUK6zPV6QmYNQdSCy/FTZbvdU17CfEvBQ33JcbfvWcM4m/uI2mkRUVJrMD2PVo+q1wWhC+U3vGSqt37c8N97Yv6Ky+hgjKisrUVlpgLHSgMrKShgrDTBWVsJoNMBUaYDJVAljZSVMlZUwmQwQjZUwGSshGg0QRBM8BBMEiDhiaoer8HXI560tRMGyveYQhZtf13AOWB1jew4A6NFWg7+nxDrkczQEAxARUUsgikDplaoAk28OMFY/82+EG8P1ep/WCDnkMN50HZP5eDvO4UgGeKJCpoRBUMAABQyCJyoEBQyC8sZzKFAheKJCUFqeG+AJUTQBpkrAVAnBZDQ/F00QxEoIpkrIRCNkMMIDJshgggeMkFf/FG689qnaR37L+5bnt7wvhwmegvH2H64m8qrHTUyigN/FDthi6oUtxp7YL3aE8dad6kkUzQ1KsFoVq3lWyArxUzbLdWrDAERE5MxMRuBaUa2hRiwpgFicD6GkAIKxot6nLYYahSZ/FIoBKIQ/CsWbHgioeh6AYqgBAApUQgkDVKiAUjBAiQooYTBvE248V8IApeV11U/BcONYy+u6jr+xrwoVkAk3vpA9YYCnyeDwX7OUI2JNghwQ5BBlHhAFOSDzAGQ3fgoyD0DmAUHuAcFYAdmVU7hTOIE7ZScw2eNbiCoNTO3vRmWH+2CMugcmv7YQRREiqnKNCIgQLWHn5vdE85tWr632q/rV1/he9fmrtptu3uem57Ud762UNoIwABERScFoAEoKgZJ8iMX5MFy9gPIrF2DUm1/LrhXA8/pFqCouQSbW3nogVD2qXRF9UCCaA8xFq2BTFWqqtpVCZTlG6SGDRu0Jfy9PaNTmRy+1J/zVCvioPCC/qZsDsB5DYhlvUkOXh9X7ggATgFIAZTV0n1TvbHM8RMjESniIFfAwlkMuVkBmLIeHqRxyU/W2cniYKiAzlUNurIDcVA650fy+3FQOmbHc/FNuDhFyuQdkck/I5B6QyT0g9zA/9/DwhNzDE3IP8za53AOC3NMcRizBxMMmoFj/rHoIctttshq2CTLI7O3W018ATmwGjm8CTvwIoewq5EfXQn50rfn91tFAp/vMj3YJgKeq7vO5Ka4GXwOuBk9EDVFmMEJ/rQwll86h/FIeDFe1MOnNY2s8rhdAVXYR6vIi+Bouwcekg6yeXQ0mUcAl+FmFmQKYf16s2nZF1grlqtbw8lLD30thCTI1Prw84V/13E/tCZVnw7pPyAmYjMD536rC0A/A+WxzN2U1DzUQNRDoeB/Q6X4gsGOLHsRuz/c3A1ANGICI3Fel0QR9WSWuXq+ArtSAq6UG6EsN5ufXDdBfL4Woz4ei+By8S8/Dt+wCAgz5aG0sQBvxIsKES1DUc7yHQZTjIjTm1hoxABfhD71HIK4pglCqbA2DVzBM3iGQ+7aGr5e6liBjDjsqTxln9pB51t7Jn4DjP5gDUbHW+n3/duYg1PE+IGoQoGpZ33EMQI3EAETk2kwmEcXllVbBxRxmzKFGV2qA7rr1e9WPsvIyhAqXESFcRFuhCOHCRYQLRWgL8/Mw4RI8BFOd1zdAjiIhEFflgSj2DESpsjUq1K1R6RUM0ScEcr8wePi3hZemNTReSmiqup68FXKGGHIcUQQKD5tbh47/AOTtBG4eJybzACL6A53uNYeikB6AzLVvD8gA1EgMQCQpUQQqrpmnKpcXA+X6qkfxjUfZrdv05uO8WgHqVrf8DAC8Am9sU3i7RBO4KIooNRhtQ4pNmDG31uirWmt0VS02plr+l80TlQgTLlUFG/PDHHTMAScUlyEX6v6fRaPggevqNij3bgujXwTg3w4egZFQtW4PdVAUZJo25rEeRM6k4hpwevuNQHT5hPX73q1vdJV1vAfwDpKmzkZgAGokBiBqEKvgor/lZ3VoqeW9m/epKLbuw3c0ueKWkFQVkGyC000/1f52faGLoojrFUaUlFeiuMyA4rJKFJdVoqS8EiVlldCXGareM78uKb+xTV8VavSlBvNN3+ykRAXaVAWc9h6X0MHjEiLll9AGFxFiKoTGeOm2Y29EuRKCvznYwL8doIkA/COrXkcAPqEu//+UiXD5ZFVX2Wbg5BbAcO2mNwWgzZ03AlF4X0Du/POmGIAaiQHIzViCyy0tKlahpZaWmJv3cXRwEWSA0q/q4Xvjobr5td+Nn4D5PjDXLwGll81jAUqvVP2sem0sb9ivCAIqPP1Q5qnBdbkGJTI/FMt8cRW+uCJ645LRB4VGHxQYvHDBoMaFcjUuiz4oh6LRvwYPmQB/L/NgXX+1J1orjYj0uIx2sksIFQvR2lSIVhVa+JZr4XX9PBSlF+txUvWNcGMVdKp+erdmwCH3UlkBnN11YzB1/gHr95V+QIe7b4wf8o+Qps7bYABqJAagFsxkBAqPAGd/AfJ2mf+D1511cHCR3wglqlvCiyW01BZqbtru6WVXV1VFpanmFpfyqtelBpSXlsB0rQi4fhlC6RXIy69AUX4VysqrUBt08Dbq4Y9i+AslCKj66SeUNvhXcV1UQif4oFjwQ4lcg1IPDco9NahQ+KNS6Q+TOgCCOhAy71aQ+wRB4RsEb5USQZUF8Dfkw6f0AhQl5yBczTP/na7mAdfqEXA8vW8KODWEHO8gl+gGJJJMccFNU+03m/9P1M2C7rgx1T4y0XwnbyfAANRIDEAtSMU14Nwec9DJ+wU496u5FacmgrzmIFLTc5tgc1Oo8VQ36ZerKIrI15fh4Hk9DpzX4WDVo7C4Ya07NREEwEfpAV+lBzRKIExRhhDP6wiWlyBIfg2thBL4oxi+YjF8TXp4GfVQGXRQVlyBZ8VVyMquQqjj3jWNpvS7pXvq5qATaR73xIBD5BgmI6DdZ+4uO/4DcG73LVPtVeYQ1Ol+cyAK6iLZf38MQI3EAOTC9BfMQac68OQfAG79Ilb4AOFx5tkP7eKB4G7mL9QmDi4NIYoizl8txcHzenPQuWAOO0Ultd/x11shh4/KwxxgVJ7wVXnAt+q1j9L6ta/KEz5Vr32VHlXPPeHlKYdM1ojfhclkDpqll4HrV250wVl1z938s2qf6uUVVP43woxNyGlnHpNERNIovWIeM3SiKhDpz1u/r4kAOlbNLOtwN6DSNFtpDECNxADkIkxG8xRPS+DZBejybPfzCzcHHUvg6e6Ug/lEUcS5K6U4cF5n1bJz5brtbf/lMgGdg30Q01aDmDZ+6BGuQcfWPvBVeULemOAiNUOpeX0mpWMWeiSiJiaKwMWcG2OHTv9sPdZQkAMR/cwtQx3vA8LubNLxdQxAjcQA5KTKS4Dze6rG7vxi7tq6tTtLkAEhMUC7/kBEvPmnJlyaeutgMonIu3z9RtC5oMPB83roSm3DjodMQJcQX/Roq0FMWz/EtNUgOsyPd+8lIudTcR04s6Nqqv0m4NIx6/e9Am+0DnW8F/AJdujlGYAaiQHISejO3zRY+Rcg/2AN3Vm+5u6s6sATHud0rQcmk4hTl65ZWnQOnNfh0AU9issqbfZVyGW4I9TXEnR6tNWgS4gvww4RuaYrZ250lZ3cYp4tW82vLfDqIYcOPbDn+9v5+gHIPZmMQMGhG2N3qmdn3UoTcaNlJyIeCOnuVDecM5pEnLxYUtWyYx63c+iCDtcqbAcEKzxkiA7zM3dhtdUgpirsKDw4/ZqIWoiASCDuOfPDaDBPRKluHQrrJem4S7YA1YAtQM2gvPiW2Vl7rP+fAWDuzgrtcWPsTkR/QNNWmnprUGk04fjFEkvQOXBeh8MX9Cg12IYdlacM3cLMrTrVLTudgn3gKWfYISI3ZTI6/P/AsgWInI/unPXsrIKDtvfeUfgCEX1vBJ62cYDSR5p6b2EwmpBbUIxD1VPPL+hwRKtHmcH2/kFeCjm6t/FD9zbmoNMjXIMOQd7wYNghIrpB4tZ7BiByPJPRHHCqx+7k7QL052z307Sratmp6tIK7ib5fxCA+YaCuQXFltlYh87rcCS/GBWVtmHHR+mBblVdWNWDlKOCfFx7JhYRkRtgAKLGKy829+vePDurosR6H0Fu7s66eXaWXxtp6r1JRaUJR7T6qoHJ5sCTk18Mg9G2Z9hX5YGYNuYWnerp5+0DvRt3vxwiIpIEAxA1zJmdwMFvzIGn4JBtd5bSz7x4XnXgaRvrNN1ZgPmeO+sO5CPtv4dQoLe9g7K/lydi2twYrxPT1g/tWnlBcLIbJRIRUcMwAJH9zv4KrBgK3Lyitn8768HKwdFO0Z1Vk7xL1/HW2oP4Kce8ppS/lyd6hvujR1s/S+gJD1Az7BARtWAMQGQfkxFY9zoAEYi6G4h71hx4/MKkruy2KipNWLbtJD7+4RjKK01QyGV4aXBHvDS4I++zQ0TkZhiAyD6/fWFeFE/pBzz6qcPv4tlUdp28hOn/PojjheaxSYmdAvHu8Bh0aO083XJERNR8GICo/q5fBn5IMz+/502XCD+Xr1Ugfd0RfJVtnoUW5KPAjAe7YfidbdjFRUTkxhiAqP5+/Kt5xe7W0UDf56Wupk6iKOKr7HNIX3fEspjoE/Ht8EZyV2i8PCWujoiIpMYARPWTfwDYs9z8fNg8QO68IeJYQTGmrzmI3acvAwC6hvriryN7IDYyQOLKiIjIWTAA0e2JIrBuqnmqe/eRQNQgqSuqUWmFEYt/PIalW0/CYBSh9pRjygNdMDaxPZecICIiKwxAdHsHvgLydgKeXkDSbKmrqdFPOYWY+d1BnL1cCgC4PzoEs4Z3R1t/tcSVERGRM2IAorqVFwMbZ5qfD3wN0IRLW88tCvRlSPvPYfzvgBYA0EajwjuPdEdS91CJKyMiImfGAER12zIPKMkHAqKAhIlSV2NhNIn4x87T+GBjLkrKKyGXCXgusT1S7+8CbyX/WRMRUd34TUG1u5gL/JJhfj50LuChlLaeKgfO6fDmmgM4cF4HALgzwh9zRvZAtzZ+EldGRESuQvKRoUuWLEFUVBRUKhViY2Oxbdu2OvdftWoVevXqBS8vL4SFheHZZ5/FpUuXLO+vXLkSgiDYPMrKypr6o7Qsogh8/wZgMgCdk4EuyVJXhOIyA95ZewjD/7YdB87r4KvywOwRMfj2pQSGHyIisoukASgzMxOpqamYPn069u7di4EDB2Lo0KHIy8urcf/t27fj6aefxrhx43Do0CF89dVX+PXXX/H889b3pPHz84NWq7V6qFSq5vhILcfR/wEnNgNyBTAkXdJSRFHE/37X4r4Pt2DljtMwicDwO9tg82uD8VT/SK7GTkREdpO0C2z+/PkYN26cJcAsWLAAGzZsQEZGBtLTbb90f/nlF7Rv3x6TJk0CAERFReFPf/oT5s2bZ7WfIAgIDeUg2AYzlAIbppmfJ0wEAjtKVsrZy9cx87sbC5dGBXnj3eExuKtzkGQ1ERGR65OsBaiiogLZ2dlISkqy2p6UlIQdO3bUeExCQgLOnTuHdevWQRRFFBQU4Ouvv8aDDz5otV9JSQkiIyMRHh6Ohx56CHv37m2yz9Ei/bwQuJoH+LU1z/ySQEWlCX/78Tge+GgLfsq5CIVchsn3dcb6yQMZfoiIqNEkawEqKiqC0WhESEiI1faQkBDk5+fXeExCQgJWrVqF0aNHo6ysDJWVlXjkkUewaNEiyz5du3bFypUr0aNHD+j1eixcuBCJiYnYv38/OnfuXON5y8vLUV5ebnmt1+sd8Ald1JUzwPaPzM+TZgMK72YvYfepy5i+5gCOVS1cmtAxEO+OiEFHLlxKREQOIvkg6FsXpBRFsdZFKg8fPoxJkybhrbfeQnZ2Nr7//nucOnUK48ePt+zTv39/PPXUU+jVqxcGDhyI//u//0OXLl2sQtKt0tPTodFoLI+IiAjHfDhXtOFNoLIMaD/QfNfnZnT5WgX+/PV+jPpkJ44VliDQW4GPRvfCqufjGX6IiMihJGsBCgoKglwut2ntKSwstGkVqpaeno7ExERMnToVANCzZ094e3tj4MCBmD17NsLCwmyOkclk6Nu3L44dO1ZrLdOmTcOUKVMsr/V6vXuGoOM/AEf/CwhyYNj7QDOtli6KIr7OPoc5Ny1cOqZfO/xlCBcuJSKipiFZAFIoFIiNjUVWVhZGjrzR0pCVlYXhw4fXeMz169fh4WFdslwuB2D+Eq2JKIrYt28fevToUWstSqUSSqVz3ONGMpUVwPo3zM/j/wQERzfLZY8XFuPNNQex+9TNC5fGIDayVbNcn4iI3JOks8CmTJmClJQUxMXFYcCAAVi6dCny8vIsXVrTpk3D+fPn8cUXXwAAHn74YbzwwgvIyMhAcnIytFotUlNT0a9fP7Rp0wYAMGvWLPTv3x+dO3eGXq/Hxx9/jH379uFvf/ubZJ/TJezKAC4dA7xbA4P/0uSXKzMYsWiz9cKlrz7QGc8mRnHhUiIianKSBqDRo0fj0qVLSEtLg1arRUxMDNatW4fIyEgAgFartbon0NixY1FcXIzFixfjtddeg7+/P+69917MnTvXss/Vq1fx4osvIj8/HxqNBr1798bWrVvRr1+/Zv98LkOvNS95AQD3zwJUmia93E85hXjru0PIu3zdfMnoYLzzSHeEB3g16XWJiIiqCWJtfUduTK/XQ6PRQKfTwc/PDe4w/O2LwO+ZQHhf4LmNgKxpWmAK9GVI++9h/O9388KlYVULlyZz4VIiInIAe76/uRaYuzuz0xx+IABD5zVJ+DGaRPzzlzP4YEMOiqsWLn02oT1efYALlxIRkTT47ePOTEZgnXlGHfo8DbTt4/BLHDxvXrj093PmhUt7RfhjzsgYdG/TtN1sREREdWEAcmd7lgMFBwCVP3Df2w49dXGZAR9uzMUXO81rd/mqPPDnIV3xRL92kHPtLiIikhgDkLu6dgnYPNv8/N4ZgHegQ04riiLWH8zHrP8cQoHefHft4Xe2wfQHoxHsywVpiYjIOTAAuavNaUDZVSAkBoh91iGnPHv5Ot767iB+rFq4tH2gF94dEYOBnVs75PxERESOwgDkji7sBbI/Nz8f9j4gb9w/A4PRhGXbTuLjH46hzGCCQi7D+MEd8fLgjlB5yh1QMBERkWMxALkbk6lq4LMI9PgjEJnQqNP9etq8cGlugXnh0gEdAjF7JBcuJSIi58YA5G5+Xw2c+xVQ+AAPvNvg01y5VoH31h9F5p6zAIBAbwVmPBSNEXe2rXUxWyIiImfBAOROynRA1lvm54OmAn62i8fW6zQGI0Ys+RlnLpnv5DymXwTeGNIV/l4KR1VKRETUpBiA3MlPc4FrF4HATkD/lxt8moPndThz6To0ak8sHxvHhUuJiMjlcNVJd1F4BNj1d/PzoXMBj4a31hzNLwYA9G7nz/BDREQuiQHIHYgisP7PgGgEuj4EdLq/UafLqQpAd4T6OqI6IiKiZscA5A4Ofwec2gp4qIDkvzb6dNUBqCsDEBERuSgGoJau4hqwYbr5eWIqENC+UacTRRFH8vUAgK6hda+0S0RE5KwYgFq67R8B+nOAph1wV2qjT6fVlaG4rBIeMoH3+iEiIpfFANSSXT4J/LzQ/HzIHMBT3ehTVnd/dWjtDYUH//kQEZFr4jdYS/b9m4CxAuhwj3nwswMctQyAZvcXERG5Lgaglip3I5C7HpB5AEPnAQ66O3OOZfwPB0ATEZHrYgBqiSrLge/fMD/v/xLQuovDTm1pAQphACIiItfFANQS7VxsHv/jEwoM+rPDTmswmnDionnR065hDEBEROS6GIBaGt15YOsH5ucPpAEqx43VOXnxGgxGEb5KD7T1b/yAaiIiIqkwALU0G2cAhutARH+g5yiHnvpo1fifLqG+XPGdiIhcGgNQS3JqG3DoW0CQAcPed9jA52pcAoOIiFoKBqCWwlhpXu8LAGKfBcJ6OvwSXAKDiIhaCgagluLXT4HCw4C6FXDvjCa5BGeAERFRS8EA1BKUXAR+nGN+ft9MwKuVwy+hLzPg/NVSAFwDjIiIXB8DUEvwwztAuQ4I6wX0eaZJLpFb1foTplFB4+XZJNcgIiJqLgxAru5cNrD3n+bnwz4AZPImucxRDoAmIqIWhAHIlZlMwLrXzc97PQFE9GuyS3EGGBERtSQMQK5s3z+BC78BCl/g/nea9FKcAUZERC0JA5CrKr0CbHrH/PyeaYBvSJNdShRFy00Q7wjhAGgiInJ9DECu6sd04PoloHVXoN+LTXopra4M+rJKeMgEdAz2btJrERERNQcGIFeUfxD4dZn5+dC5gLxpZ2VVd391aO0NpUfTDLImIiJqTgxArkYUzXd8Fk1At+FAh8FNfskbM8DY/UVERC0DA5CrOfgNcOZnwEMNJP21WS6ZUzX+hwOgiYiopWAAciXlJebV3gFg4GuAf0SzXJZLYBARUUvDAORKtr4PFGuBgPZAwsRmuaTBaMKJiyUAgK5hDEBERNQyMAC5iqLjwM6/mZ8PeQ/wVDXLZU9evAaDUYSv0gNt/dXNck0iIqKmxgDkCkQR+P4NwGQAOj0AdBnSbJeuvv9Pl1BfCILQbNclIiJqSgxAriBnPXB8EyBXmKe9N2MQ4RIYRETUEjEAOTtDGfD9X8zPB0wAAjs26+W5BAYREbVEDEDObsfHwNUzgG8bYODrzX55zgAjIqKWiAHImV3NA7bNNz9PehdQ+jTr5fVlBpy/WgoA6MqbIBIRUQsieQBasmQJoqKioFKpEBsbi23bttW5/6pVq9CrVy94eXkhLCwMzz77LC5dumS1zzfffINu3bpBqVSiW7duWLNmTVN+hKazYTpQWQpE3gXEPNrsl8+tav0J06ig8Wra5TaIiIiak6QBKDMzE6mpqZg+fTr27t2LgQMHYujQocjLy6tx/+3bt+Ppp5/GuHHjcOjQIXz11Vf49ddf8fzzz1v22blzJ0aPHo2UlBTs378fKSkpGDVqFHbt2tVcH8sxTvwIHFkLCHJg2LxmHfhc7SgHQBMRUQslaQCaP38+xo0bh+effx7R0dFYsGABIiIikJGRUeP+v/zyC9q3b49JkyYhKioKd911F/70pz9hz549ln0WLFiABx54ANOmTUPXrl0xbdo03HfffViwYEEzfSoHMBqA9W+Yn/d7AQjpLkkZnAFGREQtlWQBqKKiAtnZ2UhKSrLanpSUhB07dtR4TEJCAs6dO4d169ZBFEUUFBTg66+/xoMPPmjZZ+fOnTbnTE5OrvWcAFBeXg69Xm/1kNSuT4CiHMArCBg8TbIyOAOMiIhaKskCUFFREYxGI0JCQqy2h4SEID8/v8ZjEhISsGrVKowePRoKhQKhoaHw9/fHokWLLPvk5+fbdU4ASE9Ph0ajsTwiIppnja0aFecDP71nfn7/O4DaX5IyRFG03ATxjhAOgCYiopZF8kHQt95dWBTFWu84fPjwYUyaNAlvvfUWsrOz8f333+PUqVMYP358g88JANOmTYNOp7M8zp4928BP4wCb3gEqioG2scCdT0pWRr6+DPqySnjIBHQM9pasDiIioqbgIdWFg4KCIJfLbVpmCgsLbVpwqqWnpyMxMRFTp04FAPTs2RPe3t4YOHAgZs+ejbCwMISGhtp1TgBQKpVQKpWN/EQOkLcL2P8lAAEY9j4gky6fHtWau786tPaG0kMuWR1ERERNQbJvWIVCgdjYWGRlZVltz8rKQkJCQo3HXL9+HbJbQoFcbv5yFkURADBgwACbc27cuLHWczoNkxFYV3Wjw95PmVuAJHRjBhi7v4iIqOWRrAUIAKZMmYKUlBTExcVhwIABWLp0KfLy8ixdWtOmTcP58+fxxRdfAAAefvhhvPDCC8jIyEBycjK0Wi1SU1PRr18/tGnTBgAwefJkDBo0CHPnzsXw4cPx3XffYdOmTdi+fbtkn7NeslcC+b8DKo157I/EcqrG/3AANBERtUSSBqDRo0fj0qVLSEtLg1arRUxMDNatW4fIyEgAgFartbon0NixY1FcXIzFixfjtddeg7+/P+69917MnTvXsk9CQgJWr16NGTNmYObMmejYsSMyMzMRHx/f7J+v3q5fBja/a35+z3TAO0jaesAlMIiIqGUTxOq+I7LQ6/XQaDTQ6XTw82uGLqD/vgrsWQ4Edwf+tBWQS5pLYTCa0O2t72Ewitj253sQ0cpL0nqIiIjqw57vb8lngbk97X5gzwrz82HzJA8/AHCq6BoMRhE+Sg+EB6ilLoeIiMjhGICkJIrAuqkARPNaX+3vkroiAMARbdX9f0J967x9ABERkatiAJLS75nA2V2ApzfwwLtSV2PBJTCIiKilYwCSSpkeyHrL/HzQ64CmrbT13IRLYBARUUvHACSVLXOBkgKgVUdgwASpq7HCGWBERNTSMQBJ4WIOsOvv5udD5wIeTnAX6irFZQacv1oKAOjKmyASEVELxQDU3EQRWP9nwFQJ3DEM6PyA1BVZyS0wt/6EaVTQeHlKXA0REVHTYABqbkf+A5z8CZArgeQ5Uldj44iWA6CJiKjlYwBqThXXgQ1vmp8nTgZaRUlbTw04A4yIiNwBA1BzOvgNoDsLaCKAu16VupoacQYYERG5A+lvO+xOej8FKH0BTy9A4XzLS4iiiKNVi6DeEcIB0ERE1HIxADUnQQC6j5C6ilrl68ugL6uEXCagY7C31OUQERE1GXaBkUX1/X86tvaG0kMucTVERERNhwGILI5aZoCx+4uIiFo2BiCyyKka/8MB0ERE1NIxAJEFl8AgIiJ3wQBEAACD0YQTF0sA8B5ARETU8jEAEQDgVNE1GIwifJQeCA9QS10OERFRk2IAIgDAEW3V/X9CfSEIgsTVEBERNS0GIALAJTCIiMi9MAARAC6BQURE7oUBiABwBhgREbkXBiBCcZkB56+WAgC68iaIRETkBhiACLkF5tafUD8VNF6eEldDRETU9BiACEeqlsDoGsbuLyIicg8MQMQZYERE5HYYgIgzwIiIyO0wALk5URRxtGoR1DtCOACaiIjcAwOQm8vXl0FfVgm5TEDHYG+pyyEiImoWDEBurvr+Px2CvKH0kEtcDRERUfNgAHJzRy0zwNj9RURE7oMByM3lVI3/4QBoIiJyJwxAbo5LYBARkTtiAHJjBqMJJy6WAOA9gIiIyL0wALmxU0XXYDCK8FF6IDxALXU5REREzYYByI1Vd391CfGBIAgSV0NERNR8GIDc2FFt1QBozgAjIiI3wwDkxrgEBhERuSsGIDfGGWBEROSuGIDcVHGZAeevlgIAuoayC4yIiNwLA5Cbyi0wt/6E+qmg8fKUuBoiIqLmxQDkpizdXxz/Q0REbsjuANS+fXukpaUhLy/PIQUsWbIEUVFRUKlUiI2NxbZt22rdd+zYsRAEwebRvXt3yz4rV66scZ+ysjKH1NtS3FgDjAGIiIjcj90B6LXXXsN3332HDh064IEHHsDq1atRXl7eoItnZmYiNTUV06dPx969ezFw4EAMHTq01nC1cOFCaLVay+Ps2bNo1aoV/vjHP1rt5+fnZ7WfVquFSqVqUI0tFWeAERGRO7M7AE2cOBHZ2dnIzs5Gt27dMGnSJISFheGVV17Bb7/9Zte55s+fj3HjxuH5559HdHQ0FixYgIiICGRkZNS4v0ajQWhoqOWxZ88eXLlyBc8++6zVfoIgWO0XGhpq78ds0URRxNGqRVDvCOEAaCIicj8NHgPUq1cvLFy4EOfPn8fbb7+NTz/9FH379kWvXr2wfPlyiKJY5/EVFRXIzs5GUlKS1fakpCTs2LGjXjV89tlnuP/++xEZGWm1vaSkBJGRkQgPD8dDDz2EvXv32vfhWrh8fRn0ZZWQywR0DPaWuhwiIqJm59HQAw0GA9asWYMVK1YgKysL/fv3x7hx43DhwgVMnz4dmzZtwr/+9a9ajy8qKoLRaERISIjV9pCQEOTn59/2+lqtFuvXr7e5RteuXbFy5Ur06NEDer0eCxcuRGJiIvbv34/OnTvXeK7y8nKrbjy9Xn/b67uy6gHQHYK8ofSQS1wNERFR87M7AP32229YsWIFvvzyS8jlcqSkpOCjjz5C165dLfskJSVh0KBB9TrfrWtQiaJYr3WpVq5cCX9/f4wYMcJqe//+/dG/f3/L68TERPTp0weLFi3Cxx9/XOO50tPTMWvWrHrV2xLkcAYYERG5Obu7wPr27Ytjx44hIyMD586dwwcffGAVfgCgW7duePzxx+s8T1BQEORyuU1rT2FhoU2r0K1EUcTy5cuRkpIChUJR574ymcxSc22mTZsGnU5neZw9e7bOc7q66jXAorkGGBERuSm7W4BOnjxpM+bmVt7e3lixYkWd+ygUCsTGxiIrKwsjR460bM/KysLw4cPrPHbLli04fvw4xo0bd9t6RVHEvn370KNHj1r3USqVUCqVtz1XS8ElMIiIyN3ZHYAKCwuRn5+P+Ph4q+27du2CXC5HXFxcvc81ZcoUpKSkIC4uDgMGDMDSpUuRl5eH8ePHAzC3zJw/fx5ffPGF1XGfffYZ4uPjERMTY3POWbNmoX///ujcuTP0ej0+/vhj7Nu3D3/729/s/agtksFowomLJQDYBUZERO7L7i6wCRMm1NhFdP78eUyYMMGuc40ePRoLFixAWloa7rzzTmzduhXr1q2ztDBptVqbewLpdDp88803tbb+XL16FS+++CKio6ORlJSE8+fPY+vWrejXr59dtbVUp4quwWAU4aP0QHiAWupyiIiIJCGIt5uvfgsfHx/8/vvv6NChg9X2U6dOoWfPniguLnZogVLQ6/XQaDTQ6XTw82tZ42TW7r+ASV/uRZ92/vj25USpyyEiInIYe76/7W4BUiqVKCgosNmu1Wrh4dHgWfXUTHKqb4DIFeCJiMiN2R2AHnjgAcusqWpXr17Fm2++iQceeMChxZHjVa8BFs01wIiIyI3Z3WTz4YcfYtCgQYiMjETv3r0BAPv27UNISAj+8Y9/OLxAcizOACMiImpAAGrbti1+//13rFq1Cvv374darcazzz6LMWPGwNPTsylqJAcpLjPg/NVSAEBXdoEREZEba9CgHW9vb7z44ouOroWaWG6BufUn1E8FjRfDKhERua8Gj1o+fPgw8vLyUFFRYbX9kUceaXRR1DSOcgkMIiIiAA28E/TIkSNx4MABCIJgWfW9ev0uo9Ho2ArJYarXAOvKAERERG7O7llgkydPRlRUFAoKCuDl5YVDhw5h69atiIuLw08//dQEJZKjVM8A68oZYERE5ObsbgHauXMnNm/ejNatW0Mmk0Emk+Guu+5Ceno6Jk2ahL179zZFndRIoijiaPU9gEI4AJqIiNyb3S1ARqMRPj4+AMwrul+4cAEAEBkZiZycHMdWRw6Try+DvqwScpmAjsHeUpdDREQkKbtbgGJiYixLYcTHx2PevHlQKBRYunSpzfIY5DyqB0B3CPKG0kMucTVERETSsjsAzZgxA9euXQMAzJ49Gw899BAGDhyIwMBAZGZmOrxAcowczgAjIiKysDsAJScnW5536NABhw8fxuXLlxEQEGCZCUbOhzPAiIiIbrBrDFBlZSU8PDxw8OBBq+2tWrVi+HFyR7TmAdC8AzQREZGdAcjDwwORkZG814+LMRhNOHGxBAC7wIiIiIAGzAKbMWMGpk2bhsuXLzdFPdQEThVdg8EowkfpgfAAtdTlEBERSc7uMUAff/wxjh8/jjZt2iAyMhLe3tZTqn/77TeHFUeOUT0DrEuID7sqiYiI0IAANGLEiCYog5pSTvUNEDn+h4iICEADAtDbb7/dFHVQE+IMMCIiImt2jwEi13NEywBERER0M7tbgGQyWZ3jSDhDzLkUlxlw/mopAE6BJyIiqmZ3AFqzZo3Va4PBgL179+Lzzz/HrFmzHFYYOUZugbn1J9RPBY2Xp8TVEBEROQe7A9Dw4cNttj322GPo3r07MjMzMW7cOIcURo5xlEtgEBER2XDYGKD4+Hhs2rTJUacjB+EAaCIiIlsOCUClpaVYtGgRwsPDHXE6ciC2ABEREdmyuwvs1kVPRVFEcXExvLy88M9//tOhxVHjiKKIo1wDjIiIyIbdAeijjz6yCkAymQytW7dGfHw8AgICHFocNU6+vgz6skrIZQI6Bnvf/gAiIiI3YXcAGjt2bBOUQU2huvurQ5A3lB5yiashIiJyHnaPAVqxYgW++uorm+1fffUVPv/8c4cURY6Rw/E/RERENbI7AL333nsICgqy2R4cHIw5c+Y4pChyDM4AIyIiqpndAejMmTOIioqy2R4ZGYm8vDyHFEWOcUTLRVCJiIhqYncACg4Oxu+//26zff/+/QgMDHRIUdR4BqMJJy6WAGALEBER0a3sDkCPP/44Jk2ahB9//BFGoxFGoxGbN2/G5MmT8fjjjzdFjdQAp4quwWAU4aP0QHiAWupyiIiInIrds8Bmz56NM2fO4L777oOHh/lwk8mEp59+mmOAnEj1DLAuIT51Ll5LRETkjuwOQAqFApmZmZg9ezb27dsHtVqNHj16IDIysinqowbKyef4HyIiotrYHYCqde7cGZ07d3ZkLeRAnAFGRERUO7vHAD322GN47733bLa///77+OMf/+iQoqjxjmh5DyAiIqLa2B2AtmzZggcffNBm+5AhQ7B161aHFEWNU1xmwPmrpQDYAkRERFQTuwNQSUkJFAqFzXZPT0/o9XqHFEWNk1tgbv0J9VPB38v2b0VEROTu7A5AMTExyMzMtNm+evVqdOvWzSFFUeMc5RIYREREdbJ7EPTMmTPx6KOP4sSJE7j33nsBAD/88AP+9a9/4euvv3Z4gWQ/DoAmIiKqm90B6JFHHsG///1vzJkzB19//TXUajV69eqFzZs3w8+PU66dAVuAiIiI6tagafAPPvigZSD01atXsWrVKqSmpmL//v0wGo0OLZDsI4oijlrWAGMAIiIiqondY4Cqbd68GU899RTatGmDxYsXY9iwYdizZ4/d51myZAmioqKgUqkQGxuLbdu21brv2LFjIQiCzaN79+5W+33zzTfo1q0blEolunXrhjVr1thdl6vK15dBX1YJuUxAp2AfqcshIiJySnYFoHPnzmH27Nno0KEDxowZg4CAABgMBnzzzTeYPXs2evfubdfFMzMzkZqaiunTp2Pv3r0YOHAghg4dWuuq8gsXLoRWq7U8zp49i1atWlndf2jnzp0YPXo0UlJSsH//fqSkpGDUqFHYtWuXXbW5qururw5B3lB6yCWuhoiIyDkJoiiK9dlx2LBh2L59Ox566CE8+eSTGDJkCORyOTw9PbF///4GzQCLj49Hnz59kJGRYdkWHR2NESNGID09/bbH//vf/8Yf/vAHnDp1yrIUx+jRo6HX67F+/XrLfkOGDEFAQAC+/PLLetWl1+uh0Wig0+lcblzT37ecwHvrj+KhnmFY/EQfqcshIiJqNvZ8f9e7BWjjxo14/vnnMWvWLDz44IOQyxvXulBRUYHs7GwkJSVZbU9KSsKOHTvqdY7PPvsM999/v9U6ZDt37rQ5Z3Jycp3nLC8vh16vt3q4Ks4AIyIiur16B6Bt27ahuLgYcXFxiI+Px+LFi3Hx4sUGX7ioqAhGoxEhISFW20NCQpCfn3/b47VaLdavX4/nn3/eant+fr7d50xPT4dGo7E8IiIi7PgkzuXGDDDXarkiIiJqTvUOQAMGDMCyZcug1Wrxpz/9CatXr0bbtm1hMpmQlZWF4uLiBhUgCILVa1EUbbbVZOXKlfD398eIESMafc5p06ZBp9NZHmfPnq1f8U7GYDTheCFbgIiIiG7H7llgXl5eeO6557B9+3YcOHAAr732Gt577z0EBwfjkUceqfd5goKCIJfLbVpmCgsLbVpwbiWKIpYvX46UlBSbZTlCQ0PtPqdSqYSfn5/VwxWdKroGg1GEj9IDbf3VUpdDRETktBo8DR4A7rjjDsybNw/nzp2r9wDjagqFArGxscjKyrLanpWVhYSEhDqP3bJlC44fP45x48bZvDdgwACbc27cuPG252wJqru/uoT4QCa7fSsaERGRu2rQjRBvJZfLMWLEiBq7o+oyZcoUpKSkIC4uDgMGDMDSpUuRl5eH8ePHAzB3TZ0/fx5ffPGF1XGfffYZ4uPjERMTY3POyZMnY9CgQZg7dy6GDx+O7777Dps2bcL27dsb/PlcRU5+9Q0QXbMFi4iIqLk4JAA11OjRo3Hp0iWkpaVBq9UiJiYG69ats8zq0mq1NvcE0ul0+Oabb7Bw4cIaz5mQkIDVq1djxowZmDlzJjp27IjMzEzEx8c3+eeRGmeAERER1U+97wPkTlz1PkB3zd2Mc1dKsfrF/ujfIVDqcoiIiJpVk9wHiJxbcZkB566UAmALEBER0e0wALUQuQXm7q9QPxX8vRS32ZuIiMi9MQC1EDdugMjWHyIiotthAGohOACaiIio/hiAWgi2ABEREdUfA1ALIIqipQWIAYiIiOj2GIBagHx9GXSlBshlAjoF+0hdDhERkdNjAGoBqru/OgR5Q+khl7gaIiIi58cA1AKw+4uIiMg+DEAtAGeAERER2YcBqAW4MQPMdZbtICIikhIDkIszGE04UVgCgC1ARERE9cUA5OJOFV1DhdEEH6UH2vqrpS6HiIjIJTAAubjq7q8uIT6QyQSJqyEiInINDEAuLidfD4Djf4iIiOzBAOTiOAOMiIjIfgxALo5rgBEREdmPAciFFZcZcO5KKQC2ABEREdmDAciF5RaYW39C/VTw91JIXA0REZHrYAByYez+IiIiahgGIBfGAdBEREQNwwDkwtgCRERE1DAMQC5KFEWuAk9ERNRADEAuqkBfDl2pAXKZgE7BPlKXQ0RE5FIYgFzUkao7QHcI8obSQy5xNURERK6FAchFsfuLiIio4RiAXBRngBERETUcA5CLujEDjIugEhER2YsByAUZjCacKCwBwBYgIiKihmAAckGni66hwmiCt0KOtv5qqcshIiJyOQxALujITQOgZTJB4mqIiIhcDwOQC8qpmgLP8T9EREQNwwDkgjgDjIiIqHEYgFwQ1wAjIiJqHAYgF1NcZsC5K6UA2AJERETUUAxALia3wNz6E+KnhL+XQuJqiIiIXBMDkIs5ahn/wwHQREREDcUA5GI4AJqIiKjxGIBcDAdAExERNR4DkAsRRZGrwBMRETkAA5ALKdCXQ1dqgFwmoFOwj9TlEBERuSwGIBdypOoO0FFB3lB6yCWuhoiIyHVJHoCWLFmCqKgoqFQqxMbGYtu2bXXuX15ejunTpyMyMhJKpRIdO3bE8uXLLe+vXLkSgiDYPMrKypr6ozQ5DoAmIiJyDA8pL56ZmYnU1FQsWbIEiYmJ+OSTTzB06FAcPnwY7dq1q/GYUaNGoaCgAJ999hk6deqEwsJCVFZWWu3j5+eHnJwcq20qlarJPkdzYQAiIiJyDEkD0Pz58zFu3Dg8//zzAIAFCxZgw4YNyMjIQHp6us3+33//PbZs2YKTJ0+iVatWAID27dvb7CcIAkJDQ5u0dincmAHGewARERE1hmRdYBUVFcjOzkZSUpLV9qSkJOzYsaPGY9auXYu4uDjMmzcPbdu2RZcuXfD666+jtLTUar+SkhJERkYiPDwcDz30EPbu3VtnLeXl5dDr9VYPZ2MwmnCisAQAW4CIiIgaS7IWoKKiIhiNRoSEhFhtDwkJQX5+fo3HnDx5Etu3b4dKpcKaNWtQVFSEl19+GZcvX7aMA+ratStWrlyJHj16QK/XY+HChUhMTMT+/fvRuXPnGs+bnp6OWbNmOfYDOtjpomuoMJrgrZCjrb9a6nKIiIhcmuSDoAVBsHotiqLNtmomkwmCIGDVqlXo168fhg0bhvnz52PlypWWVqD+/fvjqaeeQq9evTBw4ED83//9H7p06YJFixbVWsO0adOg0+ksj7NnzzruAzrIkarury6hvpDJav79EBERUf1I1gIUFBQEuVxu09pTWFho0ypULSwsDG3btoVGo7Fsi46OhiiKOHfuXI0tPDKZDH379sWxY8dqrUWpVEKpVDbwkzSPnKop8FwDjIiIqPEkawFSKBSIjY1FVlaW1fasrCwkJCTUeExiYiIuXLiAkpISy7bc3FzIZDKEh4fXeIwoiti3bx/CwsIcV7wEOAOMiIjIcSTtApsyZQo+/fRTLF++HEeOHMGrr76KvLw8jB8/HoC5a+rpp5+27P/EE08gMDAQzz77LA4fPoytW7di6tSpeO6556BWm8fFzJo1Cxs2bMDJkyexb98+jBs3Dvv27bOc01VxDTAiIiLHkXQa/OjRo3Hp0iWkpaVBq9UiJiYG69atQ2RkJABAq9UiLy/Psr+Pjw+ysrIwceJExMXFITAwEKNGjcLs2bMt+1y9ehUvvvgi8vPzodFo0Lt3b2zduhX9+vVr9s/nKCXllTh3xTzGiS1AREREjSeIoihKXYSz0ev10Gg00Ol08POTfsxN9pkreDRjB0L8lNj15v1Sl0NEROSU7Pn+lnwWGN3e0aoB0LwBIhERkWMwALmA6gHQ0ez+IiIicggGIBfAAdBERESOxQDk5ERRtLQAMQARERE5BgOQkyvQl0NXaoBcJqBTsI/U5RAREbUIDEBOrnoAdFSQN5QecomrISIiahkYgJwcx/8QERE5HgOQk+MMMCIiIsdjAHJyN1qAeA8gIiIiR2EAcmIGowknCs0Lv3IJDCIiIsdhAHJip4uuocJogrdCjrb+aqnLISIiajEYgJxYdfdXl1BfyGSCxNUQERG1HAxATqx6Cjy7v4iIiByLAciJVc8A68oB0ERERA7FAOTEeA8gIiKipsEA5KRKyitx7kopAHaBERERORoDkJOq7v4K8VPC30shcTVEREQtCwOQk8rhDRCJiIiaDAOQk+IMMCIioqbDAOSkjlpmgDEAERERORoDkBMSRfGmLjAGICIiIkdjAHJCBfpy6EoNkMsEdAr2kbocIiKiFocByAlVj/+JCvKG0kMucTVEREQtDwOQE2L3FxERUdNiAHJClgHQIQxARERETYEByAlZAlAY7wFERETUFBiAnIzBaMKJwhIAnAJPRETUVBiAnMzpomuoMJrgrZCjrb9a6nKIiIhaJAYgJ1Pd/dUl1BcymSBxNURERC0TA5CTyeEdoImIiJocA5CTqb4H0B2cAUZERNRkGICcDGeAERERNT0GICdSUl6Jc1dKAbALjIiIqCkxADmR6vE/IX5K+HspJK6GiIio5WIAciI3lsBg9xcREVFTYgByIjlVA6DZ/UVERNS0GICcyJHqFiDOACMiImpSDEBOQhTFG/cACmMAIiIiakoMQE6iQF8OXakBcpmATsE+UpdDRETUojEAOYnqGyBGBXlD6SGXuBoiIqKWjQHISdyYAcbuLyIioqbGAOQkLON/OACaiIioyXlIXQCZHWELEBGRXYxGIwwGg9RlUDNTKBSQyRrffiN5AFqyZAnef/99aLVadO/eHQsWLMDAgQNr3b+8vBxpaWn45z//ifz8fISHh2P69Ol47rnnLPt88803mDlzJk6cOIGOHTvir3/9K0aOHNkcH6dBDEYTThSWAACiuQYYEVGdRFFEfn4+rl69KnUpJAGZTIaoqCgoFI1bMUHSAJSZmYnU1FQsWbIEiYmJ+OSTTzB06FAcPnwY7dq1q/GYUaNGoaCgAJ999hk6deqEwsJCVFZWWt7fuXMnRo8ejXfffRcjR47EmjVrMGrUKGzfvh3x8fHN9dHscrroGiqMJngr5Gjrr5a6HCIip1YdfoKDg+Hl5QVBEKQuiZqJyWTChQsXoNVq0a5du0b97QVRFEUH1maX+Ph49OnTBxkZGZZt0dHRGDFiBNLT0232//777/H444/j5MmTaNWqVY3nHD16NPR6PdavX2/ZNmTIEAQEBODLL7+sV116vR4ajQY6nQ5+fk3fIvOf/Rcw8cu96N3OH2teTmzy6xERuSqj0Yjc3FwEBwcjMDBQ6nJIAjqdDhcuXECnTp3g6elp9Z4939+SDYKuqKhAdnY2kpKSrLYnJSVhx44dNR6zdu1axMXFYd68eWjbti26dOmC119/HaWlpZZ9du7caXPO5OTkWs8JmLvV9Hq91aM5WQZAc/wPEVGdqsf8eHl5SVwJSaW668toNDbqPJJ1gRUVFcFoNCIkJMRqe0hICPLz82s85uTJk9i+fTtUKhXWrFmDoqIivPzyy7h8+TKWL18OwNw0as85ASA9PR2zZs1q5CdquOp7AHEJDCKi+mG3l/ty1N9e8mnwt34QURRr/XAmkwmCIGDVqlXo168fhg0bhvnz52PlypVWrUD2nBMApk2bBp1OZ3mcPXu2EZ/Ifke5CjwREVGzkiwABQUFQS6X27TMFBYW2rTgVAsLC0Pbtm2h0Wgs26KjoyGKIs6dOwcACA0NteucAKBUKuHn52f1aC4l5ZU4d8Uc3tgFRkRE9dG+fXssWLCg3vv/9NNPEASBM+duIlkAUigUiI2NRVZWltX2rKwsJCQk1HhMYmIiLly4gJKSEsu23NxcyGQyhIeHAwAGDBhgc86NGzfWek6pVY//CfFTIsC7cVP6iIjIOQ0ePBipqakOO9+vv/6KF198sd77JyQkQKvVWjUgOCNH/57qImkX2JQpU/Dpp59i+fLlOHLkCF599VXk5eVh/PjxAMxdU08//bRl/yeeeAKBgYF49tlncfjwYWzduhVTp07Fc889B7XaPH188uTJ2LhxI+bOnYujR49i7ty52LRpU7P9Qu2Vw+4vIiKCebjGzbd1qUvr1q3tGgiuUCgQGhrKsVM3kTQAjR49GgsWLEBaWhruvPNObN26FevWrUNkZCQAQKvVIi8vz7K/j48PsrKycPXqVcTFxeHJJ5/Eww8/jI8//tiyT0JCAlavXo0VK1agZ8+eWLlyJTIzM532HkA5VQOg2f1FRGQ/URRxvaJSkkd97yIzduxYbNmyBQsXLoQgCBAEAadPn7Z0S23YsAFxcXFQKpXYtm0bTpw4geHDhyMkJAQ+Pj7o27cvNm3aZHXOW7vABEHAp59+ipEjR8LLywudO3fG2rVrLe/f2gW2cuVK+Pv7Y8OGDYiOjoaPjw+GDBkCrVZrOaayshKTJk2Cv78/AgMD8cYbb+CZZ57BiBEjav2sZ86cwcMPP4yAgAB4e3uje/fuWLduneX9w4cPY9iwYfDx8UFISAhSUlJQVFRU5++pqUh+J+iXX34ZL7/8co3vrVy50mZb165dbbq4bvXYY4/hsccec0R5Tc6yBAZngBER2a3UYES3tzZIcu3DacnwUtz+a3ThwoXIzc1FTEwM0tLSAJhbcKq/3P/85z/jgw8+QIcOHeDv749z585h2LBhmD17NlQqFT7//HM8/PDDyMnJqfUmwQAwa9YszJs3D++//z4WLVqEJ598EmfOnKn1vnnXr1/HBx98gH/84x+QyWR46qmn8Prrr2PVqlUAgLlz52LVqlVYsWIFoqOjsXDhQvz73//GPffcU2sNEyZMQEVFBbZu3Qpvb28cPnwYPj4+AMyNGnfffTdeeOEFzJ8/H6WlpXjjjTcwatQobN68udbfU1ORPAC5M1EUuQo8EVELp9FooFAo4OXlhdDQUJv309LS8MADD1heBwYGolevXpbXs2fPxpo1a7B27Vq88sortV5n7NixGDNmDABgzpw5WLRoEXbv3o0hQ4bUuL/BYMDf//53dOzYEQDwyiuvWIIHACxatAjTpk2zLCW1ePFiq9acmuTl5eHRRx9Fjx49AAAdOnSwvJeRkYE+ffpgzpw5lm3Lly9HREQEcnNz0aVLlzp/T47GACShAn05dKUGyGUCOgX7SF0OEZHLUXvKcTgtWbJrO0JcXJzV62vXrmHWrFn473//iwsXLqCyshKlpaVWQ0Jq0rNnT8tzb29v+Pr6orCwsNb9vby8LOEHMM+0rt5fp9OhoKAA/fr1s7wvl8sRGxsLk8lU6zknTZqEl156CRs3bsT999+PRx991FJXdnY2fvzxR0uL0M1OnDiBLl261Pn5HI0BSELVN0CMCvKGykH/IRERuRNBEOrVDeXMvL29rV5PnToVGzZswAcffIBOnTpBrVbjscceQ0VFRZ3nuXVZCEEQ6gwrNe1/67immu6rV5fnn38eycnJ+N///oeNGzciPT0dH374ISZOnAiTyYSHH34Yc+fOtTkuLCyszvM2BclvhOjO2P1FROQeFApFvZdu2LZtG8aOHYuRI0eiR48eCA0NbdLBwDXRaDQICQnB7t27LduMRiP27t1722MjIiIwfvx4fPvtt3jttdewbNkyAECfPn1w6NAhtG/fHp06dbJ6VIdAe35PjcUAJCHLGmAcAE1E1KK1b98eu3btwunTp1FUVFRny0ynTp3w7bffYt++fdi/fz+eeOKJOvdvKhMnTkR6ejq+++475OTkYPLkybhy5UqdU+lTU1OxYcMGnDp1Cr/99hs2b96M6OhoAOYB0pcvX8aYMWOwe/dunDx5Ehs3bsRzzz1nCT32/J4aiwFIQkfYAkRE5BZef/11yOVydOvWDa1bt65zPM9HH32EgIAAJCQk4OGHH0ZycjL69OnTjNWavfHGGxgzZgyefvppDBgwAD4+PkhOToZKpar1GKPRiAkTJiA6OhpDhgzBHXfcgSVLlgAA2rRpg59//hlGoxHJycmIiYnB5MmTodFoIJOZ44g9v6fGEsT63sjAjej1emg0Guh0uiZbFsNgNKH7WxtQYTRh69R70C6QKxsTEd1OWVkZTp06haioqDq/iMnxTCYToqOjMWrUKLz77ruS1VHXvwF7vr9de+SYCztddA0VRhO8FXKEB6ilLoeIiMjKmTNnsHHjRtx9990oLy/H4sWLcerUKTzxxBNSl+YQ7AKTSPUK8F1CfSGT8dbkRETkXGQyGVauXIm+ffsiMTERBw4cwKZNmyxjelwdW4AkYhkAzfE/RETkhCIiIvDzzz9LXUaTYQuQRI5yCQwiIiLJMABJpPomiFwFnoiIqPkxAEmgpLwS566UAmAXGBERkRQYgCRQPf4nxE+JAG+FxNUQERG5HwYgCdxYAoPdX0RERFJgAJJATtX4H3Z/ERERSYMBSAKcAUZERCQtBqBmJorijQDEFiAiIrcwePBgpKamOvScY8eOxYgRIxx6zludPn0agiBg3759TXodKTAANbMCfTl0pQbIZQI6BftIXQ4REZFbYgBqZtX3/4kK8obKUy5xNURELk4UgYpr0jzquZb42LFjsWXLFixcuBCCIEAQBJw+fRoAcPjwYQwbNgw+Pj4ICQlBSkoKioqKLMd+/fXX6NGjB9RqNQIDA3H//ffj2rVreOedd/D555/ju+++s5zzp59+qvH6tZ2j2ooVKxAdHQ2VSoWuXbtaVm8HgKioKABA7969IQgCBg8ebN/fx4lxKYxmlsPuLyIixzFcB+a0kebab14AFN633W3hwoXIzc1FTEwM0tLSAACtW7eGVqvF3XffjRdeeAHz589HaWkp3njjDYwaNQqbN2+GVqvFmDFjMG/ePIwcORLFxcXYtm0bRFHE66+/jiNHjkCv12PFihUAgFatWtlcu65zAMCyZcvw9ttvY/Hixejduzf27t2LF154Ad7e3njmmWewe/du9OvXD5s2bUL37t2hULScW7cwADUzyxpgHABNROQWNBoNFAoFvLy8EBoaatmekZGBPn36YM6cOZZty5cvR0REBHJzc1FSUoLKykr84Q9/QGRkJACgR48eln3VajXKy8utznkrrVZb5zneffddfPjhh/jDH/4AwNzic/jwYXzyySd45pln0Lp1awBAYGBgnddxRQxAzYwDoImIHMjTy9wSI9W1GyE7Oxs//vgjfHxsx4OeOHECSUlJuO+++9CjRw8kJycjKSkJjz32GAICAup9jV69etV6josXL+Ls2bMYN24cXnjhBcsxlZWV0Gg0jfpsroABqBkZjCYcLywBAHTlTRCJiBpPEOrVDeWMTCYTHn74YcydO9fmvbCwMMjlcmRlZWHHjh3YuHEjFi1ahOnTp2PXrl2WsTm3U9c5vLzMAW7ZsmWIj4+3Oa6l4yDoZnS66BoqjCZ4K+QID1BLXQ4RETUThUIBo9Fota1Pnz44dOgQ2rdvj06dOlk9vL3NoU4QBCQmJmLWrFnYu3cvFAoF1qxZU+s5a1LbOUJCQtC2bVucPHnS5vrVAat6zE99ruNq2ALUjC4WlyPAyxPtg7whkwlSl0NERM2kffv22LVrF06fPg0fHx+0atUKEyZMwLJlyzBmzBhMnToVQUFBOH78OFavXo1ly5Zhz549+OGHH5CUlITg4GDs2rULFy9eRHR0tOWcGzZsQE5ODgIDA6HRaODp6Wl13V27dtV5jnfeeQeTJk2Cn58fhg4divLycuzZswdXrlzBlClTEBwcDLVaje+//x7h4eFQqVQtp3tMJBs6nU4EIOp0Ooef22QyicVlBoefl4jIHZSWloqHDx8WS0tLpS7FLjk5OWL//v1FtVotAhBPnToliqIo5ubmiiNHjhT9/f1FtVotdu3aVUxNTRVNJpN4+PBhMTk5WWzdurWoVCrFLl26iIsWLbKcs7CwUHzggQdEHx8fEYD4448/2lz3ducQRVFctWqVeOedd4oKhUIMCAgQBw0aJH777beW95ctWyZGRESIMplMvPvuu5vi12OXuv4N2PP9LYhiPW9k4Eb0ej00Gg10Oh38/DhWh4jIWZSVleHUqVOIioqCSqWSuhySQF3/Buz5/uYYICIiInI7DEBERETkdhiAiIiIyO0wABEREZHbYQAiIiKXw/k77stRf3sGICIichnV97m5fv26xJWQVCoqKgA0/m7VvBEiERG5DLlcDn9/fxQWFgIAvLy8IAi8say7MJlMuHjxIry8vODh0bgIwwBEREQupXpV8uoQRO5FJpOhXbt2jQ6+DEBERORSBEFAWFgYgoODYTAYpC6HmplCoYBM1vgRPAxARETkkuRyuVusWk5Ng4OgiYiIyO0wABEREZHbYQAiIiIit8MxQDWovsmSXq+XuBIiIiKqr+rv7frcLJEBqAbFxcUAgIiICIkrISIiInsVFxdDo9HUuY8g8n7iNkwmEy5cuABfX1+H32BLr9cjIiICZ8+ehZ+fn0PPTfbj38O58O/hXPj3cD78m9RNFEUUFxejTZs2t50qzxagGshkMoSHhzfpNfz8/PiP14nw7+Fc+PdwLvx7OB/+TWp3u5afahwETURERG6HAYiIiIjcDgNQM1MqlXj77behVCqlLoXAv4ez4d/DufDv4Xz4N3EcDoImIiIit8MWICIiInI7DEBERETkdhiAiIiIyO0wABEREZHbYQBqRkuWLEFUVBRUKhViY2Oxbds2qUtyW+np6ejbty98fX0RHByMESNGICcnR+qyCOa/jSAISE1NlboUt3b+/Hk89dRTCAwMhJeXF+68805kZ2dLXZZbqqysxIwZMxAVFQW1Wo0OHTogLS0NJpNJ6tJcGgNQM8nMzERqaiqmT5+OvXv3YuDAgRg6dCjy8vKkLs0tbdmyBRMmTMAvv/yCrKwsVFZWIikpCdeuXZO6NLf266+/YunSpejZs6fUpbi1K1euIDExEZ6enli/fj0OHz6MDz/8EP7+/lKX5pbmzp2Lv//971i8eDGOHDmCefPm4f3338eiRYukLs2lcRp8M4mPj0efPn2QkZFh2RYdHY0RI0YgPT1dwsoIAC5evIjg4GBs2bIFgwYNkroct1RSUoI+ffpgyZIlmD17Nu68804sWLBA6rLc0l/+8hf8/PPPbKV2Eg899BBCQkLw2WefWbY9+uij8PLywj/+8Q8JK3NtbAFqBhUVFcjOzkZSUpLV9qSkJOzYsUOiquhmOp0OANCqVSuJK3FfEyZMwIMPPoj7779f6lLc3tq1axEXF4c//vGPCA4ORu/evbFs2TKpy3Jbd911F3744Qfk5uYCAPbv34/t27dj2LBhElfm2rgYajMoKiqC0WhESEiI1faQkBDk5+dLVBVVE0URU6ZMwV133YWYmBipy3FLq1evxm+//YZff/1V6lIIwMmTJ5GRkYEpU6bgzTffxO7duzFp0iQolUo8/fTTUpfndt544w3odDp07doVcrkcRqMRf/3rXzFmzBipS3NpDEDNSBAEq9eiKNpso+b3yiuv4Pfff8f27dulLsUtnT17FpMnT8bGjRuhUqmkLocAmEwmxMXFYc6cOQCA3r1749ChQ8jIyGAAkkBmZib++c9/4l//+he6d++Offv2ITU1FW3atMEzzzwjdXkuiwGoGQQFBUEul9u09hQWFtq0ClHzmjhxItauXYutW7ciPDxc6nLcUnZ2NgoLCxEbG2vZZjQasXXrVixevBjl5eWQy+USVuh+wsLC0K1bN6tt0dHR+OabbySqyL1NnToVf/nLX/D4448DAHr06IEzZ84gPT2dAagROAaoGSgUCsTGxiIrK8tqe1ZWFhISEiSqyr2JoohXXnkF3377LTZv3oyoqCipS3Jb9913Hw4cOIB9+/ZZHnFxcXjyySexb98+hh8JJCYm2twWIjc3F5GRkRJV5N6uX78Omcz661oul3MafCOxBaiZTJkyBSkpKYiLi8OAAQOwdOlS5OXlYfz48VKX5pYmTJiAf/3rX/juu+/g6+traZ3TaDRQq9USV+defH19bcZeeXt7IzAwkGOyJPLqq68iISEBc+bMwahRo7B7924sXboUS5culbo0t/Twww/jr3/9K9q1a4fu3btj7969mD9/Pp577jmpS3NpnAbfjJYsWYJ58+ZBq9UiJiYGH330EadcS6S2sVcrVqzA2LFjm7cYsjF48GBOg5fYf//7X0ybNg3Hjh1DVFQUpkyZghdeeEHqstxScXExZs6ciTVr1qCwsBBt2rTBmDFj8NZbb0GhUEhdnstiACIiIiK3wzFARERE5HYYgIiIiMjtMAARERGR22EAIiIiIrfDAERERERuhwGIiIiI3A4DEBEREbkdBiAicjmCIODf//631GXY5aeffoIgCLh69arUpRARGICIyA5jx46FIAg2jyFDhkhd2m0NHjwYgiBg9erVVtsXLFiA9u3bS1MUEUmGAYiI7DJkyBBotVqrx5dffil1WfWiUqkwY8YMGAwGqUtxmIqKCqlLIHJJDEBEZBelUonQ0FCrR0BAgOV9QRCQkZGBoUOHQq1WIyoqCl999ZXVOQ4cOIB7770XarUagYGBePHFF1FSUmK1z/Lly9G9e3colUqEhYXhlVdesXq/qKgII0eOhJeXFzp37oy1a9fetvYxY8ZAp9Nh2bJlte4zduxYjBgxwmpbamoqBg8ebHk9ePBgTJw4EampqQgICEBISAiWLl2Ka9eu4dlnn4Wvry86duyI9evX25z/559/Rq9evaBSqRAfH48DBw5Yvb9jxw4MGjQIarUaERERmDRpEq5du2Z5v3379pg9ezbGjh0LjUbD9bmIGogBiIgcbubMmXj00Uexf/9+PPXUUxgzZgyOHDkCALh+/TqGDBmCgIAA/Prrr/jqq6+wadMmq4CTkZGBCRMm4MUXX8SBAwewdu1adOrUyeoas2bNwqhRo/D7779j2LBhePLJJ3H58uU66/Lz88Obb76JtLQ0q1DREJ9//jmCgoKwe/duTJw4ES+99BL++Mc/IiEhAb/99huSk5ORkpKC69evWx03depUfPDBB/j1118RHByMRx55xNIideDAASQnJ+MPf/gDfv/9d2RmZmL79u024e/9999HTEwMsrOzMXPmzEZ9DiK3JRIR1dMzzzwjyuVy0dvb2+qRlpZm2QeAOH78eKvj4uPjxZdeekkURVFcunSpGBAQIJaUlFje/9///ifKZDIxPz9fFEVRbNOmjTh9+vRa6wAgzpgxw/K6pKREFARBXL9+fa3H3H333eLkyZPFsrIyMTIy0lLzRx99JEZGRlp9xuHDh1sdO3nyZPHuu++2Otddd91leV1ZWSl6e3uLKSkplm1arVYEIO7cuVMURVH88ccfRQDi6tWrLftcunRJVKvVYmZmpiiKopiSkiK++OKLVtfetm2bKJPJxNLSUlEURTEyMlIcMWJErZ+TiOrHQ9r4RUSu5p577kFGRobVtlatWlm9HjBggM3rffv2AQCOHDmCXr16wdvb2/J+YmIiTCYTcnJyIAgCLly4gPvuu6/OOnr27Gl57u3tDV9fXxQWFt62fqVSibS0NLzyyit46aWXbrt/fa4vl8sRGBiIHj16WLaFhIQAgE1NN/9uWrVqhTvuuMPSOpadnY3jx49j1apVln1EUYTJZMKpU6cQHR0NAIiLi2tw3URkxgBERHbx9va26Y6qD0EQAJi/0Kuf17SPWq2u1/k8PT1tjjWZTPU69qmnnsIHH3yA2bNn28wAk8lkEEXRaltNg6Zruv7N26o/Y31qunnfP/3pT5g0aZLNPu3atbM8vzk8ElHDcAwQETncL7/8YvO6a9euAIBu3bph3759VmNwfv75Z8hkMnTp0gW+vr5o3749fvjhhyarTyaTIT09HRkZGTh9+rTVe61bt4ZWq7XaVt165Qg3/26uXLmC3Nxcy++mT58+OHToEDp16mTzUCgUDquBiBiAiMhO5eXlyM/Pt3oUFRVZ7fPVV19h+fLlyM3Nxdtvv43du3dbBvI++eSTUKlUeOaZZ3Dw4EH8+OOPmDhxIlJSUizdRu+88w4+/PBDfPzxxzh27Bh+++03LFq0yKGf48EHH0R8fDw++eQTq+333nsv9uzZgy+++ALHjh3D22+/jYMHDzrsumlpafjhhx9w8OBBjB07FkFBQZZZZ2+88QZ27tyJCRMmYN++fTh27BjWrl2LiRMnOuz6RGTGAEREdvn+++8RFhZm9bjrrrus9pk1axZWr16Nnj174vPPP8eqVavQrVs3AICXlxc2bNiAy5cvo2/fvnjsscdw3333YfHixZbjn3nmGSxYsABLlixB9+7d8dBDD+HYsWMO/yxz585FWVmZ1bbk5GTMnDkTf/7zn9G3b18UFxfj6aefdtg133vvPUyePBmxsbHQarVYu3atpXWnZ8+e2LJlC44dO4aBAweid+/emDlzJsLCwhx2fSIyE8RbO7uJiBpBEASsWbPG5l46RETOhC1ARERE5HYYgIiIiMjtcBo8ETkUe9WJyBWwBYiIiIjcDgMQERERuR0GICIiInI7DEBERETkdhiAiIiIyO0wABEREZHbYQAiIiIit8MARERERG6HAYiIiIjczv8D5g2W+hF54NIAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "plt.xlabel('Epoch Number')\n",
    "plt.ylabel('Accuracy')\n",
    "plt.plot(training_history.history['accuracy'], label='training set')\n",
    "plt.plot(training_history.history['val_accuracy'], label='test set')\n",
    "plt.legend()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Evaluate model accuracy\n",
    "\n",
    "We need to compare the accuracy of our model on **training** set and on **test** set. We expect our model to perform similarly on both sets. If the performance on a test set will be poor comparing to a training set it would be an indicator for us that the model is overfitted and we have a \"high variance\" issue."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Training set accuracy"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 50,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%capture\n",
    "train_loss, train_accuracy = model.evaluate(x_train_normalized, y_train)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Training loss:  0.4900374710559845\n",
      "Training accuracy:  0.8713833093643188\n"
     ]
    }
   ],
   "source": [
    "print('Training loss: ', train_loss)\n",
    "print('Training accuracy: ', train_accuracy)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Test set accuracy"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 52,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%capture\n",
    "validation_loss, validation_accuracy = model.evaluate(x_test_normalized, y_test)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 53,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Validation loss:  0.4856210947036743\n",
      "Validation accuracy:  0.8704000115394592\n"
     ]
    }
   ],
   "source": [
    "print('Validation loss: ', validation_loss)\n",
    "print('Validation accuracy: ', validation_accuracy)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "model_name = 'digits_recognition_mlp.h5'\n",
    "model.save(model_name, save_format='h5')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "loaded_model = tf.keras.models.load_model(model_name)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Use the model (do predictions)\n",
    "\n",
    "To use the model that we've just trained for digits recognition we need to call `predict()` method."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 54,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: flatten_input, layer type: InputLayer, input shapes: [[None, 28, 28]], output shape: [None, 28, 28]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 28, 28]], output shape: [None, 784]\n",
      "Layer name: dense1, layer type: Dense, input shapes: [[None, 784]], output shape: [None, 5]\n",
      "Layer name: dense2, layer type: Dense, input shapes: [[None, 5]], output shape: [None, 4]\n",
      "Layer name: output, layer type: Dense, input shapes: [[None, 4]], output shape: [None, 10]\n",
      "-----------------------------------\n",
      "Configuration\n",
      "-----------------------------------\n",
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: flatten_input, layer type: InputLayer, input shapes: [[None, 28, 28]], output shape: [None, 28, 28]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 28, 28]], output shape: [None, 784]\n",
      "Layer name: dense1, layer type: Dense, input shapes: [[None, 784]], output shape: [None, 5]\n",
      "Layer name: dense2, layer type: Dense, input shapes: [[None, 5]], output shape: [None, 4]\n",
      "Layer name: output, layer type: Dense, input shapes: [[None, 4]], output shape: [None, 10]\n",
      "Creating HLS model\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "\n",
    "config = hls4ml.utils.config_from_keras_model(model, granularity='model')\n",
    "print(\"-----------------------------------\")\n",
    "print(\"Configuration\")\n",
    "# plotting.print_dict(config)\n",
    "print(\"-----------------------------------\")\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "    model, hls_config=config, output_dir='model_1/hls4ml_prj', part='xczu7ev-ffvc1156-2-e'\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 55,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Failed to import pydot. You must install pydot and graphviz for `pydotprint` to work.\n"
     ]
    }
   ],
   "source": [
    "hls4ml.utils.plot_model(hls_model, show_shapes=True, show_precision=True, to_file=None)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 56,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-------------------------Start--------------------------\n",
      "Writing HLS project\n",
      "Done\n",
      "--------------------------End-------------------------\n",
      "compilation done\n"
     ]
    }
   ],
   "source": [
    "print(\"-------------------------Start--------------------------\")\n",
    "hls_model.compile()\n",
    "X_test = np.ascontiguousarray(x_test_normalized)\n",
    "y_hls = hls_model.predict(X_test)\n",
    "print(\"--------------------------End-------------------------\")\n",
    "print(\"compilation done\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 57,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Name: hls4ml\r\n",
      "Version: 0.7.1\r\n",
      "Summary: Machine learning in FPGAs using HLS\r\n",
      "Home-page: https://fastmachinelearning.org/hls4ml\r\n",
      "Author: hls4ml Team\r\n",
      "Author-email: \r\n",
      "License: Apache-2.0\r\n",
      "Location: /home/ayush/.local/lib/python3.10/site-packages\r\n",
      "Requires: calmjs.parse, h5py, numpy, onnx, pydigitalwavetools, pyyaml, qkeras, six, tabulate\r\n",
      "Required-by: \r\n"
     ]
    }
   ],
   "source": [
    "!pip show hls4ml"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 58,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/ayush/vivado_2019/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/home/ayush/vivado_2019/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'ayush' on host 'binodssd' (Linux_x86_64 version 5.19.0-45-generic) on Sun Jan 20 16:42:36 IST 2019\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/ayush/lasthls4ml/model_1/hls4ml_prj'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 927.613 ; gain = 512.516 ; free physical = 8661 ; free virtual = 114837\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 927.613 ; gain = 512.516 ; free physical = 8661 ; free virtual = 114837\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'myproject' (firmware/myproject.cpp:40).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:48).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' into 'myproject' (firmware/myproject.cpp:56).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' into 'myproject' (firmware/myproject.cpp:58).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 958.957 ; gain = 543.859 ; free physical = 8622 ; free virtual = 114801\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:239) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:254) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:262) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config8>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:265) automatically.\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 958.957 ; gain = 543.859 ; free physical = 8610 ; free virtual = 114789\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:217:46).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config6>' (firmware/nnet_utils/nnet_activation.h:40:43).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:40:43).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:243) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:252) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation.h:266) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:43) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config6>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:43) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 784.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 784.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 5.\n",
      "INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation.h:242) automatically.\n",
      "INFO: [XFORM 203-131] Reshaping array 'flatten_input.V' (firmware/myproject.cpp:7) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer8_out.V' (firmware/myproject.cpp:8) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:38) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/myproject.cpp:42) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:46) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer6_out.V' (firmware/myproject.cpp:50) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/myproject.cpp:54) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b3.V'  in dimension 1 completely.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation.h:249) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:239) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:254) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config8>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:265) automatically.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:56) by setting 'weights.V' to 'w7.V'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:56) by setting 'biases[0].V' to 'b7.V.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:56) by setting 'biases[1].V' to 'b7.V.1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:56) by setting 'biases[2].V' to 'b7.V.2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:56) by setting 'biases[3].V' to 'b7.V.3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:56) by setting 'biases[4].V' to 'b7.V.4'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:56) by setting 'biases[5].V' to 'b7.V.5'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:56) by setting 'biases[6].V' to 'b7.V.6'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:56) by setting 'biases[7].V' to 'b7.V.7'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:56) by setting 'biases[8].V' to 'b7.V.8'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:56) by setting 'biases[9].V' to 'b7.V.9'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:48) by setting 'weights.V' to 'w5.V'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:48) by setting 'biases[0].V' to 'b5.V.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:48) by setting 'biases[1].V' to 'b5.V.1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:48) by setting 'biases[2].V' to 'b5.V.2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:48) by setting 'biases[3].V' to 'b5.V.3'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0' by setting 'weights.V' to 'w3.V'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' by setting 'biases[0].V' to 'b3.V.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0' by setting 'biases[1].V' to 'b3.V.1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0' by setting 'biases[2].V' to 'b3.V.2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0' by setting 'biases[3].V' to 'b3.V.3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0' by setting 'biases[4].V' to 'b3.V.4'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:249) to (firmware/nnet_utils/nnet_activation.h:270:1) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>'... converting 41 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:262) automatically.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)...40 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)...20 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:26:9)...3231 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:43 ; elapsed = 00:03:02 . Memory (MB): peak = 15294.980 ; gain = 14879.883 ; free physical = 6940 ; free virtual = 106168\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' to 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config8>' (firmware/nnet_utils/nnet_activation.h:43:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config6>' to 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config6>' (firmware/nnet_utils/nnet_activation.h:39)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' to 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:39)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:36:44)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config7>.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config5>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:26:9)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:31 ; elapsed = 00:03:50 . Memory (MB): peak = 15294.980 ; gain = 14879.883 ; free physical = 6905 ; free virtual = 106155\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.0.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>' to 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config5>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config6>' to 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config7>.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config8>' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.0.0.0.0.0.0'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 237.56 seconds; current allocated memory: 448.867 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 88.92 seconds; current allocated memory: 512.910 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 30.61 seconds; current allocated memory: 519.936 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 520.116 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config5>.0.0.0.0.0'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 520.442 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 520.815 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config6>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 520.967 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 521.090 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config7>.0.0.0.0.0.0.0.0.0.0.0'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 521.652 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 522.458 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 522.824 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 523.129 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config8>'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s' (Function: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config8>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln255', firmware/nnet_utils/nnet_activation.h:255) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation.h:255 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation.h:249.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s' (Function: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config8>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln255', firmware/nnet_utils/nnet_activation.h:255) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation.h:255 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation.h:249.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 12.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 524.182 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 525.468 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'myproject'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 525.967 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.5 seconds; current allocated memory: 537.974 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0' is 27648 from HDL expression: (1'b0 == ap_block_pp0_stage0)\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.17 seconds; current allocated memory: 656.327 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 54.62 seconds; current allocated memory: 934.160 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.21 seconds; current allocated memory: 935.201 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 936.778 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 938.449 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_104_18_1_0': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.67 seconds; current allocated memory: 941.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_17ns_18s_26_1_1': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 945.368 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/flatten_input_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_0_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_1_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_2_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_3_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_4_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_5_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_6_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_7_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_8_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_9_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'myproject' is 12556 from HDL expression: ap_rst\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 951.536 MB.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 233.81 MHz\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1_rom' using block ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2_rom' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:06 ; elapsed = 00:07:36 . Memory (MB): peak = 15294.980 ; gain = 14879.883 ; free physical = 5953 ; free virtual = 105581\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h7m35s *****\n",
      "***** VIVADO SYNTHESIS *****\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivado\"\n",
      "## variable part\n",
      "## set part \"xczu7ev-ffvc1156-2-e\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "# add_files ${project_name}_prj/solution1/syn/vhdl\n",
      "# synth_design -top ${project_name} -part $part\n",
      "Command: synth_design -top myproject -part xczu7ev-ffvc1156-2-e\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 10109 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1733.762 ; gain = 216.543 ; free physical = 4817 ; free virtual = 105010\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-638] synthesizing module 'myproject' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:45]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:61]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:64]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:74]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:103]\n",
      "INFO: [Synth 8-3491] module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138' of component 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:348]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0.vhd:26]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0' (1#1) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0.vhd:26]\n",
      "INFO: [Synth 8-3491] module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:12' bound to instance 'grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144' of component 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:360]\n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:44]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:72]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:75]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:83]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:123]\n",
      "\tParameter DataWidth bound to: 17 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "INFO: [Synth 8-3491] module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1.vhd:286' bound to instance 'exp_table1_U' of component 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:547]\n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1.vhd:308]\n",
      "\tParameter DataWidth bound to: 17 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "INFO: [Synth 8-3491] module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1_rom' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1.vhd:9' bound to instance 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1_rom_U' of component 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1_rom' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1.vhd:329]\n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1_rom' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1.vhd:33]\n",
      "\tParameter DWIDTH bound to: 17 - type: integer \n",
      "\tParameter AWIDTH bound to: 10 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 1024 - type: integer \n",
      "INFO: [Synth 8-5534] Detected attribute (* rom_style = \"block\" *) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1.vhd:40]\n",
      "INFO: [Synth 8-5534] Detected attribute (* rom_style = \"block\" *) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1.vhd:122]\n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1_rom' (2#1) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1.vhd:33]\n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1' (3#1) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1.vhd:308]\n",
      "\tParameter DataWidth bound to: 18 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "INFO: [Synth 8-3491] module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2.vhd:181' bound to instance 'invert_table2_U' of component 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:568]\n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2.vhd:194]\n",
      "\tParameter DataWidth bound to: 18 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "INFO: [Synth 8-3491] module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2_rom' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2.vhd:9' bound to instance 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2_rom_U' of component 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2_rom' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2.vhd:206]\n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2_rom' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2.vhd:24]\n",
      "\tParameter DWIDTH bound to: 18 - type: integer \n",
      "\tParameter AWIDTH bound to: 10 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 1024 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2_rom' (4#1) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2' (5#1) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2.vhd:194]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_298' of component 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:580]\n",
      "INFO: [Synth 8-638] synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:32]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 18 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_104_18_1_0' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_0.vhd:10' bound to instance 'myproject_mux_104_18_1_0_U20' of component 'myproject_mux_104_18_1_0' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:152]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_104_18_1_0' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_0.vhd:41]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 18 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_104_18_1_0' (6#1) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_0.vhd:41]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 18 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_104_18_1_0' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_0.vhd:10' bound to instance 'myproject_mux_104_18_1_0_U21' of component 'myproject_mux_104_18_1_0' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:182]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 18 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_104_18_1_0' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_0.vhd:10' bound to instance 'myproject_mux_104_18_1_0_U22' of component 'myproject_mux_104_18_1_0' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:212]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 18 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_104_18_1_0' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_0.vhd:10' bound to instance 'myproject_mux_104_18_1_0_U23' of component 'myproject_mux_104_18_1_0' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:242]\n",
      "INFO: [Synth 8-256] done synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' (7#1) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:32]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_314' of component 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:598]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 17 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_17ns_18s_26_1_1' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_17ns_18s_26_1_1_U36' of component 'myproject_mul_mul_17ns_18s_26_1_1' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:616]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_17ns_18s_26_1_1' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 17 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_17ns_18s_26_1_1_DSP48_0' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U' of component 'myproject_mul_mul_17ns_18s_26_1_1_DSP48_0' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:55]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_17ns_18s_26_1_1_DSP48_0' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_17ns_18s_26_1_1_DSP48_0' (8#1) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_17ns_18s_26_1_1' (9#1) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 17 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_17ns_18s_26_1_1' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_17ns_18s_26_1_1_U37' of component 'myproject_mul_mul_17ns_18s_26_1_1' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:628]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 17 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_17ns_18s_26_1_1' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_17ns_18s_26_1_1_U38' of component 'myproject_mul_mul_17ns_18s_26_1_1' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:640]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 17 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_17ns_18s_26_1_1' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_17ns_18s_26_1_1_U39' of component 'myproject_mul_mul_17ns_18s_26_1_1' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:652]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 17 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_17ns_18s_26_1_1' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_17ns_18s_26_1_1_U40' of component 'myproject_mul_mul_17ns_18s_26_1_1' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:664]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 17 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_17ns_18s_26_1_1' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_17ns_18s_26_1_1_U41' of component 'myproject_mul_mul_17ns_18s_26_1_1' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:676]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 17 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_17ns_18s_26_1_1' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_17ns_18s_26_1_1_U42' of component 'myproject_mul_mul_17ns_18s_26_1_1' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:688]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 17 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_17ns_18s_26_1_1' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_17ns_18s_26_1_1_U43' of component 'myproject_mul_mul_17ns_18s_26_1_1' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:700]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 17 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_17ns_18s_26_1_1' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_17ns_18s_26_1_1_U44' of component 'myproject_mul_mul_17ns_18s_26_1_1' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:712]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 17 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_17ns_18s_26_1_1' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_17ns_18s_26_1_1_U45' of component 'myproject_mul_mul_17ns_18s_26_1_1' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:724]\n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s' (10#1) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:44]\n",
      "INFO: [Synth 8-3491] module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0.vhd:12' bound to instance 'call_ret4_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0_fu_162' of component 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:390]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0.vhd:32]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0' (11#1) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0.vhd:32]\n",
      "INFO: [Synth 8-3491] module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0.vhd:12' bound to instance 'call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170' of component 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:408]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0.vhd:27]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0' (12#1) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0.vhd:27]\n",
      "INFO: [Synth 8-3491] module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.vhd:12' bound to instance 'call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_179' of component 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:421]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.vhd:28]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s' (13#1) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.vhd:28]\n",
      "INFO: [Synth 8-3491] module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s' declared at '/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s.vhd:12' bound to instance 'call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_188' of component 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:435]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s.vhd:26]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s' (14#1) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s.vhd:26]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'myproject' (15#1) [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:45]\n",
      "WARNING: [Synth 8-3331] design reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s has unconnected port ap_rst\n",
      "WARNING: [Synth 8-3331] design reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s has unconnected port x_V_offset[4]\n",
      "WARNING: [Synth 8-3331] design softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0 has unconnected port ap_rst\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2066.957 ; gain = 549.738 ; free physical = 4594 ; free virtual = 104799\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2066.957 ; gain = 549.738 ; free physical = 4646 ; free virtual = 104851\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.\n",
      "INFO: [Synth 8-7031] Trying to map ROM \"mem0\" into Block RAM due to explicit \"ram_style\" or \"rom_style\" specification\n",
      "INFO: [Synth 8-7031] Trying to map ROM \"mem0\" into Block RAM due to explicit \"ram_style\" or \"rom_style\" specification\n",
      "INFO: [Synth 8-7031] Trying to map ROM \"mem1\" into Block RAM due to explicit \"ram_style\" or \"rom_style\" specification\n",
      "INFO: [Synth 8-7031] Trying to map ROM \"mem1\" into Block RAM due to explicit \"ram_style\" or \"rom_style\" specification\n",
      "INFO: [Synth 8-4471] merging register 'exp_res_8_V_fu_120_reg[16:0]' into 'exp_res_8_V_1_reg_2274_reg[16:0]' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:592]\n",
      "INFO: [Synth 8-4471] merging register 'exp_res_9_V_fu_124_reg[16:0]' into 'exp_res_9_V_1_reg_2281_reg[16:0]' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:593]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1116_reg_2298_reg' and it is trimmed from '26' to '18' bits. [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s.vhd:838]\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 3121.309 ; gain = 1604.090 ; free physical = 480 ; free virtual = 99632\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                        |Replication |Instances |\n",
      "+------+---------------------------------------------------------------------+------------+----------+\n",
      "|1     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB0  |           1|     27957|\n",
      "|2     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB1  |           1|      4887|\n",
      "|3     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB2  |           1|      3392|\n",
      "|4     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB3  |           1|      6736|\n",
      "|5     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB4  |           1|      9262|\n",
      "|6     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB5  |           1|     11379|\n",
      "|7     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB6  |           1|      8217|\n",
      "|8     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB7  |           1|     11635|\n",
      "|9     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB8  |           1|     18888|\n",
      "|10    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB9  |           1|     22726|\n",
      "|11    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB10 |           1|     20596|\n",
      "|12    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB11 |           1|      9137|\n",
      "|13    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB12 |           1|      8456|\n",
      "|14    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB13 |           1|     12951|\n",
      "|15    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB14 |           1|     18815|\n",
      "|16    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB15 |           1|     23014|\n",
      "|17    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB16 |           1|      9714|\n",
      "|18    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB17 |           1|     10024|\n",
      "|19    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB18 |           1|      7427|\n",
      "|20    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB19 |           1|     22175|\n",
      "|21    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB20 |           1|      9646|\n",
      "|22    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB21 |           1|      7031|\n",
      "|23    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB22 |           1|     23626|\n",
      "|24    |myproject__GCB0                                                      |           1|     50176|\n",
      "|25    |myproject__GCB1                                                      |           1|     11052|\n",
      "+------+---------------------------------------------------------------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-3538] Detected potentially large (wide) register flatten_input_V_preg_reg [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:583]\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   3 Input     26 Bit       Adders := 2     \n",
      "\t   3 Input     25 Bit       Adders := 8     \n",
      "\t   3 Input     24 Bit       Adders := 48    \n",
      "\t   2 Input     24 Bit       Adders := 18    \n",
      "\t   3 Input     23 Bit       Adders := 140   \n",
      "\t   2 Input     23 Bit       Adders := 56    \n",
      "\t   3 Input     22 Bit       Adders := 182   \n",
      "\t   2 Input     22 Bit       Adders := 58    \n",
      "\t   3 Input     21 Bit       Adders := 179   \n",
      "\t   2 Input     21 Bit       Adders := 52    \n",
      "\t   3 Input     20 Bit       Adders := 129   \n",
      "\t   2 Input     20 Bit       Adders := 41    \n",
      "\t   3 Input     19 Bit       Adders := 93    \n",
      "\t   2 Input     19 Bit       Adders := 33    \n",
      "\t   2 Input     18 Bit       Adders := 9     \n",
      "\t   3 Input     17 Bit       Adders := 10    \n",
      "\t   2 Input     17 Bit       Adders := 1     \n",
      "\t   2 Input     16 Bit       Adders := 126   \n",
      "\t  89 Input     16 Bit       Adders := 1     \n",
      "\t   3 Input     16 Bit       Adders := 96    \n",
      "\t   4 Input     16 Bit       Adders := 43    \n",
      "\t  30 Input     16 Bit       Adders := 1     \n",
      "\t  26 Input     16 Bit       Adders := 1     \n",
      "\t  35 Input     16 Bit       Adders := 3     \n",
      "\t  31 Input     16 Bit       Adders := 1     \n",
      "\t   5 Input     16 Bit       Adders := 29    \n",
      "\t   6 Input     16 Bit       Adders := 7     \n",
      "\t  80 Input     16 Bit       Adders := 2     \n",
      "\t  19 Input     16 Bit       Adders := 1     \n",
      "\t  42 Input     16 Bit       Adders := 1     \n",
      "\t  40 Input     16 Bit       Adders := 1     \n",
      "\t  39 Input     16 Bit       Adders := 1     \n",
      "\t  47 Input     16 Bit       Adders := 1     \n",
      "\t  46 Input     16 Bit       Adders := 1     \n",
      "\t  82 Input     16 Bit       Adders := 1     \n",
      "\t  21 Input     16 Bit       Adders := 1     \n",
      "\t   2 Input     15 Bit       Adders := 431   \n",
      "\t   3 Input     15 Bit       Adders := 115   \n",
      "\t   4 Input     15 Bit       Adders := 15    \n",
      "\t   2 Input     14 Bit       Adders := 334   \n",
      "\t   3 Input     14 Bit       Adders := 86    \n",
      "\t   4 Input     14 Bit       Adders := 12    \n",
      "\t   2 Input     13 Bit       Adders := 213   \n",
      "\t   3 Input     13 Bit       Adders := 43    \n",
      "\t   4 Input     13 Bit       Adders := 4     \n",
      "\t   2 Input     12 Bit       Adders := 117   \n",
      "\t   3 Input     12 Bit       Adders := 18    \n",
      "\t   4 Input     12 Bit       Adders := 4     \n",
      "\t   2 Input     11 Bit       Adders := 56    \n",
      "\t   3 Input     11 Bit       Adders := 9     \n",
      "\t   4 Input     11 Bit       Adders := 1     \n",
      "\t   2 Input     10 Bit       Adders := 49    \n",
      "\t   3 Input     10 Bit       Adders := 1     \n",
      "\t   2 Input      9 Bit       Adders := 28    \n",
      "\t   3 Input      9 Bit       Adders := 1     \n",
      "\t   2 Input      8 Bit       Adders := 36    \n",
      "\t   2 Input      7 Bit       Adders := 12    \n",
      "\t   2 Input      3 Bit       Adders := 6     \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 54    \n",
      "+---Registers : \n",
      "\t            12544 Bit    Registers := 1     \n",
      "\t               18 Bit    Registers := 5     \n",
      "\t               17 Bit    Registers := 32    \n",
      "\t               16 Bit    Registers := 2076  \n",
      "\t               15 Bit    Registers := 308   \n",
      "\t               14 Bit    Registers := 162   \n",
      "\t               13 Bit    Registers := 39    \n",
      "\t               12 Bit    Registers := 21    \n",
      "\t               11 Bit    Registers := 6     \n",
      "\t               10 Bit    Registers := 19    \n",
      "\t                9 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 39    \n",
      "+---ROMs : \n",
      "\t                              ROMs := 5     \n",
      "+---Muxes : \n",
      "\t   2 Input  12544 Bit        Muxes := 1     \n",
      "\t   2 Input     18 Bit        Muxes := 95    \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input     16 Bit        Muxes := 14    \n",
      "\t   2 Input     15 Bit        Muxes := 9     \n",
      "\t   2 Input     10 Bit        Muxes := 18    \n",
      "\t   4 Input      3 Bit        Muxes := 1     \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 2     \n",
      "\t   2 Input      1 Bit        Muxes := 6     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-3538] Detected potentially large (wide) register flatten_input_V_preg_reg [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:583]\n",
      "Hierarchical RTL Component report \n",
      "Module myproject \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t            12544 Bit    Registers := 1     \n",
      "\t               16 Bit    Registers := 23    \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 9     \n",
      "+---Muxes : \n",
      "\t   2 Input  12544 Bit        Muxes := 1     \n",
      "\t   4 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 5     \n",
      "Module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   3 Input     26 Bit       Adders := 1     \n",
      "\t   3 Input     25 Bit       Adders := 7     \n",
      "\t   3 Input     24 Bit       Adders := 47    \n",
      "\t   2 Input     24 Bit       Adders := 18    \n",
      "\t   3 Input     23 Bit       Adders := 140   \n",
      "\t   2 Input     23 Bit       Adders := 56    \n",
      "\t   3 Input     22 Bit       Adders := 182   \n",
      "\t   2 Input     22 Bit       Adders := 58    \n",
      "\t   3 Input     21 Bit       Adders := 178   \n",
      "\t   2 Input     21 Bit       Adders := 52    \n",
      "\t   3 Input     20 Bit       Adders := 129   \n",
      "\t   2 Input     20 Bit       Adders := 41    \n",
      "\t   3 Input     19 Bit       Adders := 93    \n",
      "\t   2 Input     19 Bit       Adders := 25    \n",
      "\t   2 Input     16 Bit       Adders := 126   \n",
      "\t  89 Input     16 Bit       Adders := 1     \n",
      "\t   3 Input     16 Bit       Adders := 96    \n",
      "\t   4 Input     16 Bit       Adders := 42    \n",
      "\t  30 Input     16 Bit       Adders := 1     \n",
      "\t  26 Input     16 Bit       Adders := 1     \n",
      "\t  35 Input     16 Bit       Adders := 3     \n",
      "\t  31 Input     16 Bit       Adders := 1     \n",
      "\t   5 Input     16 Bit       Adders := 19    \n",
      "\t   6 Input     16 Bit       Adders := 4     \n",
      "\t  80 Input     16 Bit       Adders := 2     \n",
      "\t  19 Input     16 Bit       Adders := 1     \n",
      "\t  42 Input     16 Bit       Adders := 1     \n",
      "\t  40 Input     16 Bit       Adders := 1     \n",
      "\t  39 Input     16 Bit       Adders := 1     \n",
      "\t  47 Input     16 Bit       Adders := 1     \n",
      "\t  46 Input     16 Bit       Adders := 1     \n",
      "\t  82 Input     16 Bit       Adders := 1     \n",
      "\t  21 Input     16 Bit       Adders := 1     \n",
      "\t   2 Input     15 Bit       Adders := 431   \n",
      "\t   3 Input     15 Bit       Adders := 115   \n",
      "\t   4 Input     15 Bit       Adders := 15    \n",
      "\t   2 Input     14 Bit       Adders := 334   \n",
      "\t   3 Input     14 Bit       Adders := 86    \n",
      "\t   4 Input     14 Bit       Adders := 12    \n",
      "\t   2 Input     13 Bit       Adders := 213   \n",
      "\t   3 Input     13 Bit       Adders := 43    \n",
      "\t   4 Input     13 Bit       Adders := 4     \n",
      "\t   2 Input     12 Bit       Adders := 115   \n",
      "\t   3 Input     12 Bit       Adders := 18    \n",
      "\t   4 Input     12 Bit       Adders := 4     \n",
      "\t   2 Input     11 Bit       Adders := 56    \n",
      "\t   3 Input     11 Bit       Adders := 9     \n",
      "\t   4 Input     11 Bit       Adders := 1     \n",
      "\t   2 Input     10 Bit       Adders := 49    \n",
      "\t   3 Input     10 Bit       Adders := 1     \n",
      "\t   2 Input      9 Bit       Adders := 28    \n",
      "\t   3 Input      9 Bit       Adders := 1     \n",
      "\t   2 Input      8 Bit       Adders := 36    \n",
      "\t   2 Input      7 Bit       Adders := 12    \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 2033  \n",
      "\t               15 Bit    Registers := 307   \n",
      "\t               14 Bit    Registers := 162   \n",
      "\t               13 Bit    Registers := 39    \n",
      "\t               12 Bit    Registers := 21    \n",
      "\t               11 Bit    Registers := 6     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                9 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 5     \n",
      "Module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   3 Input     26 Bit       Adders := 1     \n",
      "\t   6 Input     16 Bit       Adders := 3     \n",
      "\t   5 Input     16 Bit       Adders := 1     \n",
      "\t   2 Input     12 Bit       Adders := 1     \n",
      "Module relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     15 Bit        Muxes := 5     \n",
      "Module relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     15 Bit        Muxes := 4     \n",
      "Module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   3 Input     25 Bit       Adders := 1     \n",
      "\t   3 Input     24 Bit       Adders := 1     \n",
      "\t   3 Input     21 Bit       Adders := 1     \n",
      "\t   5 Input     16 Bit       Adders := 9     \n",
      "\t   4 Input     16 Bit       Adders := 1     \n",
      "\t   2 Input     12 Bit       Adders := 1     \n",
      "Module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table1_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 4     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 4     \n",
      "Module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               15 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module myproject_mux_104_18_1_0__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 9     \n",
      "Module myproject_mux_104_18_1_0__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 9     \n",
      "Module myproject_mux_104_18_1_0__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 9     \n",
      "Module myproject_mux_104_18_1_0__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 9     \n",
      "Module reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     19 Bit       Adders := 3     \n",
      "\t   2 Input     18 Bit       Adders := 3     \n",
      "\t   2 Input      3 Bit       Adders := 3     \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 9     \n",
      "+---Registers : \n",
      "\t               18 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 10    \n",
      "Module myproject_mux_104_18_1_0__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 9     \n",
      "Module myproject_mux_104_18_1_0__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 9     \n",
      "Module myproject_mux_104_18_1_0__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 9     \n",
      "Module myproject_mux_104_18_1_0 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 9     \n",
      "Module reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     19 Bit       Adders := 3     \n",
      "\t   2 Input     18 Bit       Adders := 3     \n",
      "\t   2 Input      3 Bit       Adders := 3     \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 9     \n",
      "+---Registers : \n",
      "\t               18 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 10    \n",
      "Module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     19 Bit       Adders := 2     \n",
      "\t   2 Input     18 Bit       Adders := 3     \n",
      "\t   3 Input     17 Bit       Adders := 10    \n",
      "\t   2 Input     17 Bit       Adders := 1     \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 36    \n",
      "+---Registers : \n",
      "\t               18 Bit    Registers := 1     \n",
      "\t               17 Bit    Registers := 28    \n",
      "\t               16 Bit    Registers := 20    \n",
      "\t               10 Bit    Registers := 17    \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 24    \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 3     \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input     16 Bit        Muxes := 9     \n",
      "\t   2 Input     10 Bit        Muxes := 18    \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 1728 (col length:144)\n",
      "BRAMs: 624 (col length: RAMB18 144 RAMB36 72)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "DSP Report: Generating DSP mul_ln1118_115_fu_7345_p2, operation Mode is: A2*(B:0x3ff86).\n",
      "DSP Report: register mul_ln1118_115_fu_7345_p2 is absorbed into DSP mul_ln1118_115_fu_7345_p2.\n",
      "DSP Report: operator mul_ln1118_115_fu_7345_p2 is absorbed into DSP mul_ln1118_115_fu_7345_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_116_fu_4732_p2, operation Mode is: A2*(B:0x3ff67).\n",
      "DSP Report: register mul_ln1118_116_fu_4732_p2 is absorbed into DSP mul_ln1118_116_fu_4732_p2.\n",
      "DSP Report: operator mul_ln1118_116_fu_4732_p2 is absorbed into DSP mul_ln1118_116_fu_4732_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1717_fu_5847_p2, operation Mode is: A2*(B:0x6a).\n",
      "DSP Report: register mul_ln1118_1717_fu_5847_p2 is absorbed into DSP mul_ln1118_1717_fu_5847_p2.\n",
      "DSP Report: operator mul_ln1118_1717_fu_5847_p2 is absorbed into DSP mul_ln1118_1717_fu_5847_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1673_fu_4626_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_1673_fu_4626_p2 is absorbed into DSP mul_ln1118_1673_fu_4626_p2.\n",
      "DSP Report: operator mul_ln1118_1673_fu_4626_p2 is absorbed into DSP mul_ln1118_1673_fu_4626_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1671_fu_5550_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_1671_fu_5550_p2 is absorbed into DSP mul_ln1118_1671_fu_5550_p2.\n",
      "DSP Report: operator mul_ln1118_1671_fu_5550_p2 is absorbed into DSP mul_ln1118_1671_fu_5550_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_881_fu_6169_p2, operation Mode is: A2*(B:0x3ffdd).\n",
      "DSP Report: register mul_ln1118_881_fu_6169_p2 is absorbed into DSP mul_ln1118_881_fu_6169_p2.\n",
      "DSP Report: operator mul_ln1118_881_fu_6169_p2 is absorbed into DSP mul_ln1118_881_fu_6169_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_65_fu_4289_p2, operation Mode is: A2*(B:0x3ffe9).\n",
      "DSP Report: register mul_ln1118_64_fu_5595_p2 is absorbed into DSP mul_ln1118_65_fu_4289_p2.\n",
      "DSP Report: operator mul_ln1118_65_fu_4289_p2 is absorbed into DSP mul_ln1118_65_fu_4289_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_349_fu_4653_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_349_fu_4653_p2 is absorbed into DSP mul_ln1118_349_fu_4653_p2.\n",
      "DSP Report: operator mul_ln1118_349_fu_4653_p2 is absorbed into DSP mul_ln1118_349_fu_4653_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_351_fu_6665_p2, operation Mode is: A2*(B:0x66).\n",
      "DSP Report: register mul_ln1118_351_fu_6665_p2 is absorbed into DSP mul_ln1118_351_fu_6665_p2.\n",
      "DSP Report: operator mul_ln1118_351_fu_6665_p2 is absorbed into DSP mul_ln1118_351_fu_6665_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1718_fu_5848_p2, operation Mode is: A2*(B:0x5d).\n",
      "DSP Report: register mul_ln1118_1717_fu_5847_p2 is absorbed into DSP mul_ln1118_1718_fu_5848_p2.\n",
      "DSP Report: operator mul_ln1118_1718_fu_5848_p2 is absorbed into DSP mul_ln1118_1718_fu_5848_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_447_fu_6882_p2, operation Mode is: A2*(B:0x74).\n",
      "DSP Report: register mul_ln1118_447_fu_6882_p2 is absorbed into DSP mul_ln1118_447_fu_6882_p2.\n",
      "DSP Report: operator mul_ln1118_447_fu_6882_p2 is absorbed into DSP mul_ln1118_447_fu_6882_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_444_fu_4265_p2, operation Mode is: A2*(B:0xeb).\n",
      "DSP Report: register mul_ln1118_444_fu_4265_p2 is absorbed into DSP mul_ln1118_444_fu_4265_p2.\n",
      "DSP Report: operator mul_ln1118_444_fu_4265_p2 is absorbed into DSP mul_ln1118_444_fu_4265_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_441_fu_6876_p2, operation Mode is: A2*(B:0xed).\n",
      "DSP Report: register mul_ln1118_441_fu_6876_p2 is absorbed into DSP mul_ln1118_441_fu_6876_p2.\n",
      "DSP Report: operator mul_ln1118_441_fu_6876_p2 is absorbed into DSP mul_ln1118_441_fu_6876_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_882_fu_5255_p2, operation Mode is: A2*(B:0x7d).\n",
      "DSP Report: register mul_ln1118_881_fu_6169_p2 is absorbed into DSP mul_ln1118_882_fu_5255_p2.\n",
      "DSP Report: operator mul_ln1118_882_fu_5255_p2 is absorbed into DSP mul_ln1118_882_fu_5255_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_875_fu_6555_p2, operation Mode is: A2*(B:0x58).\n",
      "DSP Report: register mul_ln1118_875_fu_6555_p2 is absorbed into DSP mul_ln1118_875_fu_6555_p2.\n",
      "DSP Report: operator mul_ln1118_875_fu_6555_p2 is absorbed into DSP mul_ln1118_875_fu_6555_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1654_fu_7295_p2, operation Mode is: A2*(B:0x3ffdd).\n",
      "DSP Report: register mul_ln1118_1654_fu_7295_p2 is absorbed into DSP mul_ln1118_1654_fu_7295_p2.\n",
      "DSP Report: operator mul_ln1118_1654_fu_7295_p2 is absorbed into DSP mul_ln1118_1654_fu_7295_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_620_fu_6430_p2, operation Mode is: A2*(B:0x3ffe3).\n",
      "DSP Report: register mul_ln1118_620_fu_6430_p2 is absorbed into DSP mul_ln1118_620_fu_6430_p2.\n",
      "DSP Report: operator mul_ln1118_620_fu_6430_p2 is absorbed into DSP mul_ln1118_620_fu_6430_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1764_fu_6768_p2, operation Mode is: A2*(B:0x6f).\n",
      "DSP Report: register mul_ln1118_1764_fu_6768_p2 is absorbed into DSP mul_ln1118_1764_fu_6768_p2.\n",
      "DSP Report: operator mul_ln1118_1764_fu_6768_p2 is absorbed into DSP mul_ln1118_1764_fu_6768_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1740_fu_7482_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_1740_fu_7482_p2 is absorbed into DSP mul_ln1118_1740_fu_7482_p2.\n",
      "DSP Report: operator mul_ln1118_1740_fu_7482_p2 is absorbed into DSP mul_ln1118_1740_fu_7482_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1653_fu_5221_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_1654_fu_7295_p2 is absorbed into DSP mul_ln1118_1653_fu_5221_p2.\n",
      "DSP Report: operator mul_ln1118_1653_fu_5221_p2 is absorbed into DSP mul_ln1118_1653_fu_5221_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1664_fu_7055_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_1664_fu_7055_p2 is absorbed into DSP mul_ln1118_1664_fu_7055_p2.\n",
      "DSP Report: operator mul_ln1118_1664_fu_7055_p2 is absorbed into DSP mul_ln1118_1664_fu_7055_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1655_fu_4931_p2, operation Mode is: A2*(B:0x56).\n",
      "DSP Report: register mul_ln1118_1654_fu_7295_p2 is absorbed into DSP mul_ln1118_1655_fu_4931_p2.\n",
      "DSP Report: operator mul_ln1118_1655_fu_4931_p2 is absorbed into DSP mul_ln1118_1655_fu_4931_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1658_fu_5274_p2, operation Mode is: A2*(B:0x3d).\n",
      "DSP Report: register mul_ln1118_1658_fu_5274_p2 is absorbed into DSP mul_ln1118_1658_fu_5274_p2.\n",
      "DSP Report: operator mul_ln1118_1658_fu_5274_p2 is absorbed into DSP mul_ln1118_1658_fu_5274_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_619_fu_5163_p2, operation Mode is: A2*(B:0x3ff53).\n",
      "DSP Report: register mul_ln1118_620_fu_6430_p2 is absorbed into DSP mul_ln1118_619_fu_5163_p2.\n",
      "DSP Report: operator mul_ln1118_619_fu_5163_p2 is absorbed into DSP mul_ln1118_619_fu_5163_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_621_fu_5334_p2, operation Mode is: A2*(B:0x3fed1).\n",
      "DSP Report: register mul_ln1118_621_fu_5334_p2 is absorbed into DSP mul_ln1118_621_fu_5334_p2.\n",
      "DSP Report: operator mul_ln1118_621_fu_5334_p2 is absorbed into DSP mul_ln1118_621_fu_5334_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1761_fu_7520_p2, operation Mode is: A2*(B:0x92).\n",
      "DSP Report: register mul_ln1118_1764_fu_6768_p2 is absorbed into DSP mul_ln1118_1761_fu_7520_p2.\n",
      "DSP Report: operator mul_ln1118_1761_fu_7520_p2 is absorbed into DSP mul_ln1118_1761_fu_7520_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_622_fu_5506_p2, operation Mode is: A2*(B:0x2d).\n",
      "DSP Report: register mul_ln1118_621_fu_5334_p2 is absorbed into DSP mul_ln1118_622_fu_5506_p2.\n",
      "DSP Report: operator mul_ln1118_622_fu_5506_p2 is absorbed into DSP mul_ln1118_622_fu_5506_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1773_fu_7163_p2, operation Mode is: A2*(B:0x1d).\n",
      "DSP Report: register mul_ln1118_1773_fu_7163_p2 is absorbed into DSP mul_ln1118_1773_fu_7163_p2.\n",
      "DSP Report: operator mul_ln1118_1773_fu_7163_p2 is absorbed into DSP mul_ln1118_1773_fu_7163_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1775_fu_5144_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_1775_fu_5144_p2 is absorbed into DSP mul_ln1118_1775_fu_5144_p2.\n",
      "DSP Report: operator mul_ln1118_1775_fu_5144_p2 is absorbed into DSP mul_ln1118_1775_fu_5144_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1771_fu_6358_p2, operation Mode is: A2*(B:0x2d).\n",
      "DSP Report: register mul_ln1118_1771_fu_6358_p2 is absorbed into DSP mul_ln1118_1771_fu_6358_p2.\n",
      "DSP Report: operator mul_ln1118_1771_fu_6358_p2 is absorbed into DSP mul_ln1118_1771_fu_6358_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1770_fu_5091_p2, operation Mode is: A2*(B:0x8a).\n",
      "DSP Report: register mul_ln1118_1771_fu_6358_p2 is absorbed into DSP mul_ln1118_1770_fu_5091_p2.\n",
      "DSP Report: operator mul_ln1118_1770_fu_5091_p2 is absorbed into DSP mul_ln1118_1770_fu_5091_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1772_fu_4167_p2, operation Mode is: A2*(B:0x62).\n",
      "DSP Report: register mul_ln1118_1773_fu_7163_p2 is absorbed into DSP mul_ln1118_1772_fu_4167_p2.\n",
      "DSP Report: operator mul_ln1118_1772_fu_4167_p2 is absorbed into DSP mul_ln1118_1772_fu_4167_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1610_fu_4393_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register mul_ln1118_1610_fu_4393_p2 is absorbed into DSP mul_ln1118_1610_fu_4393_p2.\n",
      "DSP Report: operator mul_ln1118_1610_fu_4393_p2 is absorbed into DSP mul_ln1118_1610_fu_4393_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1604_fu_4387_p2, operation Mode is: A2*(B:0x3ff98).\n",
      "DSP Report: register mul_ln1118_1604_fu_4387_p2 is absorbed into DSP mul_ln1118_1604_fu_4387_p2.\n",
      "DSP Report: operator mul_ln1118_1604_fu_4387_p2 is absorbed into DSP mul_ln1118_1604_fu_4387_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1719_fu_5849_p2, operation Mode is: A2*(B:0xa3).\n",
      "DSP Report: register mul_ln1118_1721_fu_7158_p2 is absorbed into DSP mul_ln1118_1719_fu_5849_p2.\n",
      "DSP Report: operator mul_ln1118_1719_fu_5849_p2 is absorbed into DSP mul_ln1118_1719_fu_5849_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1608_fu_5698_p2, operation Mode is: A2*(B:0x1d).\n",
      "DSP Report: register mul_ln1118_1608_fu_5698_p2 is absorbed into DSP mul_ln1118_1608_fu_5698_p2.\n",
      "DSP Report: operator mul_ln1118_1608_fu_5698_p2 is absorbed into DSP mul_ln1118_1608_fu_5698_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1605_fu_4388_p2, operation Mode is: A2*(B:0x3ffdd).\n",
      "DSP Report: register mul_ln1118_1604_fu_4387_p2 is absorbed into DSP mul_ln1118_1605_fu_4388_p2.\n",
      "DSP Report: operator mul_ln1118_1605_fu_4388_p2 is absorbed into DSP mul_ln1118_1605_fu_4388_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1721_fu_7158_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_1721_fu_7158_p2 is absorbed into DSP mul_ln1118_1721_fu_7158_p2.\n",
      "DSP Report: operator mul_ln1118_1721_fu_7158_p2 is absorbed into DSP mul_ln1118_1721_fu_7158_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1607_fu_5697_p2, operation Mode is: A2*(B:0x3ffea).\n",
      "DSP Report: register mul_ln1118_1604_fu_4387_p2 is absorbed into DSP mul_ln1118_1607_fu_5697_p2.\n",
      "DSP Report: operator mul_ln1118_1607_fu_5697_p2 is absorbed into DSP mul_ln1118_1607_fu_5697_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1609_fu_7006_p2, operation Mode is: A2*(B:0x3ffbb).\n",
      "DSP Report: register mul_ln1118_1608_fu_5698_p2 is absorbed into DSP mul_ln1118_1609_fu_7006_p2.\n",
      "DSP Report: operator mul_ln1118_1609_fu_7006_p2 is absorbed into DSP mul_ln1118_1609_fu_7006_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1774_fu_7335_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_1775_fu_5144_p2 is absorbed into DSP mul_ln1118_1774_fu_7335_p2.\n",
      "DSP Report: operator mul_ln1118_1774_fu_7335_p2 is absorbed into DSP mul_ln1118_1774_fu_7335_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1611_fu_5701_p2, operation Mode is: A2*(B:0x3ffad).\n",
      "DSP Report: register mul_ln1118_1610_fu_4393_p2 is absorbed into DSP mul_ln1118_1611_fu_5701_p2.\n",
      "DSP Report: operator mul_ln1118_1611_fu_5701_p2 is absorbed into DSP mul_ln1118_1611_fu_5701_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1606_fu_6611_p2, operation Mode is: A2*(B:0x3ffd9).\n",
      "DSP Report: register mul_ln1118_1604_fu_4387_p2 is absorbed into DSP mul_ln1118_1606_fu_6611_p2.\n",
      "DSP Report: operator mul_ln1118_1606_fu_6611_p2 is absorbed into DSP mul_ln1118_1606_fu_6611_p2.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DSP Report: Generating DSP mul_ln1118_601_fu_6563_p2, operation Mode is: A2*(B:0x3ffea).\n",
      "DSP Report: register mul_ln1118_601_fu_6563_p2 is absorbed into DSP mul_ln1118_601_fu_6563_p2.\n",
      "DSP Report: operator mul_ln1118_601_fu_6563_p2 is absorbed into DSP mul_ln1118_601_fu_6563_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_604_fu_6906_p2, operation Mode is: A2*(B:0x3ffa8).\n",
      "DSP Report: register mul_ln1118_604_fu_6906_p2 is absorbed into DSP mul_ln1118_604_fu_6906_p2.\n",
      "DSP Report: operator mul_ln1118_604_fu_6906_p2 is absorbed into DSP mul_ln1118_604_fu_6906_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1432_fu_7025_p2, operation Mode is: A2*(B:0x3ff7d).\n",
      "DSP Report: register mul_ln1118_1432_fu_7025_p2 is absorbed into DSP mul_ln1118_1432_fu_7025_p2.\n",
      "DSP Report: operator mul_ln1118_1432_fu_7025_p2 is absorbed into DSP mul_ln1118_1432_fu_7025_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1436_fu_7540_p2, operation Mode is: A2*(B:0x3ffb5).\n",
      "DSP Report: register mul_ln1118_1436_fu_7540_p2 is absorbed into DSP mul_ln1118_1436_fu_7540_p2.\n",
      "DSP Report: operator mul_ln1118_1436_fu_7540_p2 is absorbed into DSP mul_ln1118_1436_fu_7540_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1427_fu_7606_p2, operation Mode is: A2*(B:0x3ff76).\n",
      "DSP Report: register mul_ln1118_1427_fu_7606_p2 is absorbed into DSP mul_ln1118_1427_fu_7606_p2.\n",
      "DSP Report: operator mul_ln1118_1427_fu_7606_p2 is absorbed into DSP mul_ln1118_1427_fu_7606_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_612_fu_6034_p2, operation Mode is: A2*(B:0x3ffab).\n",
      "DSP Report: register mul_ln1118_612_fu_6034_p2 is absorbed into DSP mul_ln1118_612_fu_6034_p2.\n",
      "DSP Report: operator mul_ln1118_612_fu_6034_p2 is absorbed into DSP mul_ln1118_612_fu_6034_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_608_fu_4424_p2, operation Mode is: A2*(B:0x3ffaa).\n",
      "DSP Report: register mul_ln1118_609_fu_7420_p2 is absorbed into DSP mul_ln1118_608_fu_4424_p2.\n",
      "DSP Report: operator mul_ln1118_608_fu_4424_p2 is absorbed into DSP mul_ln1118_608_fu_4424_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_602_fu_7196_p2, operation Mode is: A2*(B:0x3ffb5).\n",
      "DSP Report: register mul_ln1118_601_fu_6563_p2 is absorbed into DSP mul_ln1118_602_fu_7196_p2.\n",
      "DSP Report: operator mul_ln1118_602_fu_7196_p2 is absorbed into DSP mul_ln1118_602_fu_7196_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_605_fu_4081_p2, operation Mode is: A2*(B:0x3ffea).\n",
      "DSP Report: register mul_ln1118_604_fu_6906_p2 is absorbed into DSP mul_ln1118_605_fu_4081_p2.\n",
      "DSP Report: operator mul_ln1118_605_fu_4081_p2 is absorbed into DSP mul_ln1118_605_fu_4081_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_606_fu_4253_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_604_fu_6906_p2 is absorbed into DSP mul_ln1118_606_fu_4253_p2.\n",
      "DSP Report: operator mul_ln1118_606_fu_4253_p2 is absorbed into DSP mul_ln1118_606_fu_4253_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1728_fu_5466_p2, operation Mode is: A2*(B:0x5e).\n",
      "DSP Report: register mul_ln1118_1728_fu_5466_p2 is absorbed into DSP mul_ln1118_1728_fu_5466_p2.\n",
      "DSP Report: operator mul_ln1118_1728_fu_5466_p2 is absorbed into DSP mul_ln1118_1728_fu_5466_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1730_fu_7167_p2, operation Mode is: A2*(B:0x34).\n",
      "DSP Report: register mul_ln1118_1730_fu_7167_p2 is absorbed into DSP mul_ln1118_1730_fu_7167_p2.\n",
      "DSP Report: operator mul_ln1118_1730_fu_7167_p2 is absorbed into DSP mul_ln1118_1730_fu_7167_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_610_fu_4768_p2, operation Mode is: A2*(B:0x5a).\n",
      "DSP Report: register mul_ln1118_612_fu_6034_p2 is absorbed into DSP mul_ln1118_610_fu_4768_p2.\n",
      "DSP Report: operator mul_ln1118_610_fu_4768_p2 is absorbed into DSP mul_ln1118_610_fu_4768_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_600_fu_4662_p2, operation Mode is: A2*(B:0x63).\n",
      "DSP Report: register mul_ln1118_601_fu_6563_p2 is absorbed into DSP mul_ln1118_600_fu_4662_p2.\n",
      "DSP Report: operator mul_ln1118_600_fu_4662_p2 is absorbed into DSP mul_ln1118_600_fu_4662_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_603_fu_5639_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_601_fu_6563_p2 is absorbed into DSP mul_ln1118_603_fu_5639_p2.\n",
      "DSP Report: operator mul_ln1118_603_fu_5639_p2 is absorbed into DSP mul_ln1118_603_fu_5639_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1425_fu_6801_p2, operation Mode is: A2*(B:0x3d).\n",
      "DSP Report: register mul_ln1118_1427_fu_7606_p2 is absorbed into DSP mul_ln1118_1425_fu_6801_p2.\n",
      "DSP Report: operator mul_ln1118_1425_fu_6801_p2 is absorbed into DSP mul_ln1118_1425_fu_6801_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1430_fu_6854_p2, operation Mode is: A2*(B:0x37).\n",
      "DSP Report: register mul_ln1118_1432_fu_7025_p2 is absorbed into DSP mul_ln1118_1430_fu_6854_p2.\n",
      "DSP Report: operator mul_ln1118_1430_fu_6854_p2 is absorbed into DSP mul_ln1118_1430_fu_6854_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1651_fu_5050_p2, operation Mode is: A2*(B:0x7d).\n",
      "DSP Report: register mul_ln1118_1651_fu_5050_p2 is absorbed into DSP mul_ln1118_1651_fu_5050_p2.\n",
      "DSP Report: operator mul_ln1118_1651_fu_5050_p2 is absorbed into DSP mul_ln1118_1651_fu_5050_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1434_fu_3911_p2, operation Mode is: A2*(B:0x37).\n",
      "DSP Report: register mul_ln1118_1436_fu_7540_p2 is absorbed into DSP mul_ln1118_1434_fu_3911_p2.\n",
      "DSP Report: operator mul_ln1118_1434_fu_3911_p2 is absorbed into DSP mul_ln1118_1434_fu_3911_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1650_fu_6607_p2, operation Mode is: A2*(B:0x3ffb4).\n",
      "DSP Report: register mul_ln1118_1651_fu_5050_p2 is absorbed into DSP mul_ln1118_1650_fu_6607_p2.\n",
      "DSP Report: operator mul_ln1118_1650_fu_6607_p2 is absorbed into DSP mul_ln1118_1650_fu_6607_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1424_fu_6629_p2, operation Mode is: A2*(B:0x53).\n",
      "DSP Report: register mul_ln1118_1427_fu_7606_p2 is absorbed into DSP mul_ln1118_1424_fu_6629_p2.\n",
      "DSP Report: operator mul_ln1118_1424_fu_6629_p2 is absorbed into DSP mul_ln1118_1424_fu_6629_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1429_fu_4319_p2, operation Mode is: A2*(B:0x3a).\n",
      "DSP Report: register mul_ln1118_1432_fu_7025_p2 is absorbed into DSP mul_ln1118_1429_fu_4319_p2.\n",
      "DSP Report: operator mul_ln1118_1429_fu_4319_p2 is absorbed into DSP mul_ln1118_1429_fu_4319_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1182_fu_5398_p2, operation Mode is: A2*(B:0x3ffa3).\n",
      "DSP Report: register mul_ln1118_1182_fu_5398_p2 is absorbed into DSP mul_ln1118_1182_fu_5398_p2.\n",
      "DSP Report: operator mul_ln1118_1182_fu_5398_p2 is absorbed into DSP mul_ln1118_1182_fu_5398_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1181_fu_6494_p2, operation Mode is: A2*(B:0x3ffcb).\n",
      "DSP Report: register mul_ln1118_1182_fu_5398_p2 is absorbed into DSP mul_ln1118_1181_fu_6494_p2.\n",
      "DSP Report: operator mul_ln1118_1181_fu_6494_p2 is absorbed into DSP mul_ln1118_1181_fu_6494_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1426_fu_5705_p2, operation Mode is: A2*(B:0x55).\n",
      "DSP Report: register mul_ln1118_1427_fu_7606_p2 is absorbed into DSP mul_ln1118_1426_fu_5705_p2.\n",
      "DSP Report: operator mul_ln1118_1426_fu_5705_p2 is absorbed into DSP mul_ln1118_1426_fu_5705_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1689_fu_4512_p2, operation Mode is: A2*(B:0x92).\n",
      "DSP Report: register mul_ln1118_1689_fu_4512_p2 is absorbed into DSP mul_ln1118_1689_fu_4512_p2.\n",
      "DSP Report: operator mul_ln1118_1689_fu_4512_p2 is absorbed into DSP mul_ln1118_1689_fu_4512_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1692_fu_7129_p2, operation Mode is: A2*(B:0x6c).\n",
      "DSP Report: register mul_ln1118_1692_fu_7129_p2 is absorbed into DSP mul_ln1118_1692_fu_7129_p2.\n",
      "DSP Report: operator mul_ln1118_1692_fu_7129_p2 is absorbed into DSP mul_ln1118_1692_fu_7129_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1690_fu_6735_p2, operation Mode is: A2*(B:0x6b).\n",
      "DSP Report: register mul_ln1118_1689_fu_4512_p2 is absorbed into DSP mul_ln1118_1690_fu_6735_p2.\n",
      "DSP Report: operator mul_ln1118_1690_fu_6735_p2 is absorbed into DSP mul_ln1118_1690_fu_6735_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1695_fu_7132_p2, operation Mode is: A2*(B:0x7a).\n",
      "DSP Report: register mul_ln1118_1692_fu_7129_p2 is absorbed into DSP mul_ln1118_1695_fu_7132_p2.\n",
      "DSP Report: operator mul_ln1118_1695_fu_7132_p2 is absorbed into DSP mul_ln1118_1695_fu_7132_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1726_fu_4157_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_1728_fu_5466_p2 is absorbed into DSP mul_ln1118_1726_fu_4157_p2.\n",
      "DSP Report: operator mul_ln1118_1726_fu_4157_p2 is absorbed into DSP mul_ln1118_1726_fu_4157_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1727_fu_5465_p2, operation Mode is: A2*(B:0x32).\n",
      "DSP Report: register mul_ln1118_1728_fu_5466_p2 is absorbed into DSP mul_ln1118_1727_fu_5465_p2.\n",
      "DSP Report: operator mul_ln1118_1727_fu_5465_p2 is absorbed into DSP mul_ln1118_1727_fu_5465_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1729_fu_4552_p2, operation Mode is: A2*(B:0x2d).\n",
      "DSP Report: register mul_ln1118_1730_fu_7167_p2 is absorbed into DSP mul_ln1118_1729_fu_4552_p2.\n",
      "DSP Report: operator mul_ln1118_1729_fu_4552_p2 is absorbed into DSP mul_ln1118_1729_fu_4552_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1652_fu_4588_p2, operation Mode is: A2*(B:0x54).\n",
      "DSP Report: register mul_ln1118_1651_fu_5050_p2 is absorbed into DSP mul_ln1118_1652_fu_4588_p2.\n",
      "DSP Report: operator mul_ln1118_1652_fu_4588_p2 is absorbed into DSP mul_ln1118_1652_fu_4588_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_607_fu_7249_p2, operation Mode is: A2*(B:0x3ff98).\n",
      "DSP Report: register mul_ln1118_609_fu_7420_p2 is absorbed into DSP mul_ln1118_607_fu_7249_p2.\n",
      "DSP Report: operator mul_ln1118_607_fu_7249_p2 is absorbed into DSP mul_ln1118_607_fu_7249_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_611_fu_4767_p2, operation Mode is: A2*(B:0x3ff74).\n",
      "DSP Report: register mul_ln1118_612_fu_6034_p2 is absorbed into DSP mul_ln1118_611_fu_4767_p2.\n",
      "DSP Report: operator mul_ln1118_611_fu_4767_p2 is absorbed into DSP mul_ln1118_611_fu_4767_p2.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DSP Report: Generating DSP mul_ln1118_1387_fu_7619_p2, operation Mode is: A2*(B:0x3ffc3).\n",
      "DSP Report: register mul_ln1118_1386_fu_6311_p2 is absorbed into DSP mul_ln1118_1387_fu_7619_p2.\n",
      "DSP Report: operator mul_ln1118_1387_fu_7619_p2 is absorbed into DSP mul_ln1118_1387_fu_7619_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1379_fu_6304_p2, operation Mode is: A2*(B:0x3ffb5).\n",
      "DSP Report: register mul_ln1118_1379_fu_6304_p2 is absorbed into DSP mul_ln1118_1379_fu_6304_p2.\n",
      "DSP Report: operator mul_ln1118_1379_fu_6304_p2 is absorbed into DSP mul_ln1118_1379_fu_6304_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1384_fu_5002_p2, operation Mode is: A2*(B:0x3ffc7).\n",
      "DSP Report: register mul_ln1118_1384_fu_5002_p2 is absorbed into DSP mul_ln1118_1384_fu_5002_p2.\n",
      "DSP Report: operator mul_ln1118_1384_fu_5002_p2 is absorbed into DSP mul_ln1118_1384_fu_5002_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1439_fu_5520_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_1439_fu_5520_p2 is absorbed into DSP mul_ln1118_1439_fu_5520_p2.\n",
      "DSP Report: operator mul_ln1118_1439_fu_5520_p2 is absorbed into DSP mul_ln1118_1439_fu_5520_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1437_fu_5810_p2, operation Mode is: A2*(B:0x3ffcf).\n",
      "DSP Report: register mul_ln1118_1439_fu_5520_p2 is absorbed into DSP mul_ln1118_1437_fu_5810_p2.\n",
      "DSP Report: operator mul_ln1118_1437_fu_5810_p2 is absorbed into DSP mul_ln1118_1437_fu_5810_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1428_fu_6510_p2, operation Mode is: A2*(B:0x3ffcc).\n",
      "DSP Report: register mul_ln1118_1428_fu_6510_p2 is absorbed into DSP mul_ln1118_1428_fu_6510_p2.\n",
      "DSP Report: operator mul_ln1118_1428_fu_6510_p2 is absorbed into DSP mul_ln1118_1428_fu_6510_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1446_fu_6600_p2, operation Mode is: A2*(B:0x3ffd5).\n",
      "DSP Report: register mul_ln1118_1446_fu_6600_p2 is absorbed into DSP mul_ln1118_1446_fu_6600_p2.\n",
      "DSP Report: operator mul_ln1118_1446_fu_6600_p2 is absorbed into DSP mul_ln1118_1446_fu_6600_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1443_fu_5763_p2, operation Mode is: A2*(B:0x3ffd2).\n",
      "DSP Report: register mul_ln1118_1443_fu_5763_p2 is absorbed into DSP mul_ln1118_1443_fu_5763_p2.\n",
      "DSP Report: operator mul_ln1118_1443_fu_5763_p2 is absorbed into DSP mul_ln1118_1443_fu_5763_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1456_fu_4199_p2, operation Mode is: A2*(B:0x3ffd9).\n",
      "DSP Report: register mul_ln1118_1456_fu_4199_p2 is absorbed into DSP mul_ln1118_1456_fu_4199_p2.\n",
      "DSP Report: operator mul_ln1118_1456_fu_4199_p2 is absorbed into DSP mul_ln1118_1456_fu_4199_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1386_fu_6311_p2, operation Mode is: A2*(B:0x3ffd2).\n",
      "DSP Report: register mul_ln1118_1386_fu_6311_p2 is absorbed into DSP mul_ln1118_1386_fu_6311_p2.\n",
      "DSP Report: operator mul_ln1118_1386_fu_6311_p2 is absorbed into DSP mul_ln1118_1386_fu_6311_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1378_fu_6303_p2, operation Mode is: A2*(B:0x3ffab).\n",
      "DSP Report: register mul_ln1118_1379_fu_6304_p2 is absorbed into DSP mul_ln1118_1378_fu_6303_p2.\n",
      "DSP Report: operator mul_ln1118_1378_fu_6303_p2 is absorbed into DSP mul_ln1118_1378_fu_6303_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1383_fu_6308_p2, operation Mode is: A2*(B:0x3ffce).\n",
      "DSP Report: register mul_ln1118_1384_fu_5002_p2 is absorbed into DSP mul_ln1118_1383_fu_6308_p2.\n",
      "DSP Report: operator mul_ln1118_1383_fu_6308_p2 is absorbed into DSP mul_ln1118_1383_fu_6308_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1371_fu_4989_p2, operation Mode is: A2*(B:0x3ffcd).\n",
      "DSP Report: register mul_ln1118_1371_fu_4989_p2 is absorbed into DSP mul_ln1118_1371_fu_4989_p2.\n",
      "DSP Report: operator mul_ln1118_1371_fu_4989_p2 is absorbed into DSP mul_ln1118_1371_fu_4989_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1373_fu_6298_p2, operation Mode is: A2*(B:0x3ffa9).\n",
      "DSP Report: register mul_ln1118_1373_fu_6298_p2 is absorbed into DSP mul_ln1118_1373_fu_6298_p2.\n",
      "DSP Report: operator mul_ln1118_1373_fu_6298_p2 is absorbed into DSP mul_ln1118_1373_fu_6298_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1375_fu_4601_p2, operation Mode is: A2*(B:0x3ffb3).\n",
      "DSP Report: register mul_ln1118_1375_fu_4601_p2 is absorbed into DSP mul_ln1118_1375_fu_4601_p2.\n",
      "DSP Report: operator mul_ln1118_1375_fu_4601_p2 is absorbed into DSP mul_ln1118_1375_fu_4601_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1390_fu_7410_p2, operation Mode is: A2*(B:0x3ffce).\n",
      "DSP Report: register mul_ln1118_1390_fu_7410_p2 is absorbed into DSP mul_ln1118_1390_fu_7410_p2.\n",
      "DSP Report: operator mul_ln1118_1390_fu_7410_p2 is absorbed into DSP mul_ln1118_1390_fu_7410_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1392_fu_5852_p2, operation Mode is: A2*(B:0x3ff99).\n",
      "DSP Report: register mul_ln1118_1392_fu_5852_p2 is absorbed into DSP mul_ln1118_1392_fu_5852_p2.\n",
      "DSP Report: operator mul_ln1118_1392_fu_5852_p2 is absorbed into DSP mul_ln1118_1392_fu_5852_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1380_fu_7220_p2, operation Mode is: A2*(B:0x3ff8d).\n",
      "DSP Report: register mul_ln1118_1379_fu_6304_p2 is absorbed into DSP mul_ln1118_1380_fu_7220_p2.\n",
      "DSP Report: operator mul_ln1118_1380_fu_7220_p2 is absorbed into DSP mul_ln1118_1380_fu_7220_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1388_fu_6313_p2, operation Mode is: A2*(B:0x3ffb1).\n",
      "DSP Report: register mul_ln1118_1386_fu_6311_p2 is absorbed into DSP mul_ln1118_1388_fu_6313_p2.\n",
      "DSP Report: operator mul_ln1118_1388_fu_6313_p2 is absorbed into DSP mul_ln1118_1388_fu_6313_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1473_fu_4216_p2, operation Mode is: A2*(B:0x3ffce).\n",
      "DSP Report: register mul_ln1118_1473_fu_4216_p2 is absorbed into DSP mul_ln1118_1473_fu_4216_p2.\n",
      "DSP Report: operator mul_ln1118_1473_fu_4216_p2 is absorbed into DSP mul_ln1118_1473_fu_4216_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1465_fu_6822_p2, operation Mode is: A2*(B:0x3ffc3).\n",
      "DSP Report: register mul_ln1118_1465_fu_6822_p2 is absorbed into DSP mul_ln1118_1465_fu_6822_p2.\n",
      "DSP Report: operator mul_ln1118_1465_fu_6822_p2 is absorbed into DSP mul_ln1118_1465_fu_6822_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1365_fu_4983_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_1365_fu_4983_p2 is absorbed into DSP mul_ln1118_1365_fu_4983_p2.\n",
      "DSP Report: operator mul_ln1118_1365_fu_4983_p2 is absorbed into DSP mul_ln1118_1365_fu_4983_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1376_fu_6301_p2, operation Mode is: A2*(B:0x3ffd6).\n",
      "DSP Report: register mul_ln1118_1375_fu_4601_p2 is absorbed into DSP mul_ln1118_1376_fu_6301_p2.\n",
      "DSP Report: operator mul_ln1118_1376_fu_6301_p2 is absorbed into DSP mul_ln1118_1376_fu_6301_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1476_fu_4219_p2, operation Mode is: A2*(B:0x3ffd4).\n",
      "DSP Report: register mul_ln1118_1476_fu_4219_p2 is absorbed into DSP mul_ln1118_1476_fu_4219_p2.\n",
      "DSP Report: operator mul_ln1118_1476_fu_4219_p2 is absorbed into DSP mul_ln1118_1476_fu_4219_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1479_fu_6836_p2, operation Mode is: A2*(B:0x3ffa5).\n",
      "DSP Report: register mul_ln1118_1479_fu_6836_p2 is absorbed into DSP mul_ln1118_1479_fu_6836_p2.\n",
      "DSP Report: operator mul_ln1118_1479_fu_6836_p2 is absorbed into DSP mul_ln1118_1479_fu_6836_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1447_fu_4409_p2, operation Mode is: A2*(B:0x2e).\n",
      "DSP Report: register mul_ln1118_1446_fu_6600_p2 is absorbed into DSP mul_ln1118_1447_fu_4409_p2.\n",
      "DSP Report: operator mul_ln1118_1447_fu_4409_p2 is absorbed into DSP mul_ln1118_1447_fu_4409_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1370_fu_5903_p2, operation Mode is: A2*(B:0x35).\n",
      "DSP Report: register mul_ln1118_1371_fu_4989_p2 is absorbed into DSP mul_ln1118_1370_fu_5903_p2.\n",
      "DSP Report: operator mul_ln1118_1370_fu_5903_p2 is absorbed into DSP mul_ln1118_1370_fu_5903_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1435_fu_6734_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_1435_fu_6734_p2 is absorbed into DSP mul_ln1118_1435_fu_6734_p2.\n",
      "DSP Report: operator mul_ln1118_1435_fu_6734_p2 is absorbed into DSP mul_ln1118_1435_fu_6734_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1431_fu_4029_p2, operation Mode is: A2*(B:0x57).\n",
      "DSP Report: register mul_ln1118_1428_fu_6510_p2 is absorbed into DSP mul_ln1118_1431_fu_4029_p2.\n",
      "DSP Report: operator mul_ln1118_1431_fu_4029_p2 is absorbed into DSP mul_ln1118_1431_fu_4029_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1463_fu_6820_p2, operation Mode is: A2*(B:0x3ffca).\n",
      "DSP Report: register mul_ln1118_1463_fu_6820_p2 is absorbed into DSP mul_ln1118_1463_fu_6820_p2.\n",
      "DSP Report: operator mul_ln1118_1463_fu_6820_p2 is absorbed into DSP mul_ln1118_1463_fu_6820_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1469_fu_5519_p2, operation Mode is: A2*(B:0x3ffe7).\n",
      "DSP Report: register mul_ln1118_1468_fu_6825_p2 is absorbed into DSP mul_ln1118_1469_fu_5519_p2.\n",
      "DSP Report: operator mul_ln1118_1469_fu_5519_p2 is absorbed into DSP mul_ln1118_1469_fu_5519_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1374_fu_6299_p2, operation Mode is: A2*(B:0x3ff5f).\n",
      "DSP Report: register mul_ln1118_1373_fu_6298_p2 is absorbed into DSP mul_ln1118_1374_fu_6299_p2.\n",
      "DSP Report: operator mul_ln1118_1374_fu_6299_p2 is absorbed into DSP mul_ln1118_1374_fu_6299_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1377_fu_5518_p2, operation Mode is: A2*(B:0x3ff8b).\n",
      "DSP Report: register mul_ln1118_1375_fu_4601_p2 is absorbed into DSP mul_ln1118_1377_fu_5518_p2.\n",
      "DSP Report: operator mul_ln1118_1377_fu_5518_p2 is absorbed into DSP mul_ln1118_1377_fu_5518_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1366_fu_4984_p2, operation Mode is: A2*(B:0x3ff4c).\n",
      "DSP Report: register mul_ln1118_1365_fu_4983_p2 is absorbed into DSP mul_ln1118_1366_fu_4984_p2.\n",
      "DSP Report: operator mul_ln1118_1366_fu_4984_p2 is absorbed into DSP mul_ln1118_1366_fu_4984_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1372_fu_7604_p2, operation Mode is: A2*(B:0x3ff46).\n",
      "DSP Report: register mul_ln1118_1371_fu_4989_p2 is absorbed into DSP mul_ln1118_1372_fu_7604_p2.\n",
      "DSP Report: operator mul_ln1118_1372_fu_7604_p2 is absorbed into DSP mul_ln1118_1372_fu_7604_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1368_fu_6293_p2, operation Mode is: A2*(B:0x3ff35).\n",
      "DSP Report: register mul_ln1118_1368_fu_6293_p2 is absorbed into DSP mul_ln1118_1368_fu_6293_p2.\n",
      "DSP Report: operator mul_ln1118_1368_fu_6293_p2 is absorbed into DSP mul_ln1118_1368_fu_6293_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1381_fu_4999_p2, operation Mode is: A2*(B:0x3ffa2).\n",
      "DSP Report: register mul_ln1118_1384_fu_5002_p2 is absorbed into DSP mul_ln1118_1381_fu_4999_p2.\n",
      "DSP Report: operator mul_ln1118_1381_fu_4999_p2 is absorbed into DSP mul_ln1118_1381_fu_4999_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1480_fu_6837_p2, operation Mode is: A2*(B:0x3ffc5).\n",
      "DSP Report: register mul_ln1118_1479_fu_6836_p2 is absorbed into DSP mul_ln1118_1480_fu_6837_p2.\n",
      "DSP Report: operator mul_ln1118_1480_fu_6837_p2 is absorbed into DSP mul_ln1118_1480_fu_6837_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1478_fu_5528_p2, operation Mode is: A2*(B:0x3ff8e).\n",
      "DSP Report: register mul_ln1118_1476_fu_4219_p2 is absorbed into DSP mul_ln1118_1478_fu_5528_p2.\n",
      "DSP Report: operator mul_ln1118_1478_fu_5528_p2 is absorbed into DSP mul_ln1118_1478_fu_5528_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1470_fu_7742_p2, operation Mode is: A2*(B:0x3ffa7).\n",
      "DSP Report: register mul_ln1118_1468_fu_6825_p2 is absorbed into DSP mul_ln1118_1470_fu_7742_p2.\n",
      "DSP Report: operator mul_ln1118_1470_fu_7742_p2 is absorbed into DSP mul_ln1118_1470_fu_7742_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1474_fu_5524_p2, operation Mode is: A2*(B:0x3ffb2).\n",
      "DSP Report: register mul_ln1118_1473_fu_4216_p2 is absorbed into DSP mul_ln1118_1474_fu_5524_p2.\n",
      "DSP Report: operator mul_ln1118_1474_fu_5524_p2 is absorbed into DSP mul_ln1118_1474_fu_5524_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1389_fu_5007_p2, operation Mode is: A2*(B:0x3ffbb).\n",
      "DSP Report: register mul_ln1118_1390_fu_7410_p2 is absorbed into DSP mul_ln1118_1389_fu_5007_p2.\n",
      "DSP Report: operator mul_ln1118_1389_fu_5007_p2 is absorbed into DSP mul_ln1118_1389_fu_5007_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1385_fu_4611_p2, operation Mode is: A2*(B:0x3ffb6).\n",
      "DSP Report: register mul_ln1118_1386_fu_6311_p2 is absorbed into DSP mul_ln1118_1385_fu_4611_p2.\n",
      "DSP Report: operator mul_ln1118_1385_fu_4611_p2 is absorbed into DSP mul_ln1118_1385_fu_4611_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1367_fu_7599_p2, operation Mode is: A2*(B:0x3ffd6).\n",
      "DSP Report: register mul_ln1118_1368_fu_6293_p2 is absorbed into DSP mul_ln1118_1367_fu_7599_p2.\n",
      "DSP Report: operator mul_ln1118_1367_fu_7599_p2 is absorbed into DSP mul_ln1118_1367_fu_7599_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1369_fu_7601_p2, operation Mode is: A2*(B:0x3ffce).\n",
      "DSP Report: register mul_ln1118_1371_fu_4989_p2 is absorbed into DSP mul_ln1118_1369_fu_7601_p2.\n",
      "DSP Report: operator mul_ln1118_1369_fu_7601_p2 is absorbed into DSP mul_ln1118_1369_fu_7601_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1391_fu_6948_p2, operation Mode is: A2*(B:0x31).\n",
      "DSP Report: register mul_ln1118_1392_fu_5852_p2 is absorbed into DSP mul_ln1118_1391_fu_6948_p2.\n",
      "DSP Report: operator mul_ln1118_1391_fu_6948_p2 is absorbed into DSP mul_ln1118_1391_fu_6948_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1382_fu_6307_p2, operation Mode is: A2*(B:0x43).\n",
      "DSP Report: register mul_ln1118_1384_fu_5002_p2 is absorbed into DSP mul_ln1118_1382_fu_6307_p2.\n",
      "DSP Report: operator mul_ln1118_1382_fu_6307_p2 is absorbed into DSP mul_ln1118_1382_fu_6307_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1471_fu_5521_p2, operation Mode is: A2*(B:0x3ffbd).\n",
      "DSP Report: register mul_ln1118_1473_fu_4216_p2 is absorbed into DSP mul_ln1118_1471_fu_5521_p2.\n",
      "DSP Report: operator mul_ln1118_1471_fu_5521_p2 is absorbed into DSP mul_ln1118_1471_fu_5521_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1444_fu_5548_p2, operation Mode is: A2*(B:0x3ff8c).\n",
      "DSP Report: register mul_ln1118_1443_fu_5763_p2 is absorbed into DSP mul_ln1118_1444_fu_5548_p2.\n",
      "DSP Report: operator mul_ln1118_1444_fu_5548_p2 is absorbed into DSP mul_ln1118_1444_fu_5548_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1440_fu_6787_p2, operation Mode is: A2*(B:0x3ffbb).\n",
      "DSP Report: register mul_ln1118_1439_fu_5520_p2 is absorbed into DSP mul_ln1118_1440_fu_6787_p2.\n",
      "DSP Report: operator mul_ln1118_1440_fu_6787_p2 is absorbed into DSP mul_ln1118_1440_fu_6787_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1458_fu_5508_p2, operation Mode is: A2*(B:0x3ffb9).\n",
      "DSP Report: register mul_ln1118_1460_fu_6425_p2 is absorbed into DSP mul_ln1118_1458_fu_5508_p2.\n",
      "DSP Report: operator mul_ln1118_1458_fu_5508_p2 is absorbed into DSP mul_ln1118_1458_fu_5508_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1462_fu_6819_p2, operation Mode is: A2*(B:0x37).\n",
      "DSP Report: register mul_ln1118_1463_fu_6820_p2 is absorbed into DSP mul_ln1118_1462_fu_6819_p2.\n",
      "DSP Report: operator mul_ln1118_1462_fu_6819_p2 is absorbed into DSP mul_ln1118_1462_fu_6819_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1464_fu_5514_p2, operation Mode is: A2*(B:0x4d).\n",
      "DSP Report: register mul_ln1118_1465_fu_6822_p2 is absorbed into DSP mul_ln1118_1464_fu_5514_p2.\n",
      "DSP Report: operator mul_ln1118_1464_fu_5514_p2 is absorbed into DSP mul_ln1118_1464_fu_5514_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1459_fu_4202_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_1460_fu_6425_p2 is absorbed into DSP mul_ln1118_1459_fu_4202_p2.\n",
      "DSP Report: operator mul_ln1118_1459_fu_4202_p2 is absorbed into DSP mul_ln1118_1459_fu_4202_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1467_fu_4210_p2, operation Mode is: A2*(B:0x26).\n",
      "DSP Report: register mul_ln1118_1468_fu_6825_p2 is absorbed into DSP mul_ln1118_1467_fu_4210_p2.\n",
      "DSP Report: operator mul_ln1118_1467_fu_4210_p2 is absorbed into DSP mul_ln1118_1467_fu_4210_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1472_fu_6829_p2, operation Mode is: A2*(B:0x4b).\n",
      "DSP Report: register mul_ln1118_1473_fu_4216_p2 is absorbed into DSP mul_ln1118_1472_fu_6829_p2.\n",
      "DSP Report: operator mul_ln1118_1472_fu_6829_p2 is absorbed into DSP mul_ln1118_1472_fu_6829_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1482_fu_4225_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_1482_fu_4225_p2 is absorbed into DSP mul_ln1118_1482_fu_4225_p2.\n",
      "DSP Report: operator mul_ln1118_1482_fu_4225_p2 is absorbed into DSP mul_ln1118_1482_fu_4225_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1475_fu_6832_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_1476_fu_4219_p2 is absorbed into DSP mul_ln1118_1475_fu_6832_p2.\n",
      "DSP Report: operator mul_ln1118_1475_fu_6832_p2 is absorbed into DSP mul_ln1118_1475_fu_6832_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1466_fu_6431_p2, operation Mode is: A2*(B:0x3ffa5).\n",
      "DSP Report: register mul_ln1118_1465_fu_6822_p2 is absorbed into DSP mul_ln1118_1466_fu_6431_p2.\n",
      "DSP Report: operator mul_ln1118_1466_fu_6431_p2 is absorbed into DSP mul_ln1118_1466_fu_6431_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1457_fu_5507_p2, operation Mode is: A2*(B:0x3ffcb).\n",
      "DSP Report: register mul_ln1118_1456_fu_4199_p2 is absorbed into DSP mul_ln1118_1457_fu_5507_p2.\n",
      "DSP Report: operator mul_ln1118_1457_fu_5507_p2 is absorbed into DSP mul_ln1118_1457_fu_5507_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1461_fu_4204_p2, operation Mode is: A2*(B:0x3ff89).\n",
      "DSP Report: register mul_ln1118_1460_fu_6425_p2 is absorbed into DSP mul_ln1118_1461_fu_4204_p2.\n",
      "DSP Report: operator mul_ln1118_1461_fu_4204_p2 is absorbed into DSP mul_ln1118_1461_fu_4204_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1483_fu_5533_p2, operation Mode is: A2*(B:0x3ffad).\n",
      "DSP Report: register mul_ln1118_1482_fu_4225_p2 is absorbed into DSP mul_ln1118_1483_fu_5533_p2.\n",
      "DSP Report: operator mul_ln1118_1483_fu_5533_p2 is absorbed into DSP mul_ln1118_1483_fu_5533_p2.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DSP Report: Generating DSP mul_ln1118_1495_fu_5545_p2, operation Mode is: A2*(B:0x61).\n",
      "DSP Report: register mul_ln1118_1497_fu_5547_p2 is absorbed into DSP mul_ln1118_1495_fu_5545_p2.\n",
      "DSP Report: operator mul_ln1118_1495_fu_5545_p2 is absorbed into DSP mul_ln1118_1495_fu_5545_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1420_fu_3924_p2, operation Mode is: A2*(B:0x49).\n",
      "DSP Report: register mul_ln1118_1420_fu_3924_p2 is absorbed into DSP mul_ln1118_1420_fu_3924_p2.\n",
      "DSP Report: operator mul_ln1118_1420_fu_3924_p2 is absorbed into DSP mul_ln1118_1420_fu_3924_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1618_fu_7015_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_1618_fu_7015_p2 is absorbed into DSP mul_ln1118_1618_fu_7015_p2.\n",
      "DSP Report: operator mul_ln1118_1618_fu_7015_p2 is absorbed into DSP mul_ln1118_1618_fu_7015_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1649_fu_5974_p2, operation Mode is: A2*(B:0x3ffad).\n",
      "DSP Report: register mul_ln1118_1649_fu_5974_p2 is absorbed into DSP mul_ln1118_1649_fu_5974_p2.\n",
      "DSP Report: operator mul_ln1118_1649_fu_5974_p2 is absorbed into DSP mul_ln1118_1649_fu_5974_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1639_fu_6502_p2, operation Mode is: A2*(B:0x3ffd7).\n",
      "DSP Report: register mul_ln1118_1639_fu_6502_p2 is absorbed into DSP mul_ln1118_1639_fu_6502_p2.\n",
      "DSP Report: operator mul_ln1118_1639_fu_6502_p2 is absorbed into DSP mul_ln1118_1639_fu_6502_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1643_fu_6383_p2, operation Mode is: A2*(B:0x3ffd1).\n",
      "DSP Report: register mul_ln1118_1643_fu_6383_p2 is absorbed into DSP mul_ln1118_1643_fu_6383_p2.\n",
      "DSP Report: operator mul_ln1118_1643_fu_6383_p2 is absorbed into DSP mul_ln1118_1643_fu_6383_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1647_fu_6264_p2, operation Mode is: A2*(B:0x3ff8e).\n",
      "DSP Report: register mul_ln1118_1647_fu_6264_p2 is absorbed into DSP mul_ln1118_1647_fu_6264_p2.\n",
      "DSP Report: operator mul_ln1118_1647_fu_6264_p2 is absorbed into DSP mul_ln1118_1647_fu_6264_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1640_fu_6040_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_1643_fu_6383_p2 is absorbed into DSP mul_ln1118_1640_fu_6040_p2.\n",
      "DSP Report: operator mul_ln1118_1640_fu_6040_p2 is absorbed into DSP mul_ln1118_1640_fu_6040_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1644_fu_4192_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_1647_fu_6264_p2 is absorbed into DSP mul_ln1118_1644_fu_4192_p2.\n",
      "DSP Report: operator mul_ln1118_1644_fu_4192_p2 is absorbed into DSP mul_ln1118_1644_fu_4192_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1415_fu_5139_p2, operation Mode is: A2*(B:0x59).\n",
      "DSP Report: register mul_ln1118_1415_fu_5139_p2 is absorbed into DSP mul_ln1118_1415_fu_5139_p2.\n",
      "DSP Report: operator mul_ln1118_1415_fu_5139_p2 is absorbed into DSP mul_ln1118_1415_fu_5139_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1418_fu_4214_p2, operation Mode is: A2*(B:0x74).\n",
      "DSP Report: register mul_ln1118_1418_fu_4214_p2 is absorbed into DSP mul_ln1118_1418_fu_4214_p2.\n",
      "DSP Report: operator mul_ln1118_1418_fu_4214_p2 is absorbed into DSP mul_ln1118_1418_fu_4214_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1414_fu_6696_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_1413_fu_6524_p2 is absorbed into DSP mul_ln1118_1414_fu_6696_p2.\n",
      "DSP Report: operator mul_ln1118_1414_fu_6696_p2 is absorbed into DSP mul_ln1118_1414_fu_6696_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1421_fu_6920_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_1420_fu_3924_p2 is absorbed into DSP mul_ln1118_1421_fu_6920_p2.\n",
      "DSP Report: operator mul_ln1118_1421_fu_6920_p2 is absorbed into DSP mul_ln1118_1421_fu_6920_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1617_fu_5707_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_1618_fu_7015_p2 is absorbed into DSP mul_ln1118_1617_fu_5707_p2.\n",
      "DSP Report: operator mul_ln1118_1617_fu_5707_p2 is absorbed into DSP mul_ln1118_1617_fu_5707_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1419_fu_6115_p2, operation Mode is: A2*(B:0x3ffb6).\n",
      "DSP Report: register mul_ln1118_1418_fu_4214_p2 is absorbed into DSP mul_ln1118_1419_fu_6115_p2.\n",
      "DSP Report: operator mul_ln1118_1419_fu_6115_p2 is absorbed into DSP mul_ln1118_1419_fu_6115_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1423_fu_5362_p2, operation Mode is: A2*(B:0x3ff83).\n",
      "DSP Report: register mul_ln1118_1420_fu_3924_p2 is absorbed into DSP mul_ln1118_1423_fu_5362_p2.\n",
      "DSP Report: operator mul_ln1118_1423_fu_5362_p2 is absorbed into DSP mul_ln1118_1423_fu_5362_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1494_fu_6851_p2, operation Mode is: A2*(B:0x3ffba).\n",
      "DSP Report: register mul_ln1118_1492_fu_7764_p2 is absorbed into DSP mul_ln1118_1494_fu_6851_p2.\n",
      "DSP Report: operator mul_ln1118_1494_fu_6851_p2 is absorbed into DSP mul_ln1118_1494_fu_6851_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1497_fu_5547_p2, operation Mode is: A2*(B:0x3ffa9).\n",
      "DSP Report: register mul_ln1118_1497_fu_5547_p2 is absorbed into DSP mul_ln1118_1497_fu_5547_p2.\n",
      "DSP Report: operator mul_ln1118_1497_fu_5547_p2 is absorbed into DSP mul_ln1118_1497_fu_5547_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_518_fu_7221_p2, operation Mode is: A2*(B:0xda).\n",
      "DSP Report: register mul_ln1118_518_fu_7221_p2 is absorbed into DSP mul_ln1118_518_fu_7221_p2.\n",
      "DSP Report: operator mul_ln1118_518_fu_7221_p2 is absorbed into DSP mul_ln1118_518_fu_7221_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_520_fu_4074_p2, operation Mode is: A2*(B:0x37).\n",
      "DSP Report: register mul_ln1118_520_fu_4074_p2 is absorbed into DSP mul_ln1118_520_fu_4074_p2.\n",
      "DSP Report: operator mul_ln1118_520_fu_4074_p2 is absorbed into DSP mul_ln1118_520_fu_4074_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_807_fu_7754_p2, operation Mode is: A2*(B:0x36).\n",
      "DSP Report: register mul_ln1118_807_fu_7754_p2 is absorbed into DSP mul_ln1118_807_fu_7754_p2.\n",
      "DSP Report: operator mul_ln1118_807_fu_7754_p2 is absorbed into DSP mul_ln1118_807_fu_7754_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_753_fu_6853_p2, operation Mode is: A2*(B:0x3ffcd).\n",
      "DSP Report: register mul_ln1118_753_fu_6853_p2 is absorbed into DSP mul_ln1118_753_fu_6853_p2.\n",
      "DSP Report: operator mul_ln1118_753_fu_6853_p2 is absorbed into DSP mul_ln1118_753_fu_6853_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_750_fu_5275_p2, operation Mode is: A2*(B:0x3ff5f).\n",
      "DSP Report: register mul_ln1118_750_fu_5275_p2 is absorbed into DSP mul_ln1118_750_fu_5275_p2.\n",
      "DSP Report: operator mul_ln1118_750_fu_5275_p2 is absorbed into DSP mul_ln1118_750_fu_5275_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_521_fu_6823_p2, operation Mode is: A2*(B:0x3ffd9).\n",
      "DSP Report: register mul_ln1118_520_fu_4074_p2 is absorbed into DSP mul_ln1118_521_fu_6823_p2.\n",
      "DSP Report: operator mul_ln1118_521_fu_6823_p2 is absorbed into DSP mul_ln1118_521_fu_6823_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1645_fu_4998_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_1647_fu_6264_p2 is absorbed into DSP mul_ln1118_1645_fu_4998_p2.\n",
      "DSP Report: operator mul_ln1118_1645_fu_4998_p2 is absorbed into DSP mul_ln1118_1645_fu_4998_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1648_fu_4073_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_1649_fu_5974_p2 is absorbed into DSP mul_ln1118_1648_fu_4073_p2.\n",
      "DSP Report: operator mul_ln1118_1648_fu_4073_p2 is absorbed into DSP mul_ln1118_1648_fu_4073_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1641_fu_7307_p2, operation Mode is: A2*(B:0x51).\n",
      "DSP Report: register mul_ln1118_1643_fu_6383_p2 is absorbed into DSP mul_ln1118_1641_fu_7307_p2.\n",
      "DSP Report: operator mul_ln1118_1641_fu_7307_p2 is absorbed into DSP mul_ln1118_1641_fu_7307_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_515_fu_7298_p2, operation Mode is: A2*(B:0x3ffba).\n",
      "DSP Report: register mul_ln1118_518_fu_7221_p2 is absorbed into DSP mul_ln1118_515_fu_7298_p2.\n",
      "DSP Report: operator mul_ln1118_515_fu_7298_p2 is absorbed into DSP mul_ln1118_515_fu_7298_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1416_fu_7501_p2, operation Mode is: A2*(B:0x3ffcc).\n",
      "DSP Report: register mul_ln1118_1415_fu_5139_p2 is absorbed into DSP mul_ln1118_1416_fu_7501_p2.\n",
      "DSP Report: operator mul_ln1118_1416_fu_7501_p2 is absorbed into DSP mul_ln1118_1416_fu_7501_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_519_fu_5277_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_520_fu_4074_p2 is absorbed into DSP mul_ln1118_519_fu_5277_p2.\n",
      "DSP Report: operator mul_ln1118_519_fu_5277_p2 is absorbed into DSP mul_ln1118_519_fu_5277_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_517_fu_5279_p2, operation Mode is: A2*(B:0x95).\n",
      "DSP Report: register mul_ln1118_518_fu_7221_p2 is absorbed into DSP mul_ln1118_517_fu_5279_p2.\n",
      "DSP Report: operator mul_ln1118_517_fu_5279_p2 is absorbed into DSP mul_ln1118_517_fu_5279_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1490_fu_5540_p2, operation Mode is: A2*(B:0x3ffcd).\n",
      "DSP Report: register mul_ln1118_1490_fu_5540_p2 is absorbed into DSP mul_ln1118_1490_fu_5540_p2.\n",
      "DSP Report: operator mul_ln1118_1490_fu_5540_p2 is absorbed into DSP mul_ln1118_1490_fu_5540_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1488_fu_4231_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_1490_fu_5540_p2 is absorbed into DSP mul_ln1118_1488_fu_4231_p2.\n",
      "DSP Report: operator mul_ln1118_1488_fu_4231_p2 is absorbed into DSP mul_ln1118_1488_fu_4231_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1491_fu_5541_p2, operation Mode is: A2*(B:0x39).\n",
      "DSP Report: register mul_ln1118_1492_fu_7764_p2 is absorbed into DSP mul_ln1118_1491_fu_5541_p2.\n",
      "DSP Report: operator mul_ln1118_1491_fu_5541_p2 is absorbed into DSP mul_ln1118_1491_fu_5541_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1638_fu_7598_p2, operation Mode is: A2*(B:0x9b).\n",
      "DSP Report: register mul_ln1118_1639_fu_6502_p2 is absorbed into DSP mul_ln1118_1638_fu_7598_p2.\n",
      "DSP Report: operator mul_ln1118_1638_fu_7598_p2 is absorbed into DSP mul_ln1118_1638_fu_7598_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1646_fu_4997_p2, operation Mode is: A2*(B:0x61).\n",
      "DSP Report: register mul_ln1118_1647_fu_6264_p2 is absorbed into DSP mul_ln1118_1646_fu_4997_p2.\n",
      "DSP Report: operator mul_ln1118_1646_fu_4997_p2 is absorbed into DSP mul_ln1118_1646_fu_4997_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1642_fu_6845_p2, operation Mode is: A2*(B:0xb6).\n",
      "DSP Report: register mul_ln1118_1643_fu_6383_p2 is absorbed into DSP mul_ln1118_1642_fu_6845_p2.\n",
      "DSP Report: operator mul_ln1118_1642_fu_6845_p2 is absorbed into DSP mul_ln1118_1642_fu_6845_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1417_fu_6405_p2, operation Mode is: A2*(B:0x4d).\n",
      "DSP Report: register mul_ln1118_1418_fu_4214_p2 is absorbed into DSP mul_ln1118_1417_fu_6405_p2.\n",
      "DSP Report: operator mul_ln1118_1417_fu_6405_p2 is absorbed into DSP mul_ln1118_1417_fu_6405_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_752_fu_7315_p2, operation Mode is: A2*(B:0x3a).\n",
      "DSP Report: register mul_ln1118_753_fu_6853_p2 is absorbed into DSP mul_ln1118_752_fu_7315_p2.\n",
      "DSP Report: operator mul_ln1118_752_fu_7315_p2 is absorbed into DSP mul_ln1118_752_fu_7315_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_804_fu_6052_p2, operation Mode is: A2*(B:0x32).\n",
      "DSP Report: register mul_ln1118_807_fu_7754_p2 is absorbed into DSP mul_ln1118_804_fu_6052_p2.\n",
      "DSP Report: operator mul_ln1118_804_fu_6052_p2 is absorbed into DSP mul_ln1118_804_fu_6052_p2.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DSP Report: Generating DSP mul_ln1118_1043_fu_6586_p2, operation Mode is: A2*(B:0x3ffc7).\n",
      "DSP Report: register mul_ln1118_1043_fu_6586_p2 is absorbed into DSP mul_ln1118_1043_fu_6586_p2.\n",
      "DSP Report: operator mul_ln1118_1043_fu_6586_p2 is absorbed into DSP mul_ln1118_1043_fu_6586_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1047_fu_7562_p2, operation Mode is: A2*(B:0x3ff67).\n",
      "DSP Report: register mul_ln1118_1047_fu_7562_p2 is absorbed into DSP mul_ln1118_1047_fu_7562_p2.\n",
      "DSP Report: operator mul_ln1118_1047_fu_7562_p2 is absorbed into DSP mul_ln1118_1047_fu_7562_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1051_fu_5080_p2, operation Mode is: A2*(B:0x3ff8f).\n",
      "DSP Report: register mul_ln1118_1051_fu_5080_p2 is absorbed into DSP mul_ln1118_1051_fu_5080_p2.\n",
      "DSP Report: operator mul_ln1118_1051_fu_5080_p2 is absorbed into DSP mul_ln1118_1051_fu_5080_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1052_fu_5252_p2, operation Mode is: A2*(B:0x2b).\n",
      "DSP Report: register mul_ln1118_1054_fu_4962_p2 is absorbed into DSP mul_ln1118_1052_fu_5252_p2.\n",
      "DSP Report: operator mul_ln1118_1052_fu_5252_p2 is absorbed into DSP mul_ln1118_1052_fu_5252_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1056_fu_4499_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_1056_fu_4499_p2 is absorbed into DSP mul_ln1118_1056_fu_4499_p2.\n",
      "DSP Report: operator mul_ln1118_1056_fu_4499_p2 is absorbed into DSP mul_ln1118_1056_fu_4499_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1058_fu_7667_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_1060_fu_6109_p2 is absorbed into DSP mul_ln1118_1058_fu_7667_p2.\n",
      "DSP Report: operator mul_ln1118_1058_fu_7667_p2 is absorbed into DSP mul_ln1118_1058_fu_7667_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1035_fu_6755_p2, operation Mode is: A2*(B:0x3ffe7).\n",
      "DSP Report: register mul_ln1118_1036_fu_5449_p2 is absorbed into DSP mul_ln1118_1035_fu_6755_p2.\n",
      "DSP Report: operator mul_ln1118_1035_fu_6755_p2 is absorbed into DSP mul_ln1118_1035_fu_6755_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1038_fu_4144_p2, operation Mode is: A2*(B:0x3ffb7).\n",
      "DSP Report: register mul_ln1118_1038_fu_4144_p2 is absorbed into DSP mul_ln1118_1038_fu_4144_p2.\n",
      "DSP Report: operator mul_ln1118_1038_fu_4144_p2 is absorbed into DSP mul_ln1118_1038_fu_4144_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1044_fu_7219_p2, operation Mode is: A2*(B:0x2b).\n",
      "DSP Report: register mul_ln1118_1047_fu_7562_p2 is absorbed into DSP mul_ln1118_1044_fu_7219_p2.\n",
      "DSP Report: operator mul_ln1118_1044_fu_7219_p2 is absorbed into DSP mul_ln1118_1044_fu_7219_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1061_fu_5647_p2, operation Mode is: A2*(B:0x3d).\n",
      "DSP Report: register mul_ln1118_1063_fu_6452_p2 is absorbed into DSP mul_ln1118_1061_fu_5647_p2.\n",
      "DSP Report: operator mul_ln1118_1061_fu_5647_p2 is absorbed into DSP mul_ln1118_1061_fu_5647_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1065_fu_7257_p2, operation Mode is: A2*(B:0x62).\n",
      "DSP Report: register mul_ln1118_1067_fu_4604_p2 is absorbed into DSP mul_ln1118_1065_fu_7257_p2.\n",
      "DSP Report: operator mul_ln1118_1065_fu_7257_p2 is absorbed into DSP mul_ln1118_1065_fu_7257_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1067_fu_4604_p2, operation Mode is: A2*(B:0x3ffa4).\n",
      "DSP Report: register mul_ln1118_1067_fu_4604_p2 is absorbed into DSP mul_ln1118_1067_fu_4604_p2.\n",
      "DSP Report: operator mul_ln1118_1067_fu_4604_p2 is absorbed into DSP mul_ln1118_1067_fu_4604_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1063_fu_6452_p2, operation Mode is: A2*(B:0x3ffe9).\n",
      "DSP Report: register mul_ln1118_1063_fu_6452_p2 is absorbed into DSP mul_ln1118_1063_fu_6452_p2.\n",
      "DSP Report: operator mul_ln1118_1063_fu_6452_p2 is absorbed into DSP mul_ln1118_1063_fu_6452_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1397_fu_5905_p2, operation Mode is: A2*(B:0x31).\n",
      "DSP Report: register mul_ln1118_1397_fu_5905_p2 is absorbed into DSP mul_ln1118_1397_fu_5905_p2.\n",
      "DSP Report: operator mul_ln1118_1397_fu_5905_p2 is absorbed into DSP mul_ln1118_1397_fu_5905_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1409_fu_4453_p2, operation Mode is: A2*(B:0x3ff98).\n",
      "DSP Report: register mul_ln1118_1409_fu_4453_p2 is absorbed into DSP mul_ln1118_1409_fu_4453_p2.\n",
      "DSP Report: operator mul_ln1118_1409_fu_4453_p2 is absorbed into DSP mul_ln1118_1409_fu_4453_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1412_fu_5257_p2, operation Mode is: A2*(B:0x3ffdb).\n",
      "DSP Report: register mul_ln1118_1412_fu_5257_p2 is absorbed into DSP mul_ln1118_1412_fu_5257_p2.\n",
      "DSP Report: operator mul_ln1118_1412_fu_5257_p2 is absorbed into DSP mul_ln1118_1412_fu_5257_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1242_fu_6127_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register mul_ln1118_1242_fu_6127_p2 is absorbed into DSP mul_ln1118_1242_fu_6127_p2.\n",
      "DSP Report: operator mul_ln1118_1242_fu_6127_p2 is absorbed into DSP mul_ln1118_1242_fu_6127_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1050_fu_5542_p2, operation Mode is: A2*(B:0x3ffd3).\n",
      "DSP Report: register mul_ln1118_1051_fu_5080_p2 is absorbed into DSP mul_ln1118_1050_fu_5542_p2.\n",
      "DSP Report: operator mul_ln1118_1050_fu_5542_p2 is absorbed into DSP mul_ln1118_1050_fu_5542_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1042_fu_5455_p2, operation Mode is: A2*(B:0x73).\n",
      "DSP Report: register mul_ln1118_1043_fu_6586_p2 is absorbed into DSP mul_ln1118_1042_fu_5455_p2.\n",
      "DSP Report: operator mul_ln1118_1042_fu_5455_p2 is absorbed into DSP mul_ln1118_1042_fu_5455_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1046_fu_5661_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_1047_fu_7562_p2 is absorbed into DSP mul_ln1118_1046_fu_5661_p2.\n",
      "DSP Report: operator mul_ln1118_1046_fu_5661_p2 is absorbed into DSP mul_ln1118_1046_fu_5661_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1411_fu_3990_p2, operation Mode is: A2*(B:0x3ffd9).\n",
      "DSP Report: register mul_ln1118_1412_fu_5257_p2 is absorbed into DSP mul_ln1118_1411_fu_3990_p2.\n",
      "DSP Report: operator mul_ln1118_1411_fu_3990_p2 is absorbed into DSP mul_ln1118_1411_fu_3990_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1408_fu_7739_p2, operation Mode is: A2*(B:0x3ffa3).\n",
      "DSP Report: register mul_ln1118_1409_fu_4453_p2 is absorbed into DSP mul_ln1118_1408_fu_7739_p2.\n",
      "DSP Report: operator mul_ln1118_1408_fu_7739_p2 is absorbed into DSP mul_ln1118_1408_fu_7739_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1396_fu_7462_p2, operation Mode is: A2*(B:0x3ffd9).\n",
      "DSP Report: register mul_ln1118_1397_fu_5905_p2 is absorbed into DSP mul_ln1118_1396_fu_7462_p2.\n",
      "DSP Report: operator mul_ln1118_1396_fu_7462_p2 is absorbed into DSP mul_ln1118_1396_fu_7462_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1401_fu_7515_p2, operation Mode is: A2*(B:0x3ffd7).\n",
      "DSP Report: register mul_ln1118_1402_fu_5958_p2 is absorbed into DSP mul_ln1118_1401_fu_7515_p2.\n",
      "DSP Report: operator mul_ln1118_1401_fu_7515_p2 is absorbed into DSP mul_ln1118_1401_fu_7515_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1394_fu_6657_p2, operation Mode is: A2*(B:0x3ffd5).\n",
      "DSP Report: register mul_ln1118_1394_fu_6657_p2 is absorbed into DSP mul_ln1118_1394_fu_6657_p2.\n",
      "DSP Report: operator mul_ln1118_1394_fu_6657_p2 is absorbed into DSP mul_ln1118_1394_fu_6657_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1335_fu_6260_p2, operation Mode is: A2*(B:0x3ffb3).\n",
      "DSP Report: register mul_ln1118_1335_fu_6260_p2 is absorbed into DSP mul_ln1118_1335_fu_6260_p2.\n",
      "DSP Report: operator mul_ln1118_1335_fu_6260_p2 is absorbed into DSP mul_ln1118_1335_fu_6260_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1338_fu_7178_p2, operation Mode is: A2*(B:0x3ff86).\n",
      "DSP Report: register mul_ln1118_1338_fu_7178_p2 is absorbed into DSP mul_ln1118_1338_fu_7178_p2.\n",
      "DSP Report: operator mul_ln1118_1338_fu_7178_p2 is absorbed into DSP mul_ln1118_1338_fu_7178_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1333_fu_4951_p2, operation Mode is: A2*(B:0x3ffc7).\n",
      "DSP Report: register mul_ln1118_1333_fu_4951_p2 is absorbed into DSP mul_ln1118_1333_fu_4951_p2.\n",
      "DSP Report: operator mul_ln1118_1333_fu_4951_p2 is absorbed into DSP mul_ln1118_1333_fu_4951_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1237_fu_6122_p2, operation Mode is: A2*(B:0x3ffc3).\n",
      "DSP Report: register mul_ln1118_1236_fu_6121_p2 is absorbed into DSP mul_ln1118_1237_fu_6122_p2.\n",
      "DSP Report: operator mul_ln1118_1237_fu_6122_p2 is absorbed into DSP mul_ln1118_1237_fu_6122_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1240_fu_6125_p2, operation Mode is: A2*(B:0x3ffcc).\n",
      "DSP Report: register mul_ln1118_1242_fu_6127_p2 is absorbed into DSP mul_ln1118_1240_fu_6125_p2.\n",
      "DSP Report: operator mul_ln1118_1240_fu_6125_p2 is absorbed into DSP mul_ln1118_1240_fu_6125_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1238_fu_7430_p2, operation Mode is: A2*(B:0x27).\n",
      "DSP Report: register mul_ln1118_1236_fu_6121_p2 is absorbed into DSP mul_ln1118_1238_fu_7430_p2.\n",
      "DSP Report: operator mul_ln1118_1238_fu_7430_p2 is absorbed into DSP mul_ln1118_1238_fu_7430_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1241_fu_4819_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_1242_fu_6127_p2 is absorbed into DSP mul_ln1118_1241_fu_4819_p2.\n",
      "DSP Report: operator mul_ln1118_1241_fu_4819_p2 is absorbed into DSP mul_ln1118_1241_fu_4819_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1339_fu_4565_p2, operation Mode is: A2*(B:0x3ffc9).\n",
      "DSP Report: register mul_ln1118_1338_fu_7178_p2 is absorbed into DSP mul_ln1118_1339_fu_4565_p2.\n",
      "DSP Report: operator mul_ln1118_1339_fu_4565_p2 is absorbed into DSP mul_ln1118_1339_fu_4565_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1344_fu_6269_p2, operation Mode is: A2*(B:0x3ffd2).\n",
      "DSP Report: register mul_ln1118_1344_fu_6269_p2 is absorbed into DSP mul_ln1118_1344_fu_6269_p2.\n",
      "DSP Report: operator mul_ln1118_1344_fu_6269_p2 is absorbed into DSP mul_ln1118_1344_fu_6269_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1048_fu_4737_p2, operation Mode is: A2*(B:0x67).\n",
      "DSP Report: register mul_ln1118_1051_fu_5080_p2 is absorbed into DSP mul_ln1118_1048_fu_4737_p2.\n",
      "DSP Report: operator mul_ln1118_1048_fu_4737_p2 is absorbed into DSP mul_ln1118_1048_fu_4737_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1037_fu_6757_p2, operation Mode is: A2*(B:0x3ff94).\n",
      "DSP Report: register mul_ln1118_1038_fu_4144_p2 is absorbed into DSP mul_ln1118_1037_fu_6757_p2.\n",
      "DSP Report: operator mul_ln1118_1037_fu_6757_p2 is absorbed into DSP mul_ln1118_1037_fu_6757_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1040_fu_4146_p2, operation Mode is: A2*(B:0x3ff98).\n",
      "DSP Report: register mul_ln1118_1043_fu_6586_p2 is absorbed into DSP mul_ln1118_1040_fu_4146_p2.\n",
      "DSP Report: operator mul_ln1118_1040_fu_4146_p2 is absorbed into DSP mul_ln1118_1040_fu_4146_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1337_fu_6262_p2, operation Mode is: A2*(B:0x29).\n",
      "DSP Report: register mul_ln1118_1338_fu_7178_p2 is absorbed into DSP mul_ln1118_1337_fu_6262_p2.\n",
      "DSP Report: operator mul_ln1118_1337_fu_6262_p2 is absorbed into DSP mul_ln1118_1337_fu_6262_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1341_fu_6266_p2, operation Mode is: A2*(B:0x49).\n",
      "DSP Report: register mul_ln1118_1344_fu_6269_p2 is absorbed into DSP mul_ln1118_1341_fu_6266_p2.\n",
      "DSP Report: operator mul_ln1118_1341_fu_6266_p2 is absorbed into DSP mul_ln1118_1341_fu_6266_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1332_fu_7390_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_1333_fu_4951_p2 is absorbed into DSP mul_ln1118_1332_fu_7390_p2.\n",
      "DSP Report: operator mul_ln1118_1332_fu_7390_p2 is absorbed into DSP mul_ln1118_1332_fu_7390_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1405_fu_7396_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_1405_fu_7396_p2 is absorbed into DSP mul_ln1118_1405_fu_7396_p2.\n",
      "DSP Report: operator mul_ln1118_1405_fu_7396_p2 is absorbed into DSP mul_ln1118_1405_fu_7396_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1399_fu_4347_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register mul_ln1118_1402_fu_5958_p2 is absorbed into DSP mul_ln1118_1399_fu_4347_p2.\n",
      "DSP Report: operator mul_ln1118_1399_fu_4347_p2 is absorbed into DSP mul_ln1118_1399_fu_4347_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1393_fu_5390_p2, operation Mode is: A2*(B:0x35).\n",
      "DSP Report: register mul_ln1118_1394_fu_6657_p2 is absorbed into DSP mul_ln1118_1393_fu_5390_p2.\n",
      "DSP Report: operator mul_ln1118_1393_fu_5390_p2 is absorbed into DSP mul_ln1118_1393_fu_5390_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1395_fu_5734_p2, operation Mode is: A2*(B:0x34).\n",
      "DSP Report: register mul_ln1118_1397_fu_5905_p2 is absorbed into DSP mul_ln1118_1395_fu_5734_p2.\n",
      "DSP Report: operator mul_ln1118_1395_fu_5734_p2 is absorbed into DSP mul_ln1118_1395_fu_5734_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1062_fu_4090_p2, operation Mode is: A2*(B:0x3ff91).\n",
      "DSP Report: register mul_ln1118_1063_fu_6452_p2 is absorbed into DSP mul_ln1118_1062_fu_4090_p2.\n",
      "DSP Report: operator mul_ln1118_1062_fu_4090_p2 is absorbed into DSP mul_ln1118_1062_fu_4090_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1066_fu_6795_p2, operation Mode is: A2*(B:0x3ff5a).\n",
      "DSP Report: register mul_ln1118_1067_fu_4604_p2 is absorbed into DSP mul_ln1118_1066_fu_6795_p2.\n",
      "DSP Report: operator mul_ln1118_1066_fu_6795_p2 is absorbed into DSP mul_ln1118_1066_fu_6795_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1059_fu_5476_p2, operation Mode is: A2*(B:0x3ffb5).\n",
      "DSP Report: register mul_ln1118_1060_fu_6109_p2 is absorbed into DSP mul_ln1118_1059_fu_5476_p2.\n",
      "DSP Report: operator mul_ln1118_1059_fu_5476_p2 is absorbed into DSP mul_ln1118_1059_fu_5476_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1049_fu_7733_p2, operation Mode is: A2*(B:0x3ffc3).\n",
      "DSP Report: register mul_ln1118_1051_fu_5080_p2 is absorbed into DSP mul_ln1118_1049_fu_7733_p2.\n",
      "DSP Report: operator mul_ln1118_1049_fu_7733_p2 is absorbed into DSP mul_ln1118_1049_fu_7733_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1053_fu_4156_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_1054_fu_4962_p2 is absorbed into DSP mul_ln1118_1053_fu_4156_p2.\n",
      "DSP Report: operator mul_ln1118_1053_fu_4156_p2 is absorbed into DSP mul_ln1118_1053_fu_4156_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1045_fu_5028_p2, operation Mode is: A2*(B:0x3ff93).\n",
      "DSP Report: register mul_ln1118_1047_fu_7562_p2 is absorbed into DSP mul_ln1118_1045_fu_5028_p2.\n",
      "DSP Report: operator mul_ln1118_1045_fu_5028_p2 is absorbed into DSP mul_ln1118_1045_fu_5028_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1407_fu_7567_p2, operation Mode is: A2*(B:0x31).\n",
      "DSP Report: register mul_ln1118_1409_fu_4453_p2 is absorbed into DSP mul_ln1118_1407_fu_7567_p2.\n",
      "DSP Report: operator mul_ln1118_1407_fu_7567_p2 is absorbed into DSP mul_ln1118_1407_fu_7567_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1410_fu_4452_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_1412_fu_5257_p2 is absorbed into DSP mul_ln1118_1410_fu_4452_p2.\n",
      "DSP Report: operator mul_ln1118_1410_fu_4452_p2 is absorbed into DSP mul_ln1118_1410_fu_4452_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1039_fu_5060_p2, operation Mode is: A2*(B:0x3ff9f).\n",
      "DSP Report: register mul_ln1118_1038_fu_4144_p2 is absorbed into DSP mul_ln1118_1039_fu_5060_p2.\n",
      "DSP Report: operator mul_ln1118_1039_fu_5060_p2 is absorbed into DSP mul_ln1118_1039_fu_5060_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1041_fu_6761_p2, operation Mode is: A2*(B:0x3ff9e).\n",
      "DSP Report: register mul_ln1118_1043_fu_6586_p2 is absorbed into DSP mul_ln1118_1041_fu_6761_p2.\n",
      "DSP Report: operator mul_ln1118_1041_fu_6761_p2 is absorbed into DSP mul_ln1118_1041_fu_6761_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1403_fu_4228_p2, operation Mode is: A2*(B:0x23).\n",
      "DSP Report: register mul_ln1118_1403_fu_4228_p2 is absorbed into DSP mul_ln1118_1403_fu_4228_p2.\n",
      "DSP Report: operator mul_ln1118_1403_fu_4228_p2 is absorbed into DSP mul_ln1118_1403_fu_4228_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1400_fu_3885_p2, operation Mode is: A2*(B:0x3b).\n",
      "DSP Report: register mul_ln1118_1402_fu_5958_p2 is absorbed into DSP mul_ln1118_1400_fu_3885_p2.\n",
      "DSP Report: operator mul_ln1118_1400_fu_3885_p2 is absorbed into DSP mul_ln1118_1400_fu_3885_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1055_fu_6690_p2, operation Mode is: A2*(B:0x3ffe9).\n",
      "DSP Report: register mul_ln1118_1056_fu_4499_p2 is absorbed into DSP mul_ln1118_1055_fu_6690_p2.\n",
      "DSP Report: operator mul_ln1118_1055_fu_6690_p2 is absorbed into DSP mul_ln1118_1055_fu_6690_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1064_fu_7719_p2, operation Mode is: A2*(B:0x3ff68).\n",
      "DSP Report: register mul_ln1118_1067_fu_4604_p2 is absorbed into DSP mul_ln1118_1064_fu_7719_p2.\n",
      "DSP Report: operator mul_ln1118_1064_fu_7719_p2 is absorbed into DSP mul_ln1118_1064_fu_7719_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1057_fu_5766_p2, operation Mode is: A2*(B:0x3ffe7).\n",
      "DSP Report: register mul_ln1118_1060_fu_6109_p2 is absorbed into DSP mul_ln1118_1057_fu_5766_p2.\n",
      "DSP Report: operator mul_ln1118_1057_fu_5766_p2 is absorbed into DSP mul_ln1118_1057_fu_5766_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1239_fu_6124_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_1242_fu_6127_p2 is absorbed into DSP mul_ln1118_1239_fu_6124_p2.\n",
      "DSP Report: operator mul_ln1118_1239_fu_6124_p2 is absorbed into DSP mul_ln1118_1239_fu_6124_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1336_fu_7176_p2, operation Mode is: A2*(B:0x3ff3f).\n",
      "DSP Report: register mul_ln1118_1335_fu_6260_p2 is absorbed into DSP mul_ln1118_1336_fu_7176_p2.\n",
      "DSP Report: operator mul_ln1118_1336_fu_7176_p2 is absorbed into DSP mul_ln1118_1336_fu_7176_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1340_fu_4566_p2, operation Mode is: A2*(B:0x3ffb4).\n",
      "DSP Report: register mul_ln1118_1338_fu_7178_p2 is absorbed into DSP mul_ln1118_1340_fu_4566_p2.\n",
      "DSP Report: operator mul_ln1118_1340_fu_4566_p2 is absorbed into DSP mul_ln1118_1340_fu_4566_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1334_fu_4952_p2, operation Mode is: A2*(B:0x3ff33).\n",
      "DSP Report: register mul_ln1118_1333_fu_4951_p2 is absorbed into DSP mul_ln1118_1334_fu_4952_p2.\n",
      "DSP Report: operator mul_ln1118_1334_fu_4952_p2 is absorbed into DSP mul_ln1118_1334_fu_4952_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1398_fu_4809_p2, operation Mode is: A2*(B:0x3ff9a).\n",
      "DSP Report: register mul_ln1118_1397_fu_5905_p2 is absorbed into DSP mul_ln1118_1398_fu_4809_p2.\n",
      "DSP Report: operator mul_ln1118_1398_fu_4809_p2 is absorbed into DSP mul_ln1118_1398_fu_4809_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1404_fu_7224_p2, operation Mode is: A2*(B:0x3ff54).\n",
      "DSP Report: register mul_ln1118_1403_fu_4228_p2 is absorbed into DSP mul_ln1118_1404_fu_7224_p2.\n",
      "DSP Report: operator mul_ln1118_1404_fu_7224_p2 is absorbed into DSP mul_ln1118_1404_fu_7224_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1406_fu_6300_p2, operation Mode is: A2*(B:0x3ff74).\n",
      "DSP Report: register mul_ln1118_1405_fu_7396_p2 is absorbed into DSP mul_ln1118_1406_fu_6300_p2.\n",
      "DSP Report: operator mul_ln1118_1406_fu_6300_p2 is absorbed into DSP mul_ln1118_1406_fu_6300_p2.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DSP Report: Generating DSP mul_ln1118_1005_fu_6725_p2, operation Mode is: A2*(B:0x3ff8e).\n",
      "DSP Report: register mul_ln1118_1005_fu_6725_p2 is absorbed into DSP mul_ln1118_1005_fu_6725_p2.\n",
      "DSP Report: operator mul_ln1118_1005_fu_6725_p2 is absorbed into DSP mul_ln1118_1005_fu_6725_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_990_fu_6710_p2, operation Mode is: A2*(B:0x3ffa1).\n",
      "DSP Report: register mul_ln1118_990_fu_6710_p2 is absorbed into DSP mul_ln1118_990_fu_6710_p2.\n",
      "DSP Report: operator mul_ln1118_990_fu_6710_p2 is absorbed into DSP mul_ln1118_990_fu_6710_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1000_fu_7635_p2, operation Mode is: A2*(B:0x3ff85).\n",
      "DSP Report: register mul_ln1118_1000_fu_7635_p2 is absorbed into DSP mul_ln1118_1000_fu_7635_p2.\n",
      "DSP Report: operator mul_ln1118_1000_fu_7635_p2 is absorbed into DSP mul_ln1118_1000_fu_7635_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_995_fu_5408_p2, operation Mode is: A2*(B:0x3ff76).\n",
      "DSP Report: register mul_ln1118_995_fu_5408_p2 is absorbed into DSP mul_ln1118_995_fu_5408_p2.\n",
      "DSP Report: operator mul_ln1118_995_fu_5408_p2 is absorbed into DSP mul_ln1118_995_fu_5408_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1076_fu_5633_p2, operation Mode is: A2*(B:0x3ff93).\n",
      "DSP Report: register mul_ln1118_1076_fu_5633_p2 is absorbed into DSP mul_ln1118_1076_fu_5633_p2.\n",
      "DSP Report: operator mul_ln1118_1076_fu_5633_p2 is absorbed into DSP mul_ln1118_1076_fu_5633_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1080_fu_6148_p2, operation Mode is: A2*(B:0x3ff76).\n",
      "DSP Report: register mul_ln1118_1080_fu_6148_p2 is absorbed into DSP mul_ln1118_1080_fu_6148_p2.\n",
      "DSP Report: operator mul_ln1118_1080_fu_6148_p2 is absorbed into DSP mul_ln1118_1080_fu_6148_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1078_fu_4709_p2, operation Mode is: A2*(B:0x3ff72).\n",
      "DSP Report: register mul_ln1118_1078_fu_4709_p2 is absorbed into DSP mul_ln1118_1078_fu_4709_p2.\n",
      "DSP Report: operator mul_ln1118_1078_fu_4709_p2 is absorbed into DSP mul_ln1118_1078_fu_4709_p2.\n",
      "DSP Report: Generating DSP trunc_ln708_458_reg_27226801_reg, operation Mode is: (A2*(B:0x3ff95))'.\n",
      "DSP Report: register trunc_ln708_458_reg_27226801_reg is absorbed into DSP trunc_ln708_458_reg_27226801_reg.\n",
      "DSP Report: register trunc_ln708_458_reg_27226801_reg is absorbed into DSP trunc_ln708_458_reg_27226801_reg.\n",
      "DSP Report: operator mul_ln1118_1071_fu_4485_p2 is absorbed into DSP trunc_ln708_458_reg_27226801_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_1074_fu_5462_p2, operation Mode is: A2*(B:0x3ffc9).\n",
      "DSP Report: register mul_ln1118_1076_fu_5633_p2 is absorbed into DSP mul_ln1118_1074_fu_5462_p2.\n",
      "DSP Report: operator mul_ln1118_1074_fu_5462_p2 is absorbed into DSP mul_ln1118_1074_fu_5462_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1276_fu_4425_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_1276_fu_4425_p2 is absorbed into DSP mul_ln1118_1276_fu_4425_p2.\n",
      "DSP Report: operator mul_ln1118_1276_fu_4425_p2 is absorbed into DSP mul_ln1118_1276_fu_4425_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1273_fu_4851_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_1273_fu_4851_p2 is absorbed into DSP mul_ln1118_1273_fu_4851_p2.\n",
      "DSP Report: operator mul_ln1118_1273_fu_4851_p2 is absorbed into DSP mul_ln1118_1273_fu_4851_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1285_fu_4820_p2, operation Mode is: A2*(B:0x3ffdd).\n",
      "DSP Report: register mul_ln1118_1285_fu_4820_p2 is absorbed into DSP mul_ln1118_1285_fu_4820_p2.\n",
      "DSP Report: operator mul_ln1118_1285_fu_4820_p2 is absorbed into DSP mul_ln1118_1285_fu_4820_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1282_fu_6840_p2, operation Mode is: A2*(B:0x47).\n",
      "DSP Report: register mul_ln1118_1282_fu_6840_p2 is absorbed into DSP mul_ln1118_1282_fu_6840_p2.\n",
      "DSP Report: operator mul_ln1118_1282_fu_6840_p2 is absorbed into DSP mul_ln1118_1282_fu_6840_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1275_fu_6616_p2, operation Mode is: A2*(B:0x56).\n",
      "DSP Report: register mul_ln1118_1273_fu_4851_p2 is absorbed into DSP mul_ln1118_1275_fu_6616_p2.\n",
      "DSP Report: operator mul_ln1118_1275_fu_6616_p2 is absorbed into DSP mul_ln1118_1275_fu_6616_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1277_fu_7421_p2, operation Mode is: A2*(B:0xa1).\n",
      "DSP Report: register mul_ln1118_1276_fu_4425_p2 is absorbed into DSP mul_ln1118_1277_fu_7421_p2.\n",
      "DSP Report: operator mul_ln1118_1277_fu_7421_p2 is absorbed into DSP mul_ln1118_1277_fu_7421_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1072_fu_7481_p2, operation Mode is: A2*(B:0x3ffd7).\n",
      "DSP Report: register trunc_ln708_458_reg_27226801_reg is absorbed into DSP mul_ln1118_1072_fu_7481_p2.\n",
      "DSP Report: operator mul_ln1118_1072_fu_7481_p2 is absorbed into DSP mul_ln1118_1072_fu_7481_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1001_fu_6721_p2, operation Mode is: A2*(B:0x34).\n",
      "DSP Report: register mul_ln1118_1000_fu_7635_p2 is absorbed into DSP mul_ln1118_1001_fu_6721_p2.\n",
      "DSP Report: operator mul_ln1118_1001_fu_6721_p2 is absorbed into DSP mul_ln1118_1001_fu_6721_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1003_fu_5416_p2, operation Mode is: A2*(B:0x23).\n",
      "DSP Report: register mul_ln1118_1003_fu_5416_p2 is absorbed into DSP mul_ln1118_1003_fu_5416_p2.\n",
      "DSP Report: operator mul_ln1118_1003_fu_5416_p2 is absorbed into DSP mul_ln1118_1003_fu_5416_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_996_fu_4102_p2, operation Mode is: A2*(B:0x32).\n",
      "DSP Report: register mul_ln1118_995_fu_5408_p2 is absorbed into DSP mul_ln1118_996_fu_4102_p2.\n",
      "DSP Report: operator mul_ln1118_996_fu_4102_p2 is absorbed into DSP mul_ln1118_996_fu_4102_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1079_fu_6610_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_1080_fu_6148_p2 is absorbed into DSP mul_ln1118_1079_fu_6610_p2.\n",
      "DSP Report: operator mul_ln1118_1079_fu_6610_p2 is absorbed into DSP mul_ln1118_1079_fu_6610_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_999_fu_6719_p2, operation Mode is: A2*(B:0x1b).\n",
      "DSP Report: register mul_ln1118_995_fu_5408_p2 is absorbed into DSP mul_ln1118_999_fu_6719_p2.\n",
      "DSP Report: operator mul_ln1118_999_fu_6719_p2 is absorbed into DSP mul_ln1118_999_fu_6719_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1073_fu_7019_p2, operation Mode is: A2*(B:0x39).\n",
      "DSP Report: register trunc_ln708_458_reg_27226801_reg is absorbed into DSP mul_ln1118_1073_fu_7019_p2.\n",
      "DSP Report: operator mul_ln1118_1073_fu_7019_p2 is absorbed into DSP mul_ln1118_1073_fu_7019_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1081_fu_3957_p2, operation Mode is: A2*(B:0x3ff74).\n",
      "DSP Report: register mul_ln1118_1080_fu_6148_p2 is absorbed into DSP mul_ln1118_1081_fu_3957_p2.\n",
      "DSP Report: operator mul_ln1118_1081_fu_3957_p2 is absorbed into DSP mul_ln1118_1081_fu_3957_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1278_fu_5230_p2, operation Mode is: A2*(B:0x3ffc7).\n",
      "DSP Report: register mul_ln1118_1276_fu_4425_p2 is absorbed into DSP mul_ln1118_1278_fu_5230_p2.\n",
      "DSP Report: operator mul_ln1118_1278_fu_5230_p2 is absorbed into DSP mul_ln1118_1278_fu_5230_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1283_fu_7473_p2, operation Mode is: A2*(B:0x3ff47).\n",
      "DSP Report: register mul_ln1118_1282_fu_6840_p2 is absorbed into DSP mul_ln1118_1283_fu_7473_p2.\n",
      "DSP Report: operator mul_ln1118_1283_fu_7473_p2 is absorbed into DSP mul_ln1118_1283_fu_7473_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1286_fu_7355_p2, operation Mode is: A2*(B:0x3ff13).\n",
      "DSP Report: register mul_ln1118_1285_fu_4820_p2 is absorbed into DSP mul_ln1118_1286_fu_7355_p2.\n",
      "DSP Report: operator mul_ln1118_1286_fu_7355_p2 is absorbed into DSP mul_ln1118_1286_fu_7355_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1284_fu_7011_p2, operation Mode is: A2*(B:0x3ffd2).\n",
      "DSP Report: register mul_ln1118_1285_fu_4820_p2 is absorbed into DSP mul_ln1118_1284_fu_7011_p2.\n",
      "DSP Report: operator mul_ln1118_1284_fu_7011_p2 is absorbed into DSP mul_ln1118_1284_fu_7011_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1274_fu_6159_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_1273_fu_4851_p2 is absorbed into DSP mul_ln1118_1274_fu_6159_p2.\n",
      "DSP Report: operator mul_ln1118_1274_fu_6159_p2 is absorbed into DSP mul_ln1118_1274_fu_6159_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1201_fu_6994_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_1200_fu_6361_p2 is absorbed into DSP mul_ln1118_1201_fu_6994_p2.\n",
      "DSP Report: operator mul_ln1118_1201_fu_6994_p2 is absorbed into DSP mul_ln1118_1201_fu_6994_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_998_fu_5411_p2, operation Mode is: A2*(B:0x3ffca).\n",
      "DSP Report: register mul_ln1118_995_fu_5408_p2 is absorbed into DSP mul_ln1118_998_fu_5411_p2.\n",
      "DSP Report: operator mul_ln1118_998_fu_5411_p2 is absorbed into DSP mul_ln1118_998_fu_5411_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1002_fu_5415_p2, operation Mode is: A2*(B:0x3ffdd).\n",
      "DSP Report: register mul_ln1118_1000_fu_7635_p2 is absorbed into DSP mul_ln1118_1002_fu_5415_p2.\n",
      "DSP Report: operator mul_ln1118_1002_fu_5415_p2 is absorbed into DSP mul_ln1118_1002_fu_5415_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_993_fu_6713_p2, operation Mode is: A2*(B:0x3ffa8).\n",
      "DSP Report: register mul_ln1118_990_fu_6710_p2 is absorbed into DSP mul_ln1118_993_fu_6713_p2.\n",
      "DSP Report: operator mul_ln1118_993_fu_6713_p2 is absorbed into DSP mul_ln1118_993_fu_6713_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1007_fu_6727_p2, operation Mode is: A2*(B:0x3ffe9).\n",
      "DSP Report: register mul_ln1118_1005_fu_6725_p2 is absorbed into DSP mul_ln1118_1007_fu_6727_p2.\n",
      "DSP Report: operator mul_ln1118_1007_fu_6727_p2 is absorbed into DSP mul_ln1118_1007_fu_6727_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1004_fu_5417_p2, operation Mode is: A2*(B:0x1d).\n",
      "DSP Report: register mul_ln1118_1003_fu_5416_p2 is absorbed into DSP mul_ln1118_1004_fu_5417_p2.\n",
      "DSP Report: operator mul_ln1118_1004_fu_5417_p2 is absorbed into DSP mul_ln1118_1004_fu_5417_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1077_fu_5171_p2, operation Mode is: A2*(B:0x3ffce).\n",
      "DSP Report: register mul_ln1118_1078_fu_4709_p2 is absorbed into DSP mul_ln1118_1077_fu_5171_p2.\n",
      "DSP Report: operator mul_ln1118_1077_fu_5171_p2 is absorbed into DSP mul_ln1118_1077_fu_5171_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1075_fu_4366_p2, operation Mode is: A2*(B:0x3ffba).\n",
      "DSP Report: register mul_ln1118_1076_fu_5633_p2 is absorbed into DSP mul_ln1118_1075_fu_4366_p2.\n",
      "DSP Report: operator mul_ln1118_1075_fu_4366_p2 is absorbed into DSP mul_ln1118_1075_fu_4366_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_997_fu_7632_p2, operation Mode is: A2*(B:0x3ffc7).\n",
      "DSP Report: register mul_ln1118_995_fu_5408_p2 is absorbed into DSP mul_ln1118_997_fu_7632_p2.\n",
      "DSP Report: operator mul_ln1118_997_fu_7632_p2 is absorbed into DSP mul_ln1118_997_fu_7632_p2.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DSP Report: Generating DSP mul_ln1118_352_fu_4474_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_352_fu_4474_p2 is absorbed into DSP mul_ln1118_352_fu_4474_p2.\n",
      "DSP Report: operator mul_ln1118_352_fu_4474_p2 is absorbed into DSP mul_ln1118_352_fu_4474_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_876_fu_3942_p2, operation Mode is: A2*(B:0x56).\n",
      "DSP Report: register mul_ln1118_876_fu_3942_p2 is absorbed into DSP mul_ln1118_876_fu_3942_p2.\n",
      "DSP Report: operator mul_ln1118_876_fu_3942_p2 is absorbed into DSP mul_ln1118_876_fu_3942_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_880_fu_3946_p2, operation Mode is: A2*(B:0x71).\n",
      "DSP Report: register mul_ln1118_880_fu_3946_p2 is absorbed into DSP mul_ln1118_880_fu_3946_p2.\n",
      "DSP Report: operator mul_ln1118_880_fu_3946_p2 is absorbed into DSP mul_ln1118_880_fu_3946_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_901_fu_6581_p2, operation Mode is: A2*(B:0x3ff85).\n",
      "DSP Report: register mul_ln1118_901_fu_6581_p2 is absorbed into DSP mul_ln1118_901_fu_6581_p2.\n",
      "DSP Report: operator mul_ln1118_901_fu_6581_p2 is absorbed into DSP mul_ln1118_901_fu_6581_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_905_fu_6585_p2, operation Mode is: A2*(B:0x3ffe7).\n",
      "DSP Report: register mul_ln1118_905_fu_6585_p2 is absorbed into DSP mul_ln1118_905_fu_6585_p2.\n",
      "DSP Report: operator mul_ln1118_905_fu_6585_p2 is absorbed into DSP mul_ln1118_905_fu_6585_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_891_fu_6571_p2, operation Mode is: A2*(B:0x55).\n",
      "DSP Report: register mul_ln1118_891_fu_6571_p2 is absorbed into DSP mul_ln1118_891_fu_6571_p2.\n",
      "DSP Report: operator mul_ln1118_891_fu_6571_p2 is absorbed into DSP mul_ln1118_891_fu_6571_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_424_fu_4245_p2, operation Mode is: A2*(B:0x47).\n",
      "DSP Report: register mul_ln1118_424_fu_4245_p2 is absorbed into DSP mul_ln1118_424_fu_4245_p2.\n",
      "DSP Report: operator mul_ln1118_424_fu_4245_p2 is absorbed into DSP mul_ln1118_424_fu_4245_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_429_fu_5557_p2, operation Mode is: A2*(B:0x54).\n",
      "DSP Report: register mul_ln1118_429_fu_5557_p2 is absorbed into DSP mul_ln1118_429_fu_5557_p2.\n",
      "DSP Report: operator mul_ln1118_429_fu_5557_p2 is absorbed into DSP mul_ln1118_429_fu_5557_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_440_fu_5568_p2, operation Mode is: A2*(B:0x3ffaf).\n",
      "DSP Report: register mul_ln1118_440_fu_5568_p2 is absorbed into DSP mul_ln1118_440_fu_5568_p2.\n",
      "DSP Report: operator mul_ln1118_440_fu_5568_p2 is absorbed into DSP mul_ln1118_440_fu_5568_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_886_fu_5259_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_886_fu_5259_p2 is absorbed into DSP mul_ln1118_886_fu_5259_p2.\n",
      "DSP Report: operator mul_ln1118_886_fu_5259_p2 is absorbed into DSP mul_ln1118_886_fu_5259_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_430_fu_5558_p2, operation Mode is: A2*(B:0x51).\n",
      "DSP Report: register mul_ln1118_429_fu_5557_p2 is absorbed into DSP mul_ln1118_430_fu_5558_p2.\n",
      "DSP Report: operator mul_ln1118_430_fu_5558_p2 is absorbed into DSP mul_ln1118_430_fu_5558_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_434_fu_4255_p2, operation Mode is: A2*(B:0x55).\n",
      "DSP Report: register mul_ln1118_434_fu_4255_p2 is absorbed into DSP mul_ln1118_434_fu_4255_p2.\n",
      "DSP Report: operator mul_ln1118_434_fu_4255_p2 is absorbed into DSP mul_ln1118_434_fu_4255_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_426_fu_5554_p2, operation Mode is: A2*(B:0x39).\n",
      "DSP Report: register mul_ln1118_424_fu_4245_p2 is absorbed into DSP mul_ln1118_426_fu_5554_p2.\n",
      "DSP Report: operator mul_ln1118_426_fu_5554_p2 is absorbed into DSP mul_ln1118_426_fu_5554_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_319_fu_7629_p2, operation Mode is: A2*(B:0x35).\n",
      "DSP Report: register mul_ln1118_319_fu_7629_p2 is absorbed into DSP mul_ln1118_319_fu_7629_p2.\n",
      "DSP Report: operator mul_ln1118_319_fu_7629_p2 is absorbed into DSP mul_ln1118_319_fu_7629_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_315_fu_7625_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_315_fu_7625_p2 is absorbed into DSP mul_ln1118_315_fu_7625_p2.\n",
      "DSP Report: operator mul_ln1118_315_fu_7625_p2 is absorbed into DSP mul_ln1118_315_fu_7625_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_350_fu_7127_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_352_fu_4474_p2 is absorbed into DSP mul_ln1118_350_fu_7127_p2.\n",
      "DSP Report: operator mul_ln1118_350_fu_7127_p2 is absorbed into DSP mul_ln1118_350_fu_7127_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_341_fu_7259_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_341_fu_7259_p2 is absorbed into DSP mul_ln1118_341_fu_7259_p2.\n",
      "DSP Report: operator mul_ln1118_341_fu_7259_p2 is absorbed into DSP mul_ln1118_341_fu_7259_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_893_fu_6573_p2, operation Mode is: A2*(B:0x3ff92).\n",
      "DSP Report: register mul_ln1118_894_fu_6574_p2 is absorbed into DSP mul_ln1118_893_fu_6573_p2.\n",
      "DSP Report: operator mul_ln1118_893_fu_6573_p2 is absorbed into DSP mul_ln1118_893_fu_6573_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_884_fu_3950_p2, operation Mode is: A2*(B:0x59).\n",
      "DSP Report: register mul_ln1118_886_fu_5259_p2 is absorbed into DSP mul_ln1118_884_fu_3950_p2.\n",
      "DSP Report: operator mul_ln1118_884_fu_3950_p2 is absorbed into DSP mul_ln1118_884_fu_3950_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_889_fu_3955_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_891_fu_6571_p2 is absorbed into DSP mul_ln1118_889_fu_3955_p2.\n",
      "DSP Report: operator mul_ln1118_889_fu_3955_p2 is absorbed into DSP mul_ln1118_889_fu_3955_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_313_fu_5009_p2, operation Mode is: A2*(B:0x35).\n",
      "DSP Report: register mul_ln1118_315_fu_7625_p2 is absorbed into DSP mul_ln1118_313_fu_5009_p2.\n",
      "DSP Report: operator mul_ln1118_313_fu_5009_p2 is absorbed into DSP mul_ln1118_313_fu_5009_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_317_fu_5013_p2, operation Mode is: A2*(B:0x27).\n",
      "DSP Report: register mul_ln1118_319_fu_7629_p2 is absorbed into DSP mul_ln1118_317_fu_5013_p2.\n",
      "DSP Report: operator mul_ln1118_317_fu_5013_p2 is absorbed into DSP mul_ln1118_317_fu_5013_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_310_fu_5006_p2, operation Mode is: A2*(B:0x26).\n",
      "DSP Report: register mul_ln1118_310_fu_5006_p2 is absorbed into DSP mul_ln1118_310_fu_5006_p2.\n",
      "DSP Report: operator mul_ln1118_310_fu_5006_p2 is absorbed into DSP mul_ln1118_310_fu_5006_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_249_fu_7415_p2, operation Mode is: A2*(B:0x3ffdb).\n",
      "DSP Report: register mul_ln1118_249_fu_7415_p2 is absorbed into DSP mul_ln1118_249_fu_7415_p2.\n",
      "DSP Report: operator mul_ln1118_249_fu_7415_p2 is absorbed into DSP mul_ln1118_249_fu_7415_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_244_fu_6267_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_244_fu_6267_p2 is absorbed into DSP mul_ln1118_244_fu_6267_p2.\n",
      "DSP Report: operator mul_ln1118_244_fu_6267_p2 is absorbed into DSP mul_ln1118_244_fu_6267_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_888_fu_5261_p2, operation Mode is: A2*(B:0x3ffe9).\n",
      "DSP Report: register mul_ln1118_891_fu_6571_p2 is absorbed into DSP mul_ln1118_888_fu_5261_p2.\n",
      "DSP Report: operator mul_ln1118_888_fu_5261_p2 is absorbed into DSP mul_ln1118_888_fu_5261_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_877_fu_5250_p2, operation Mode is: A2*(B:0x29).\n",
      "DSP Report: register mul_ln1118_880_fu_3946_p2 is absorbed into DSP mul_ln1118_877_fu_5250_p2.\n",
      "DSP Report: operator mul_ln1118_877_fu_5250_p2 is absorbed into DSP mul_ln1118_877_fu_5250_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_885_fu_3951_p2, operation Mode is: A2*(B:0x3ff97).\n",
      "DSP Report: register mul_ln1118_886_fu_5259_p2 is absorbed into DSP mul_ln1118_885_fu_3951_p2.\n",
      "DSP Report: operator mul_ln1118_885_fu_3951_p2 is absorbed into DSP mul_ln1118_885_fu_3951_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_879_fu_3945_p2, operation Mode is: A2*(B:0x3ffc3).\n",
      "DSP Report: register mul_ln1118_880_fu_3946_p2 is absorbed into DSP mul_ln1118_879_fu_3945_p2.\n",
      "DSP Report: operator mul_ln1118_879_fu_3945_p2 is absorbed into DSP mul_ln1118_879_fu_3945_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_469_fu_3883_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_469_fu_3883_p2 is absorbed into DSP mul_ln1118_469_fu_3883_p2.\n",
      "DSP Report: operator mul_ln1118_469_fu_3883_p2 is absorbed into DSP mul_ln1118_469_fu_3883_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_471_fu_5149_p2, operation Mode is: A2*(B:0x35).\n",
      "DSP Report: register mul_ln1118_471_fu_5149_p2 is absorbed into DSP mul_ln1118_471_fu_5149_p2.\n",
      "DSP Report: operator mul_ln1118_471_fu_5149_p2 is absorbed into DSP mul_ln1118_471_fu_5149_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_239_fu_5119_p2, operation Mode is: A2*(B:0x4e).\n",
      "DSP Report: register mul_ln1118_239_fu_5119_p2 is absorbed into DSP mul_ln1118_239_fu_5119_p2.\n",
      "DSP Report: operator mul_ln1118_239_fu_5119_p2 is absorbed into DSP mul_ln1118_239_fu_5119_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_243_fu_7363_p2, operation Mode is: A2*(B:0x67).\n",
      "DSP Report: register mul_ln1118_244_fu_6267_p2 is absorbed into DSP mul_ln1118_243_fu_7363_p2.\n",
      "DSP Report: operator mul_ln1118_243_fu_7363_p2 is absorbed into DSP mul_ln1118_243_fu_7363_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_234_fu_5066_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_234_fu_5066_p2 is absorbed into DSP mul_ln1118_234_fu_5066_p2.\n",
      "DSP Report: operator mul_ln1118_234_fu_5066_p2 is absorbed into DSP mul_ln1118_234_fu_5066_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_236_fu_4142_p2, operation Mode is: A2*(B:0x29).\n",
      "DSP Report: register mul_ln1118_236_fu_4142_p2 is absorbed into DSP mul_ln1118_236_fu_4142_p2.\n",
      "DSP Report: operator mul_ln1118_236_fu_4142_p2 is absorbed into DSP mul_ln1118_236_fu_4142_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_342_fu_6345_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_341_fu_7259_p2 is absorbed into DSP mul_ln1118_342_fu_6345_p2.\n",
      "DSP Report: operator mul_ln1118_342_fu_6345_p2 is absorbed into DSP mul_ln1118_342_fu_6345_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_344_fu_4648_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register mul_ln1118_344_fu_4648_p2 is absorbed into DSP mul_ln1118_344_fu_4648_p2.\n",
      "DSP Report: operator mul_ln1118_344_fu_4648_p2 is absorbed into DSP mul_ln1118_344_fu_4648_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_333_fu_5029_p2, operation Mode is: A2*(B:0x36).\n",
      "DSP Report: register mul_ln1118_333_fu_5029_p2 is absorbed into DSP mul_ln1118_333_fu_5029_p2.\n",
      "DSP Report: operator mul_ln1118_333_fu_5029_p2 is absorbed into DSP mul_ln1118_333_fu_5029_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_890_fu_5263_p2, operation Mode is: A2*(B:0x3ff67).\n",
      "DSP Report: register mul_ln1118_891_fu_6571_p2 is absorbed into DSP mul_ln1118_890_fu_5263_p2.\n",
      "DSP Report: operator mul_ln1118_890_fu_5263_p2 is absorbed into DSP mul_ln1118_890_fu_5263_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_883_fu_5256_p2, operation Mode is: A2*(B:0x3ffe3).\n",
      "DSP Report: register mul_ln1118_886_fu_5259_p2 is absorbed into DSP mul_ln1118_883_fu_5256_p2.\n",
      "DSP Report: operator mul_ln1118_883_fu_5256_p2 is absorbed into DSP mul_ln1118_883_fu_5256_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_874_fu_6554_p2, operation Mode is: A2*(B:0x3ffd6).\n",
      "DSP Report: register mul_ln1118_876_fu_3942_p2 is absorbed into DSP mul_ln1118_874_fu_6554_p2.\n",
      "DSP Report: operator mul_ln1118_874_fu_6554_p2 is absorbed into DSP mul_ln1118_874_fu_6554_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_878_fu_5251_p2, operation Mode is: A2*(B:0x3ffc5).\n",
      "DSP Report: register mul_ln1118_880_fu_3946_p2 is absorbed into DSP mul_ln1118_878_fu_5251_p2.\n",
      "DSP Report: operator mul_ln1118_878_fu_5251_p2 is absorbed into DSP mul_ln1118_878_fu_5251_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_340_fu_4644_p2, operation Mode is: A2*(B:0x43).\n",
      "DSP Report: register mul_ln1118_341_fu_7259_p2 is absorbed into DSP mul_ln1118_340_fu_4644_p2.\n",
      "DSP Report: operator mul_ln1118_340_fu_4644_p2 is absorbed into DSP mul_ln1118_340_fu_4644_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_334_fu_6337_p2, operation Mode is: A2*(B:0x76).\n",
      "DSP Report: register mul_ln1118_334_fu_6337_p2 is absorbed into DSP mul_ln1118_334_fu_6337_p2.\n",
      "DSP Report: operator mul_ln1118_334_fu_6337_p2 is absorbed into DSP mul_ln1118_334_fu_6337_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_248_fu_7243_p2, operation Mode is: A2*(B:0x77).\n",
      "DSP Report: register mul_ln1118_249_fu_7415_p2 is absorbed into DSP mul_ln1118_248_fu_7243_p2.\n",
      "DSP Report: operator mul_ln1118_248_fu_7243_p2 is absorbed into DSP mul_ln1118_248_fu_7243_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_327_fu_6330_p2, operation Mode is: A2*(B:0x5e).\n",
      "DSP Report: register mul_ln1118_327_fu_6330_p2 is absorbed into DSP mul_ln1118_327_fu_6330_p2.\n",
      "DSP Report: operator mul_ln1118_327_fu_6330_p2 is absorbed into DSP mul_ln1118_327_fu_6330_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_330_fu_5157_p2, operation Mode is: A2*(B:0x9f).\n",
      "DSP Report: register mul_ln1118_333_fu_5029_p2 is absorbed into DSP mul_ln1118_330_fu_5157_p2.\n",
      "DSP Report: operator mul_ln1118_330_fu_5157_p2 is absorbed into DSP mul_ln1118_330_fu_5157_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_439_fu_6482_p2, operation Mode is: A2*(B:0x25).\n",
      "DSP Report: register mul_ln1118_439_fu_6482_p2 is absorbed into DSP mul_ln1118_439_fu_6482_p2.\n",
      "DSP Report: operator mul_ln1118_439_fu_6482_p2 is absorbed into DSP mul_ln1118_439_fu_6482_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_321_fu_6324_p2, operation Mode is: A2*(B:0x4e).\n",
      "DSP Report: register mul_ln1118_321_fu_6324_p2 is absorbed into DSP mul_ln1118_321_fu_6324_p2.\n",
      "DSP Report: operator mul_ln1118_321_fu_6324_p2 is absorbed into DSP mul_ln1118_321_fu_6324_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_325_fu_6328_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_325_fu_6328_p2 is absorbed into DSP mul_ln1118_325_fu_6328_p2.\n",
      "DSP Report: operator mul_ln1118_325_fu_6328_p2 is absorbed into DSP mul_ln1118_325_fu_6328_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_304_fu_5000_p2, operation Mode is: A2*(B:0x5f).\n",
      "DSP Report: register mul_ln1118_303_fu_6306_p2 is absorbed into DSP mul_ln1118_304_fu_5000_p2.\n",
      "DSP Report: operator mul_ln1118_304_fu_5000_p2 is absorbed into DSP mul_ln1118_304_fu_5000_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_307_fu_6310_p2, operation Mode is: A2*(B:0x5c).\n",
      "DSP Report: register mul_ln1118_306_fu_6309_p2 is absorbed into DSP mul_ln1118_307_fu_6310_p2.\n",
      "DSP Report: operator mul_ln1118_307_fu_6310_p2 is absorbed into DSP mul_ln1118_307_fu_6310_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_312_fu_5008_p2, operation Mode is: A2*(B:0x5c).\n",
      "DSP Report: register mul_ln1118_315_fu_7625_p2 is absorbed into DSP mul_ln1118_312_fu_5008_p2.\n",
      "DSP Report: operator mul_ln1118_312_fu_5008_p2 is absorbed into DSP mul_ln1118_312_fu_5008_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_316_fu_6319_p2, operation Mode is: A2*(B:0x55).\n",
      "DSP Report: register mul_ln1118_319_fu_7629_p2 is absorbed into DSP mul_ln1118_316_fu_6319_p2.\n",
      "DSP Report: operator mul_ln1118_316_fu_6319_p2 is absorbed into DSP mul_ln1118_316_fu_6319_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_309_fu_5005_p2, operation Mode is: A2*(B:0x51).\n",
      "DSP Report: register mul_ln1118_310_fu_5006_p2 is absorbed into DSP mul_ln1118_309_fu_5005_p2.\n",
      "DSP Report: operator mul_ln1118_309_fu_5005_p2 is absorbed into DSP mul_ln1118_309_fu_5005_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_338_fu_6341_p2, operation Mode is: A2*(B:0x1d).\n",
      "DSP Report: register mul_ln1118_338_fu_6341_p2 is absorbed into DSP mul_ln1118_338_fu_6341_p2.\n",
      "DSP Report: operator mul_ln1118_338_fu_6341_p2 is absorbed into DSP mul_ln1118_338_fu_6341_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_331_fu_7641_p2, operation Mode is: A2*(B:0x73).\n",
      "DSP Report: register mul_ln1118_333_fu_5029_p2 is absorbed into DSP mul_ln1118_331_fu_7641_p2.\n",
      "DSP Report: operator mul_ln1118_331_fu_7641_p2 is absorbed into DSP mul_ln1118_331_fu_7641_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_335_fu_5031_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_334_fu_6337_p2 is absorbed into DSP mul_ln1118_335_fu_5031_p2.\n",
      "DSP Report: operator mul_ln1118_335_fu_5031_p2 is absorbed into DSP mul_ln1118_335_fu_5031_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_328_fu_6331_p2, operation Mode is: A2*(B:0x85).\n",
      "DSP Report: register mul_ln1118_327_fu_6330_p2 is absorbed into DSP mul_ln1118_328_fu_6331_p2.\n",
      "DSP Report: operator mul_ln1118_328_fu_6331_p2 is absorbed into DSP mul_ln1118_328_fu_6331_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_297_fu_7607_p2, operation Mode is: A2*(B:0x27).\n",
      "DSP Report: register mul_ln1118_297_fu_7607_p2 is absorbed into DSP mul_ln1118_297_fu_7607_p2.\n",
      "DSP Report: operator mul_ln1118_297_fu_7607_p2 is absorbed into DSP mul_ln1118_297_fu_7607_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_299_fu_4995_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_299_fu_4995_p2 is absorbed into DSP mul_ln1118_299_fu_4995_p2.\n",
      "DSP Report: operator mul_ln1118_299_fu_4995_p2 is absorbed into DSP mul_ln1118_299_fu_4995_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_303_fu_6306_p2, operation Mode is: A2*(B:0x4c).\n",
      "DSP Report: register mul_ln1118_303_fu_6306_p2 is absorbed into DSP mul_ln1118_303_fu_6306_p2.\n",
      "DSP Report: operator mul_ln1118_303_fu_6306_p2 is absorbed into DSP mul_ln1118_303_fu_6306_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_306_fu_6309_p2, operation Mode is: A2*(B:0x35).\n",
      "DSP Report: register mul_ln1118_306_fu_6309_p2 is absorbed into DSP mul_ln1118_306_fu_6309_p2.\n",
      "DSP Report: operator mul_ln1118_306_fu_6309_p2 is absorbed into DSP mul_ln1118_306_fu_6309_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_301_fu_4605_p2, operation Mode is: A2*(B:0x37).\n",
      "DSP Report: register mul_ln1118_301_fu_4605_p2 is absorbed into DSP mul_ln1118_301_fu_4605_p2.\n",
      "DSP Report: operator mul_ln1118_301_fu_4605_p2 is absorbed into DSP mul_ln1118_301_fu_4605_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_433_fu_5561_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_434_fu_4255_p2 is absorbed into DSP mul_ln1118_433_fu_5561_p2.\n",
      "DSP Report: operator mul_ln1118_433_fu_5561_p2 is absorbed into DSP mul_ln1118_433_fu_5561_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_425_fu_4246_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_424_fu_4245_p2 is absorbed into DSP mul_ln1118_425_fu_4246_p2.\n",
      "DSP Report: operator mul_ln1118_425_fu_4246_p2 is absorbed into DSP mul_ln1118_425_fu_4246_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_903_fu_6583_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_905_fu_6585_p2 is absorbed into DSP mul_ln1118_903_fu_6583_p2.\n",
      "DSP Report: operator mul_ln1118_903_fu_6583_p2 is absorbed into DSP mul_ln1118_903_fu_6583_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_898_fu_6578_p2, operation Mode is: A2*(B:0x3ffc3).\n",
      "DSP Report: register mul_ln1118_901_fu_6581_p2 is absorbed into DSP mul_ln1118_898_fu_6578_p2.\n",
      "DSP Report: operator mul_ln1118_898_fu_6578_p2 is absorbed into DSP mul_ln1118_898_fu_6578_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_246_fu_6438_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_244_fu_6267_p2 is absorbed into DSP mul_ln1118_246_fu_6438_p2.\n",
      "DSP Report: operator mul_ln1118_246_fu_6438_p2 is absorbed into DSP mul_ln1118_246_fu_6438_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_241_fu_5290_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_239_fu_5119_p2 is absorbed into DSP mul_ln1118_241_fu_5290_p2.\n",
      "DSP Report: operator mul_ln1118_241_fu_5290_p2 is absorbed into DSP mul_ln1118_241_fu_5290_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_432_fu_5560_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_429_fu_5557_p2 is absorbed into DSP mul_ln1118_432_fu_5560_p2.\n",
      "DSP Report: operator mul_ln1118_432_fu_5560_p2 is absorbed into DSP mul_ln1118_432_fu_5560_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_436_fu_4257_p2, operation Mode is: A2*(B:0x25).\n",
      "DSP Report: register mul_ln1118_434_fu_4255_p2 is absorbed into DSP mul_ln1118_436_fu_4257_p2.\n",
      "DSP Report: operator mul_ln1118_436_fu_4257_p2 is absorbed into DSP mul_ln1118_436_fu_4257_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_428_fu_6863_p2, operation Mode is: A2*(B:0x4c).\n",
      "DSP Report: register mul_ln1118_424_fu_4245_p2 is absorbed into DSP mul_ln1118_428_fu_6863_p2.\n",
      "DSP Report: operator mul_ln1118_428_fu_6863_p2 is absorbed into DSP mul_ln1118_428_fu_6863_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_470_fu_5611_p2, operation Mode is: A2*(B:0x5f).\n",
      "DSP Report: register mul_ln1118_469_fu_3883_p2 is absorbed into DSP mul_ln1118_470_fu_5611_p2.\n",
      "DSP Report: operator mul_ln1118_470_fu_5611_p2 is absorbed into DSP mul_ln1118_470_fu_5611_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_473_fu_7683_p2, operation Mode is: A2*(B:0x3a).\n",
      "DSP Report: register mul_ln1118_471_fu_5149_p2 is absorbed into DSP mul_ln1118_473_fu_7683_p2.\n",
      "DSP Report: operator mul_ln1118_473_fu_7683_p2 is absorbed into DSP mul_ln1118_473_fu_7683_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_427_fu_6862_p2, operation Mode is: A2*(B:0x69).\n",
      "DSP Report: register mul_ln1118_424_fu_4245_p2 is absorbed into DSP mul_ln1118_427_fu_6862_p2.\n",
      "DSP Report: operator mul_ln1118_427_fu_6862_p2 is absorbed into DSP mul_ln1118_427_fu_6862_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_431_fu_5559_p2, operation Mode is: A2*(B:0x4e).\n",
      "DSP Report: register mul_ln1118_429_fu_5557_p2 is absorbed into DSP mul_ln1118_431_fu_5559_p2.\n",
      "DSP Report: operator mul_ln1118_431_fu_5559_p2 is absorbed into DSP mul_ln1118_431_fu_5559_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_438_fu_5566_p2, operation Mode is: A2*(B:0x5d).\n",
      "DSP Report: register mul_ln1118_439_fu_6482_p2 is absorbed into DSP mul_ln1118_438_fu_5566_p2.\n",
      "DSP Report: operator mul_ln1118_438_fu_5566_p2 is absorbed into DSP mul_ln1118_438_fu_5566_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_442_fu_6877_p2, operation Mode is: A2*(B:0xa7).\n",
      "DSP Report: register mul_ln1118_440_fu_5568_p2 is absorbed into DSP mul_ln1118_442_fu_6877_p2.\n",
      "DSP Report: operator mul_ln1118_442_fu_6877_p2 is absorbed into DSP mul_ln1118_442_fu_6877_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_435_fu_6870_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_434_fu_4255_p2 is absorbed into DSP mul_ln1118_435_fu_6870_p2.\n",
      "DSP Report: operator mul_ln1118_435_fu_6870_p2 is absorbed into DSP mul_ln1118_435_fu_6870_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_308_fu_5004_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_310_fu_5006_p2 is absorbed into DSP mul_ln1118_308_fu_5004_p2.\n",
      "DSP Report: operator mul_ln1118_308_fu_5004_p2 is absorbed into DSP mul_ln1118_308_fu_5004_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_311_fu_6314_p2, operation Mode is: A2*(B:0x2c).\n",
      "DSP Report: register mul_ln1118_315_fu_7625_p2 is absorbed into DSP mul_ln1118_311_fu_6314_p2.\n",
      "DSP Report: operator mul_ln1118_311_fu_6314_p2 is absorbed into DSP mul_ln1118_311_fu_6314_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_320_fu_6323_p2, operation Mode is: A2*(B:0x35).\n",
      "DSP Report: register mul_ln1118_321_fu_6324_p2 is absorbed into DSP mul_ln1118_320_fu_6323_p2.\n",
      "DSP Report: operator mul_ln1118_320_fu_6323_p2 is absorbed into DSP mul_ln1118_320_fu_6323_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_324_fu_6327_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_325_fu_6328_p2 is absorbed into DSP mul_ln1118_324_fu_6327_p2.\n",
      "DSP Report: operator mul_ln1118_324_fu_6327_p2 is absorbed into DSP mul_ln1118_324_fu_6327_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_329_fu_5025_p2, operation Mode is: A2*(B:0x6b).\n",
      "DSP Report: register mul_ln1118_327_fu_6330_p2 is absorbed into DSP mul_ln1118_329_fu_5025_p2.\n",
      "DSP Report: operator mul_ln1118_329_fu_5025_p2 is absorbed into DSP mul_ln1118_329_fu_5025_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_314_fu_6317_p2, operation Mode is: A2*(B:0x4c).\n",
      "DSP Report: register mul_ln1118_315_fu_7625_p2 is absorbed into DSP mul_ln1118_314_fu_6317_p2.\n",
      "DSP Report: operator mul_ln1118_314_fu_6317_p2 is absorbed into DSP mul_ln1118_314_fu_6317_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_318_fu_6321_p2, operation Mode is: A2*(B:0x57).\n",
      "DSP Report: register mul_ln1118_319_fu_7629_p2 is absorbed into DSP mul_ln1118_318_fu_6321_p2.\n",
      "DSP Report: operator mul_ln1118_318_fu_6321_p2 is absorbed into DSP mul_ln1118_318_fu_6321_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_323_fu_6326_p2, operation Mode is: A2*(B:0x53).\n",
      "DSP Report: register mul_ln1118_321_fu_6324_p2 is absorbed into DSP mul_ln1118_323_fu_6326_p2.\n",
      "DSP Report: operator mul_ln1118_323_fu_6326_p2 is absorbed into DSP mul_ln1118_323_fu_6326_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_305_fu_5001_p2, operation Mode is: A2*(B:0x2e).\n",
      "DSP Report: register mul_ln1118_303_fu_6306_p2 is absorbed into DSP mul_ln1118_305_fu_5001_p2.\n",
      "DSP Report: operator mul_ln1118_305_fu_5001_p2 is absorbed into DSP mul_ln1118_305_fu_5001_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_300_fu_4996_p2, operation Mode is: A2*(B:0x2e).\n",
      "DSP Report: register mul_ln1118_299_fu_4995_p2 is absorbed into DSP mul_ln1118_300_fu_4996_p2.\n",
      "DSP Report: operator mul_ln1118_300_fu_4996_p2 is absorbed into DSP mul_ln1118_300_fu_4996_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_302_fu_7612_p2, operation Mode is: A2*(B:0x2c).\n",
      "DSP Report: register mul_ln1118_301_fu_4605_p2 is absorbed into DSP mul_ln1118_302_fu_7612_p2.\n",
      "DSP Report: operator mul_ln1118_302_fu_7612_p2 is absorbed into DSP mul_ln1118_302_fu_7612_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_332_fu_6335_p2, operation Mode is: A2*(B:0x8a).\n",
      "DSP Report: register mul_ln1118_333_fu_5029_p2 is absorbed into DSP mul_ln1118_332_fu_6335_p2.\n",
      "DSP Report: operator mul_ln1118_332_fu_6335_p2 is absorbed into DSP mul_ln1118_332_fu_6335_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_343_fu_5039_p2, operation Mode is: A2*(B:0x53).\n",
      "DSP Report: register mul_ln1118_344_fu_4648_p2 is absorbed into DSP mul_ln1118_343_fu_5039_p2.\n",
      "DSP Report: operator mul_ln1118_343_fu_5039_p2 is absorbed into DSP mul_ln1118_343_fu_5039_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_339_fu_6342_p2, operation Mode is: A2*(B:0x3d).\n",
      "DSP Report: register mul_ln1118_338_fu_6341_p2 is absorbed into DSP mul_ln1118_339_fu_6342_p2.\n",
      "DSP Report: operator mul_ln1118_339_fu_6342_p2 is absorbed into DSP mul_ln1118_339_fu_6342_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_337_fu_5033_p2, operation Mode is: A2*(B:0x6a).\n",
      "DSP Report: register mul_ln1118_334_fu_6337_p2 is absorbed into DSP mul_ln1118_337_fu_5033_p2.\n",
      "DSP Report: operator mul_ln1118_337_fu_5033_p2 is absorbed into DSP mul_ln1118_337_fu_5033_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_242_fu_6557_p2, operation Mode is: A2*(B:0x47).\n",
      "DSP Report: register mul_ln1118_244_fu_6267_p2 is absorbed into DSP mul_ln1118_242_fu_6557_p2.\n",
      "DSP Report: operator mul_ln1118_242_fu_6557_p2 is absorbed into DSP mul_ln1118_242_fu_6557_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_247_fu_5515_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_249_fu_7415_p2 is absorbed into DSP mul_ln1118_247_fu_5515_p2.\n",
      "DSP Report: operator mul_ln1118_247_fu_5515_p2 is absorbed into DSP mul_ln1118_247_fu_5515_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_245_fu_6900_p2, operation Mode is: A2*(B:0x3d).\n",
      "DSP Report: register mul_ln1118_244_fu_6267_p2 is absorbed into DSP mul_ln1118_245_fu_6900_p2.\n",
      "DSP Report: operator mul_ln1118_245_fu_6900_p2 is absorbed into DSP mul_ln1118_245_fu_6900_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_250_fu_6953_p2, operation Mode is: A2*(B:0x75).\n",
      "DSP Report: register mul_ln1118_249_fu_7415_p2 is absorbed into DSP mul_ln1118_250_fu_6953_p2.\n",
      "DSP Report: operator mul_ln1118_250_fu_6953_p2 is absorbed into DSP mul_ln1118_250_fu_6953_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_235_fu_6967_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_234_fu_5066_p2 is absorbed into DSP mul_ln1118_235_fu_6967_p2.\n",
      "DSP Report: operator mul_ln1118_235_fu_6967_p2 is absorbed into DSP mul_ln1118_235_fu_6967_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_237_fu_5409_p2, operation Mode is: A2*(B:0x36).\n",
      "DSP Report: register mul_ln1118_236_fu_4142_p2 is absorbed into DSP mul_ln1118_237_fu_5409_p2.\n",
      "DSP Report: operator mul_ln1118_237_fu_5409_p2 is absorbed into DSP mul_ln1118_237_fu_5409_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_240_fu_5752_p2, operation Mode is: A2*(B:0x5f).\n",
      "DSP Report: register mul_ln1118_239_fu_5119_p2 is absorbed into DSP mul_ln1118_240_fu_5752_p2.\n",
      "DSP Report: operator mul_ln1118_240_fu_5752_p2 is absorbed into DSP mul_ln1118_240_fu_5752_p2.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DSP Report: Generating DSP mul_ln1118_496_fu_6336_p2, operation Mode is: A2*(B:0x83).\n",
      "DSP Report: register mul_ln1118_496_fu_6336_p2 is absorbed into DSP mul_ln1118_496_fu_6336_p2.\n",
      "DSP Report: operator mul_ln1118_496_fu_6336_p2 is absorbed into DSP mul_ln1118_496_fu_6336_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_493_fu_7722_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_496_fu_6336_p2 is absorbed into DSP mul_ln1118_493_fu_7722_p2.\n",
      "DSP Report: operator mul_ln1118_493_fu_7722_p2 is absorbed into DSP mul_ln1118_493_fu_7722_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_488_fu_4211_p2, operation Mode is: A2*(B:0x32).\n",
      "DSP Report: register mul_ln1118_488_fu_4211_p2 is absorbed into DSP mul_ln1118_488_fu_4211_p2.\n",
      "DSP Report: operator mul_ln1118_488_fu_4211_p2 is absorbed into DSP mul_ln1118_488_fu_4211_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_482_fu_5254_p2, operation Mode is: A2*(B:0x8c).\n",
      "DSP Report: register mul_ln1118_482_fu_5254_p2 is absorbed into DSP mul_ln1118_482_fu_5254_p2.\n",
      "DSP Report: operator mul_ln1118_482_fu_5254_p2 is absorbed into DSP mul_ln1118_482_fu_5254_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_486_fu_5135_p2, operation Mode is: A2*(B:0x39).\n",
      "DSP Report: register mul_ln1118_486_fu_5135_p2 is absorbed into DSP mul_ln1118_486_fu_5135_p2.\n",
      "DSP Report: operator mul_ln1118_486_fu_5135_p2 is absorbed into DSP mul_ln1118_486_fu_5135_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_841_fu_6355_p2, operation Mode is: A2*(B:0x3ff0f).\n",
      "DSP Report: register mul_ln1118_842_fu_5893_p2 is absorbed into DSP mul_ln1118_841_fu_6355_p2.\n",
      "DSP Report: operator mul_ln1118_841_fu_6355_p2 is absorbed into DSP mul_ln1118_841_fu_6355_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_854_fu_4441_p2, operation Mode is: A2*(B:0x71).\n",
      "DSP Report: register mul_ln1118_855_fu_5074_p2 is absorbed into DSP mul_ln1118_854_fu_4441_p2.\n",
      "DSP Report: operator mul_ln1118_854_fu_4441_p2 is absorbed into DSP mul_ln1118_854_fu_4441_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_845_fu_5141_p2, operation Mode is: A2*(B:0x3ff9c).\n",
      "DSP Report: register mul_ln1118_845_fu_5141_p2 is absorbed into DSP mul_ln1118_845_fu_5141_p2.\n",
      "DSP Report: operator mul_ln1118_845_fu_5141_p2 is absorbed into DSP mul_ln1118_845_fu_5141_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_952_fu_5539_p2, operation Mode is: A2*(B:0x49).\n",
      "DSP Report: register mul_ln1118_952_fu_5539_p2 is absorbed into DSP mul_ln1118_952_fu_5539_p2.\n",
      "DSP Report: operator mul_ln1118_952_fu_5539_p2 is absorbed into DSP mul_ln1118_952_fu_5539_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_955_fu_7611_p2, operation Mode is: A2*(B:0x69).\n",
      "DSP Report: register mul_ln1118_955_fu_7611_p2 is absorbed into DSP mul_ln1118_955_fu_7611_p2.\n",
      "DSP Report: operator mul_ln1118_955_fu_7611_p2 is absorbed into DSP mul_ln1118_955_fu_7611_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_959_fu_5302_p2, operation Mode is: A2*(B:0x94).\n",
      "DSP Report: register mul_ln1118_959_fu_5302_p2 is absorbed into DSP mul_ln1118_959_fu_5302_p2.\n",
      "DSP Report: operator mul_ln1118_959_fu_5302_p2 is absorbed into DSP mul_ln1118_959_fu_5302_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_477_fu_5835_p2, operation Mode is: A2*(B:0x5d).\n",
      "DSP Report: register mul_ln1118_477_fu_5835_p2 is absorbed into DSP mul_ln1118_477_fu_5835_p2.\n",
      "DSP Report: operator mul_ln1118_477_fu_5835_p2 is absorbed into DSP mul_ln1118_477_fu_5835_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_954_fu_4615_p2, operation Mode is: A2*(B:0x5a).\n",
      "DSP Report: register mul_ln1118_955_fu_7611_p2 is absorbed into DSP mul_ln1118_954_fu_4615_p2.\n",
      "DSP Report: operator mul_ln1118_954_fu_4615_p2 is absorbed into DSP mul_ln1118_954_fu_4615_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_951_fu_4906_p2, operation Mode is: A2*(B:0x3a).\n",
      "DSP Report: register mul_ln1118_952_fu_5539_p2 is absorbed into DSP mul_ln1118_951_fu_4906_p2.\n",
      "DSP Report: operator mul_ln1118_951_fu_4906_p2 is absorbed into DSP mul_ln1118_951_fu_4906_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_846_fu_4679_p2, operation Mode is: A2*(B:0x56).\n",
      "DSP Report: register mul_ln1118_845_fu_5141_p2 is absorbed into DSP mul_ln1118_846_fu_4679_p2.\n",
      "DSP Report: operator mul_ln1118_846_fu_4679_p2 is absorbed into DSP mul_ln1118_846_fu_4679_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_848_fu_7213_p2, operation Mode is: A2*(B:0x64).\n",
      "DSP Report: register mul_ln1118_848_fu_7213_p2 is absorbed into DSP mul_ln1118_848_fu_7213_p2.\n",
      "DSP Report: operator mul_ln1118_848_fu_7213_p2 is absorbed into DSP mul_ln1118_848_fu_7213_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_842_fu_5893_p2, operation Mode is: A2*(B:0x25).\n",
      "DSP Report: register mul_ln1118_842_fu_5893_p2 is absorbed into DSP mul_ln1118_842_fu_5893_p2.\n",
      "DSP Report: operator mul_ln1118_842_fu_5893_p2 is absorbed into DSP mul_ln1118_842_fu_5893_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_872_fu_3938_p2, operation Mode is: A2*(B:0x3ffdb).\n",
      "DSP Report: register mul_ln1118_872_fu_3938_p2 is absorbed into DSP mul_ln1118_872_fu_3938_p2.\n",
      "DSP Report: operator mul_ln1118_872_fu_3938_p2 is absorbed into DSP mul_ln1118_872_fu_3938_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_850_fu_5655_p2, operation Mode is: A2*(B:0x65).\n",
      "DSP Report: register mul_ln1118_850_fu_5655_p2 is absorbed into DSP mul_ln1118_850_fu_5655_p2.\n",
      "DSP Report: operator mul_ln1118_850_fu_5655_p2 is absorbed into DSP mul_ln1118_850_fu_5655_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_855_fu_5074_p2, operation Mode is: A2*(B:0x39).\n",
      "DSP Report: register mul_ln1118_855_fu_5074_p2 is absorbed into DSP mul_ln1118_855_fu_5074_p2.\n",
      "DSP Report: operator mul_ln1118_855_fu_5074_p2 is absorbed into DSP mul_ln1118_855_fu_5074_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_865_fu_4517_p2, operation Mode is: A2*(B:0xa2).\n",
      "DSP Report: register mul_ln1118_865_fu_4517_p2 is absorbed into DSP mul_ln1118_865_fu_4517_p2.\n",
      "DSP Report: operator mul_ln1118_865_fu_4517_p2 is absorbed into DSP mul_ln1118_865_fu_4517_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_869_fu_6374_p2, operation Mode is: A2*(B:0xba).\n",
      "DSP Report: register mul_ln1118_869_fu_6374_p2 is absorbed into DSP mul_ln1118_869_fu_6374_p2.\n",
      "DSP Report: operator mul_ln1118_869_fu_6374_p2 is absorbed into DSP mul_ln1118_869_fu_6374_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_860_fu_5761_p2, operation Mode is: A2*(B:0x94).\n",
      "DSP Report: register mul_ln1118_860_fu_5761_p2 is absorbed into DSP mul_ln1118_860_fu_5761_p2.\n",
      "DSP Report: operator mul_ln1118_860_fu_5761_p2 is absorbed into DSP mul_ln1118_860_fu_5761_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_478_fu_7102_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_477_fu_5835_p2 is absorbed into DSP mul_ln1118_478_fu_7102_p2.\n",
      "DSP Report: operator mul_ln1118_478_fu_7102_p2 is absorbed into DSP mul_ln1118_478_fu_7102_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_483_fu_6521_p2, operation Mode is: A2*(B:0x39).\n",
      "DSP Report: register mul_ln1118_482_fu_5254_p2 is absorbed into DSP mul_ln1118_483_fu_6521_p2.\n",
      "DSP Report: operator mul_ln1118_483_fu_6521_p2 is absorbed into DSP mul_ln1118_483_fu_6521_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_489_fu_5478_p2, operation Mode is: A2*(B:0x51).\n",
      "DSP Report: register mul_ln1118_488_fu_4211_p2 is absorbed into DSP mul_ln1118_489_fu_5478_p2.\n",
      "DSP Report: operator mul_ln1118_489_fu_5478_p2 is absorbed into DSP mul_ln1118_489_fu_5478_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_494_fu_6626_p2, operation Mode is: A2*(B:0x9a).\n",
      "DSP Report: register mul_ln1118_496_fu_6336_p2 is absorbed into DSP mul_ln1118_494_fu_6626_p2.\n",
      "DSP Report: operator mul_ln1118_494_fu_6626_p2 is absorbed into DSP mul_ln1118_494_fu_6626_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_481_fu_7445_p2, operation Mode is: A2*(B:0x55).\n",
      "DSP Report: register mul_ln1118_482_fu_5254_p2 is absorbed into DSP mul_ln1118_481_fu_7445_p2.\n",
      "DSP Report: operator mul_ln1118_481_fu_7445_p2 is absorbed into DSP mul_ln1118_481_fu_7445_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_485_fu_5597_p2, operation Mode is: A2*(B:0x5a).\n",
      "DSP Report: register mul_ln1118_486_fu_5135_p2 is absorbed into DSP mul_ln1118_485_fu_5597_p2.\n",
      "DSP Report: operator mul_ln1118_485_fu_5597_p2 is absorbed into DSP mul_ln1118_485_fu_5597_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_476_fu_6931_p2, operation Mode is: A2*(B:0xb4).\n",
      "DSP Report: register mul_ln1118_477_fu_5835_p2 is absorbed into DSP mul_ln1118_476_fu_6931_p2.\n",
      "DSP Report: operator mul_ln1118_476_fu_6931_p2 is absorbed into DSP mul_ln1118_476_fu_6931_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_852_fu_5365_p2, operation Mode is: A2*(B:0x4e).\n",
      "DSP Report: register mul_ln1118_850_fu_5655_p2 is absorbed into DSP mul_ln1118_852_fu_5365_p2.\n",
      "DSP Report: operator mul_ln1118_852_fu_5365_p2 is absorbed into DSP mul_ln1118_852_fu_5365_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_857_fu_6513_p2, operation Mode is: A2*(B:0x6f).\n",
      "DSP Report: register mul_ln1118_855_fu_5074_p2 is absorbed into DSP mul_ln1118_857_fu_6513_p2.\n",
      "DSP Report: operator mul_ln1118_857_fu_6513_p2 is absorbed into DSP mul_ln1118_857_fu_6513_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_849_fu_6117_p2, operation Mode is: A2*(B:0x75).\n",
      "DSP Report: register mul_ln1118_848_fu_7213_p2 is absorbed into DSP mul_ln1118_849_fu_6117_p2.\n",
      "DSP Report: operator mul_ln1118_849_fu_6117_p2 is absorbed into DSP mul_ln1118_849_fu_6117_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_843_fu_6065_p2, operation Mode is: A2*(B:0x61).\n",
      "DSP Report: register mul_ln1118_842_fu_5893_p2 is absorbed into DSP mul_ln1118_843_fu_6065_p2.\n",
      "DSP Report: operator mul_ln1118_843_fu_6065_p2 is absorbed into DSP mul_ln1118_843_fu_6065_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_847_fu_5312_p2, operation Mode is: A2*(B:0x71).\n",
      "DSP Report: register mul_ln1118_845_fu_5141_p2 is absorbed into DSP mul_ln1118_847_fu_5312_p2.\n",
      "DSP Report: operator mul_ln1118_847_fu_5312_p2 is absorbed into DSP mul_ln1118_847_fu_5312_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_851_fu_7556_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_850_fu_5655_p2 is absorbed into DSP mul_ln1118_851_fu_7556_p2.\n",
      "DSP Report: operator mul_ln1118_851_fu_7556_p2 is absorbed into DSP mul_ln1118_851_fu_7556_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_856_fu_4612_p2, operation Mode is: A2*(B:0x31).\n",
      "DSP Report: register mul_ln1118_855_fu_5074_p2 is absorbed into DSP mul_ln1118_856_fu_4612_p2.\n",
      "DSP Report: operator mul_ln1118_856_fu_4612_p2 is absorbed into DSP mul_ln1118_856_fu_4612_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_871_fu_7466_p2, operation Mode is: A2*(B:0x3ffa4).\n",
      "DSP Report: register mul_ln1118_872_fu_3938_p2 is absorbed into DSP mul_ln1118_871_fu_7466_p2.\n",
      "DSP Report: operator mul_ln1118_871_fu_7466_p2 is absorbed into DSP mul_ln1118_871_fu_7466_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_861_fu_4665_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_860_fu_5761_p2 is absorbed into DSP mul_ln1118_861_fu_4665_p2.\n",
      "DSP Report: operator mul_ln1118_861_fu_4665_p2 is absorbed into DSP mul_ln1118_861_fu_4665_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_866_fu_6278_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_865_fu_4517_p2 is absorbed into DSP mul_ln1118_866_fu_6278_p2.\n",
      "DSP Report: operator mul_ln1118_866_fu_6278_p2 is absorbed into DSP mul_ln1118_866_fu_6278_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_840_fu_5088_p2, operation Mode is: A2*(B:0x3ffc5).\n",
      "DSP Report: register mul_ln1118_842_fu_5893_p2 is absorbed into DSP mul_ln1118_840_fu_5088_p2.\n",
      "DSP Report: operator mul_ln1118_840_fu_5088_p2 is absorbed into DSP mul_ln1118_840_fu_5088_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_853_fu_4269_p2, operation Mode is: A2*(B:0x3ff67).\n",
      "DSP Report: register mul_ln1118_855_fu_5074_p2 is absorbed into DSP mul_ln1118_853_fu_4269_p2.\n",
      "DSP Report: operator mul_ln1118_853_fu_4269_p2 is absorbed into DSP mul_ln1118_853_fu_4269_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_858_fu_4956_p2, operation Mode is: A2*(B:0x3ff25).\n",
      "DSP Report: register mul_ln1118_860_fu_5761_p2 is absorbed into DSP mul_ln1118_858_fu_4956_p2.\n",
      "DSP Report: operator mul_ln1118_858_fu_4956_p2 is absorbed into DSP mul_ln1118_858_fu_4956_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_868_fu_4860_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register mul_ln1118_869_fu_6374_p2 is absorbed into DSP mul_ln1118_868_fu_4860_p2.\n",
      "DSP Report: operator mul_ln1118_868_fu_4860_p2 is absorbed into DSP mul_ln1118_868_fu_4860_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_870_fu_4719_p2, operation Mode is: A2*(B:0x91).\n",
      "DSP Report: register mul_ln1118_872_fu_3938_p2 is absorbed into DSP mul_ln1118_870_fu_4719_p2.\n",
      "DSP Report: operator mul_ln1118_870_fu_4719_p2 is absorbed into DSP mul_ln1118_870_fu_4719_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_863_fu_6565_p2, operation Mode is: A2*(B:0x3ff4d).\n",
      "DSP Report: register mul_ln1118_865_fu_4517_p2 is absorbed into DSP mul_ln1118_863_fu_6565_p2.\n",
      "DSP Report: operator mul_ln1118_863_fu_6565_p2 is absorbed into DSP mul_ln1118_863_fu_6565_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_859_fu_6684_p2, operation Mode is: A2*(B:0x83).\n",
      "DSP Report: register mul_ln1118_860_fu_5761_p2 is absorbed into DSP mul_ln1118_859_fu_6684_p2.\n",
      "DSP Report: operator mul_ln1118_859_fu_6684_p2 is absorbed into DSP mul_ln1118_859_fu_6684_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_864_fu_7696_p2, operation Mode is: A2*(B:0x4b).\n",
      "DSP Report: register mul_ln1118_865_fu_4517_p2 is absorbed into DSP mul_ln1118_864_fu_7696_p2.\n",
      "DSP Report: operator mul_ln1118_864_fu_7696_p2 is absorbed into DSP mul_ln1118_864_fu_7696_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_862_fu_5298_p2, operation Mode is: A2*(B:0x39).\n",
      "DSP Report: register mul_ln1118_860_fu_5761_p2 is absorbed into DSP mul_ln1118_862_fu_5298_p2.\n",
      "DSP Report: operator mul_ln1118_862_fu_5298_p2 is absorbed into DSP mul_ln1118_862_fu_5298_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_867_fu_5569_p2, operation Mode is: A2*(B:0x3ffd1).\n",
      "DSP Report: register mul_ln1118_865_fu_4517_p2 is absorbed into DSP mul_ln1118_867_fu_5569_p2.\n",
      "DSP Report: operator mul_ln1118_867_fu_5569_p2 is absorbed into DSP mul_ln1118_867_fu_5569_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_953_fu_7613_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_955_fu_7611_p2 is absorbed into DSP mul_ln1118_953_fu_7613_p2.\n",
      "DSP Report: operator mul_ln1118_953_fu_7613_p2 is absorbed into DSP mul_ln1118_953_fu_7613_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_958_fu_6859_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register mul_ln1118_959_fu_5302_p2 is absorbed into DSP mul_ln1118_958_fu_6859_p2.\n",
      "DSP Report: operator mul_ln1118_958_fu_6859_p2 is absorbed into DSP mul_ln1118_958_fu_6859_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_490_fu_5016_p2, operation Mode is: A2*(B:0x7b).\n",
      "DSP Report: register mul_ln1118_488_fu_4211_p2 is absorbed into DSP mul_ln1118_490_fu_5016_p2.\n",
      "DSP Report: operator mul_ln1118_490_fu_5016_p2 is absorbed into DSP mul_ln1118_490_fu_5016_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_495_fu_3974_p2, operation Mode is: A2*(B:0x94).\n",
      "DSP Report: register mul_ln1118_496_fu_6336_p2 is absorbed into DSP mul_ln1118_495_fu_3974_p2.\n",
      "DSP Report: operator mul_ln1118_495_fu_3974_p2 is absorbed into DSP mul_ln1118_495_fu_3974_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_479_fu_6640_p2, operation Mode is: A2*(B:0x8a).\n",
      "DSP Report: register mul_ln1118_477_fu_5835_p2 is absorbed into DSP mul_ln1118_479_fu_6640_p2.\n",
      "DSP Report: operator mul_ln1118_479_fu_6640_p2 is absorbed into DSP mul_ln1118_479_fu_6640_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_487_fu_4673_p2, operation Mode is: A2*(B:0xd7).\n",
      "DSP Report: register mul_ln1118_486_fu_5135_p2 is absorbed into DSP mul_ln1118_487_fu_4673_p2.\n",
      "DSP Report: operator mul_ln1118_487_fu_4673_p2 is absorbed into DSP mul_ln1118_487_fu_4673_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_484_fu_4964_p2, operation Mode is: A2*(B:0x76).\n",
      "DSP Report: register mul_ln1118_482_fu_5254_p2 is absorbed into DSP mul_ln1118_484_fu_4964_p2.\n",
      "DSP Report: operator mul_ln1118_484_fu_4964_p2 is absorbed into DSP mul_ln1118_484_fu_4964_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_480_fu_3988_p2, operation Mode is: A2*(B:0x39).\n",
      "DSP Report: register mul_ln1118_477_fu_5835_p2 is absorbed into DSP mul_ln1118_480_fu_3988_p2.\n",
      "DSP Report: operator mul_ln1118_480_fu_3988_p2 is absorbed into DSP mul_ln1118_480_fu_3988_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_491_fu_4727_p2, operation Mode is: A2*(B:0x68).\n",
      "DSP Report: register mul_ln1118_488_fu_4211_p2 is absorbed into DSP mul_ln1118_491_fu_4727_p2.\n",
      "DSP Report: operator mul_ln1118_491_fu_4727_p2 is absorbed into DSP mul_ln1118_491_fu_4727_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_950_fu_4734_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_952_fu_5539_p2 is absorbed into DSP mul_ln1118_950_fu_4734_p2.\n",
      "DSP Report: operator mul_ln1118_950_fu_4734_p2 is absorbed into DSP mul_ln1118_950_fu_4734_p2.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DSP Report: Generating DSP mul_ln1118_984_fu_6357_p2, operation Mode is: A2*(B:0x23).\n",
      "DSP Report: register mul_ln1118_984_fu_6357_p2 is absorbed into DSP mul_ln1118_984_fu_6357_p2.\n",
      "DSP Report: operator mul_ln1118_984_fu_6357_p2 is absorbed into DSP mul_ln1118_984_fu_6357_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1514_fu_4680_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register mul_ln1118_1514_fu_4680_p2 is absorbed into DSP mul_ln1118_1514_fu_4680_p2.\n",
      "DSP Report: operator mul_ln1118_1514_fu_4680_p2 is absorbed into DSP mul_ln1118_1514_fu_4680_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_373_fu_6414_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_373_fu_6414_p2 is absorbed into DSP mul_ln1118_373_fu_6414_p2.\n",
      "DSP Report: operator mul_ln1118_373_fu_6414_p2 is absorbed into DSP mul_ln1118_373_fu_6414_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_897_fu_3963_p2, operation Mode is: A2*(B:0x3ff6b).\n",
      "DSP Report: register mul_ln1118_897_fu_3963_p2 is absorbed into DSP mul_ln1118_897_fu_3963_p2.\n",
      "DSP Report: operator mul_ln1118_897_fu_3963_p2 is absorbed into DSP mul_ln1118_897_fu_3963_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_873_fu_3939_p2, operation Mode is: A2*(B:0xdd).\n",
      "DSP Report: register mul_ln1118_873_fu_3939_p2 is absorbed into DSP mul_ln1118_873_fu_3939_p2.\n",
      "DSP Report: operator mul_ln1118_873_fu_3939_p2 is absorbed into DSP mul_ln1118_873_fu_3939_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1489_fu_4232_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_1489_fu_4232_p2 is absorbed into DSP mul_ln1118_1489_fu_4232_p2.\n",
      "DSP Report: operator mul_ln1118_1489_fu_4232_p2 is absorbed into DSP mul_ln1118_1489_fu_4232_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_541_fu_5709_p2, operation Mode is: A2*(B:0x27).\n",
      "DSP Report: register mul_ln1118_541_fu_5709_p2 is absorbed into DSP mul_ln1118_541_fu_5709_p2.\n",
      "DSP Report: operator mul_ln1118_541_fu_5709_p2 is absorbed into DSP mul_ln1118_541_fu_5709_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1781_fu_4101_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_1781_fu_4101_p2 is absorbed into DSP mul_ln1118_1781_fu_4101_p2.\n",
      "DSP Report: operator mul_ln1118_1781_fu_4101_p2 is absorbed into DSP mul_ln1118_1781_fu_4101_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1616_fu_7013_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_1616_fu_7013_p2 is absorbed into DSP mul_ln1118_1616_fu_7013_p2.\n",
      "DSP Report: operator mul_ln1118_1616_fu_7013_p2 is absorbed into DSP mul_ln1118_1616_fu_7013_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1734_fu_4557_p2, operation Mode is: A2*(B:0x3ffe9).\n",
      "DSP Report: register mul_ln1118_1734_fu_4557_p2 is absorbed into DSP mul_ln1118_1734_fu_4557_p2.\n",
      "DSP Report: operator mul_ln1118_1734_fu_4557_p2 is absorbed into DSP mul_ln1118_1734_fu_4557_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_368_fu_4632_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_368_fu_4632_p2 is absorbed into DSP mul_ln1118_368_fu_4632_p2.\n",
      "DSP Report: operator mul_ln1118_368_fu_4632_p2 is absorbed into DSP mul_ln1118_368_fu_4632_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_887_fu_6567_p2, operation Mode is: A2*(B:0x4f).\n",
      "DSP Report: register mul_ln1118_887_fu_6567_p2 is absorbed into DSP mul_ln1118_887_fu_6567_p2.\n",
      "DSP Report: operator mul_ln1118_887_fu_6567_p2 is absorbed into DSP mul_ln1118_887_fu_6567_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_528_fu_5696_p2, operation Mode is: A2*(B:0x3ffd4).\n",
      "DSP Report: register mul_ln1118_528_fu_5696_p2 is absorbed into DSP mul_ln1118_528_fu_5696_p2.\n",
      "DSP Report: operator mul_ln1118_528_fu_5696_p2 is absorbed into DSP mul_ln1118_528_fu_5696_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1455_fu_7727_p2, operation Mode is: A2*(B:0x3ff92).\n",
      "DSP Report: register mul_ln1118_1455_fu_7727_p2 is absorbed into DSP mul_ln1118_1455_fu_7727_p2.\n",
      "DSP Report: operator mul_ln1118_1455_fu_7727_p2 is absorbed into DSP mul_ln1118_1455_fu_7727_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_957_fu_6687_p2, operation Mode is: A2*(B:0x2d).\n",
      "DSP Report: register mul_ln1118_957_fu_6687_p2 is absorbed into DSP mul_ln1118_957_fu_6687_p2.\n",
      "DSP Report: operator mul_ln1118_957_fu_6687_p2 is absorbed into DSP mul_ln1118_957_fu_6687_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_336_fu_7646_p2, operation Mode is: A2*(B:0x47).\n",
      "DSP Report: register mul_ln1118_336_fu_7646_p2 is absorbed into DSP mul_ln1118_336_fu_7646_p2.\n",
      "DSP Report: operator mul_ln1118_336_fu_7646_p2 is absorbed into DSP mul_ln1118_336_fu_7646_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_812_fu_7650_p2, operation Mode is: A2*(B:0x4c).\n",
      "DSP Report: register mul_ln1118_812_fu_7650_p2 is absorbed into DSP mul_ln1118_812_fu_7650_p2.\n",
      "DSP Report: operator mul_ln1118_812_fu_7650_p2 is absorbed into DSP mul_ln1118_812_fu_7650_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_806_fu_7753_p2, operation Mode is: A2*(B:0x59).\n",
      "DSP Report: register mul_ln1118_806_fu_7753_p2 is absorbed into DSP mul_ln1118_806_fu_7753_p2.\n",
      "DSP Report: operator mul_ln1118_806_fu_7753_p2 is absorbed into DSP mul_ln1118_806_fu_7753_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1784_fu_4444_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_1784_fu_4444_p2 is absorbed into DSP mul_ln1118_1784_fu_4444_p2.\n",
      "DSP Report: operator mul_ln1118_1784_fu_4444_p2 is absorbed into DSP mul_ln1118_1784_fu_4444_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1082_fu_5224_p2, operation Mode is: A2*(B:0x3ffa4).\n",
      "DSP Report: register mul_ln1118_1082_fu_5224_p2 is absorbed into DSP mul_ln1118_1082_fu_5224_p2.\n",
      "DSP Report: operator mul_ln1118_1082_fu_5224_p2 is absorbed into DSP mul_ln1118_1082_fu_5224_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1192_fu_5965_p2, operation Mode is: A2*(B:0x3ffa7).\n",
      "DSP Report: register mul_ln1118_1192_fu_5965_p2 is absorbed into DSP mul_ln1118_1192_fu_5965_p2.\n",
      "DSP Report: operator mul_ln1118_1192_fu_5965_p2 is absorbed into DSP mul_ln1118_1192_fu_5965_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1194_fu_6770_p2, operation Mode is: A2*(B:0x3ff94).\n",
      "DSP Report: register mul_ln1118_1194_fu_6770_p2 is absorbed into DSP mul_ln1118_1194_fu_6770_p2.\n",
      "DSP Report: operator mul_ln1118_1194_fu_6770_p2 is absorbed into DSP mul_ln1118_1194_fu_6770_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1503_fu_6860_p2, operation Mode is: A2*(B:0x54).\n",
      "DSP Report: register mul_ln1118_1503_fu_6860_p2 is absorbed into DSP mul_ln1118_1503_fu_6860_p2.\n",
      "DSP Report: operator mul_ln1118_1503_fu_6860_p2 is absorbed into DSP mul_ln1118_1503_fu_6860_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_366_fu_4922_p2, operation Mode is: A2*(B:0x85).\n",
      "DSP Report: register mul_ln1118_366_fu_4922_p2 is absorbed into DSP mul_ln1118_366_fu_4922_p2.\n",
      "DSP Report: operator mul_ln1118_366_fu_4922_p2 is absorbed into DSP mul_ln1118_366_fu_4922_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_255_fu_7640_p2, operation Mode is: A2*(B:0x5e).\n",
      "DSP Report: register mul_ln1118_255_fu_7640_p2 is absorbed into DSP mul_ln1118_255_fu_7640_p2.\n",
      "DSP Report: operator mul_ln1118_255_fu_7640_p2 is absorbed into DSP mul_ln1118_255_fu_7640_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1508_fu_3994_p2, operation Mode is: A2*(B:0x23).\n",
      "DSP Report: register mul_ln1118_1508_fu_3994_p2 is absorbed into DSP mul_ln1118_1508_fu_3994_p2.\n",
      "DSP Report: operator mul_ln1118_1508_fu_3994_p2 is absorbed into DSP mul_ln1118_1508_fu_3994_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_616_fu_5915_p2, operation Mode is: A2*(B:0x3ff2c).\n",
      "DSP Report: register mul_ln1118_616_fu_5915_p2 is absorbed into DSP mul_ln1118_616_fu_5915_p2.\n",
      "DSP Report: operator mul_ln1118_616_fu_5915_p2 is absorbed into DSP mul_ln1118_616_fu_5915_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1602_fu_5692_p2, operation Mode is: A2*(B:0x3ffd3).\n",
      "DSP Report: register mul_ln1118_1602_fu_5692_p2 is absorbed into DSP mul_ln1118_1602_fu_5692_p2.\n",
      "DSP Report: operator mul_ln1118_1602_fu_5692_p2 is absorbed into DSP mul_ln1118_1602_fu_5692_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1235_fu_4813_p2, operation Mode is: A2*(B:0x3ff69).\n",
      "DSP Report: register mul_ln1118_1235_fu_4813_p2 is absorbed into DSP mul_ln1118_1235_fu_4813_p2.\n",
      "DSP Report: operator mul_ln1118_1235_fu_4813_p2 is absorbed into DSP mul_ln1118_1235_fu_4813_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1559_fu_6519_p2, operation Mode is: A2*(B:0x47).\n",
      "DSP Report: register mul_ln1118_1559_fu_6519_p2 is absorbed into DSP mul_ln1118_1559_fu_6519_p2.\n",
      "DSP Report: operator mul_ln1118_1559_fu_6519_p2 is absorbed into DSP mul_ln1118_1559_fu_6519_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_83_fu_4699_p2, operation Mode is: A2*(B:0x3ffce).\n",
      "DSP Report: register mul_ln1118_83_fu_4699_p2 is absorbed into DSP mul_ln1118_83_fu_4699_p2.\n",
      "DSP Report: operator mul_ln1118_83_fu_4699_p2 is absorbed into DSP mul_ln1118_83_fu_4699_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1720_fu_5850_p2, operation Mode is: A2*(B:0x4f).\n",
      "DSP Report: register mul_ln1118_1720_fu_5850_p2 is absorbed into DSP mul_ln1118_1720_fu_5850_p2.\n",
      "DSP Report: operator mul_ln1118_1720_fu_5850_p2 is absorbed into DSP mul_ln1118_1720_fu_5850_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1723_fu_7160_p2, operation Mode is: A2*(B:0x23).\n",
      "DSP Report: register mul_ln1118_1723_fu_7160_p2 is absorbed into DSP mul_ln1118_1723_fu_7160_p2.\n",
      "DSP Report: operator mul_ln1118_1723_fu_7160_p2 is absorbed into DSP mul_ln1118_1723_fu_7160_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1108_fu_5953_p2, operation Mode is: A2*(B:0x1d).\n",
      "DSP Report: register mul_ln1118_1108_fu_5953_p2 is absorbed into DSP mul_ln1118_1108_fu_5953_p2.\n",
      "DSP Report: operator mul_ln1118_1108_fu_5953_p2 is absorbed into DSP mul_ln1118_1108_fu_5953_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1091_fu_3890_p2, operation Mode is: A2*(B:0x3ff15).\n",
      "DSP Report: register mul_ln1118_1091_fu_3890_p2 is absorbed into DSP mul_ln1118_1091_fu_3890_p2.\n",
      "DSP Report: operator mul_ln1118_1091_fu_3890_p2 is absorbed into DSP mul_ln1118_1091_fu_3890_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1125_fu_5970_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_1125_fu_5970_p2 is absorbed into DSP mul_ln1118_1125_fu_5970_p2.\n",
      "DSP Report: operator mul_ln1118_1125_fu_5970_p2 is absorbed into DSP mul_ln1118_1125_fu_5970_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1731_fu_4554_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_1731_fu_4554_p2 is absorbed into DSP mul_ln1118_1731_fu_4554_p2.\n",
      "DSP Report: operator mul_ln1118_1731_fu_4554_p2 is absorbed into DSP mul_ln1118_1731_fu_4554_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_293_fu_7603_p2, operation Mode is: A2*(B:0x39).\n",
      "DSP Report: register mul_ln1118_293_fu_7603_p2 is absorbed into DSP mul_ln1118_293_fu_7603_p2.\n",
      "DSP Report: operator mul_ln1118_293_fu_7603_p2 is absorbed into DSP mul_ln1118_293_fu_7603_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_657_fu_4558_p2, operation Mode is: A2*(B:0x43).\n",
      "DSP Report: register mul_ln1118_655_fu_6778_p2 is absorbed into DSP mul_ln1118_657_fu_4558_p2.\n",
      "DSP Report: operator mul_ln1118_657_fu_4558_p2 is absorbed into DSP mul_ln1118_657_fu_4558_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_522_fu_4138_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_522_fu_4138_p2 is absorbed into DSP mul_ln1118_522_fu_4138_p2.\n",
      "DSP Report: operator mul_ln1118_522_fu_4138_p2 is absorbed into DSP mul_ln1118_522_fu_4138_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_353_fu_4012_p2, operation Mode is: A2*(B:0x3ff5b).\n",
      "DSP Report: register mul_ln1118_353_fu_4012_p2 is absorbed into DSP mul_ln1118_353_fu_4012_p2.\n",
      "DSP Report: operator mul_ln1118_353_fu_4012_p2 is absorbed into DSP mul_ln1118_353_fu_4012_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_516_fu_5107_p2, operation Mode is: A2*(B:0x3ffcf).\n",
      "DSP Report: register mul_ln1118_516_fu_5107_p2 is absorbed into DSP mul_ln1118_516_fu_5107_p2.\n",
      "DSP Report: operator mul_ln1118_516_fu_5107_p2 is absorbed into DSP mul_ln1118_516_fu_5107_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1199_fu_6189_p2, operation Mode is: A2*(B:0x5d).\n",
      "DSP Report: register mul_ln1118_1199_fu_6189_p2 is absorbed into DSP mul_ln1118_1199_fu_6189_p2.\n",
      "DSP Report: operator mul_ln1118_1199_fu_6189_p2 is absorbed into DSP mul_ln1118_1199_fu_6189_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1510_fu_7623_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_1510_fu_7623_p2 is absorbed into DSP mul_ln1118_1510_fu_7623_p2.\n",
      "DSP Report: operator mul_ln1118_1510_fu_7623_p2 is absorbed into DSP mul_ln1118_1510_fu_7623_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_252_fu_5395_p2, operation Mode is: A2*(B:0x6b).\n",
      "DSP Report: register mul_ln1118_252_fu_5395_p2 is absorbed into DSP mul_ln1118_252_fu_5395_p2.\n",
      "DSP Report: operator mul_ln1118_252_fu_5395_p2 is absorbed into DSP mul_ln1118_252_fu_5395_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1169_fu_4488_p2, operation Mode is: A2*(B:0x3ff6b).\n",
      "DSP Report: register mul_ln1118_1169_fu_4488_p2 is absorbed into DSP mul_ln1118_1169_fu_4488_p2.\n",
      "DSP Report: operator mul_ln1118_1169_fu_4488_p2 is absorbed into DSP mul_ln1118_1169_fu_4488_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1715_fu_6507_p2, operation Mode is: A2*(B:0x43).\n",
      "DSP Report: register mul_ln1118_1715_fu_6507_p2 is absorbed into DSP mul_ln1118_1715_fu_6507_p2.\n",
      "DSP Report: operator mul_ln1118_1715_fu_6507_p2 is absorbed into DSP mul_ln1118_1715_fu_6507_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_459_fu_5587_p2, operation Mode is: A2*(B:0x31).\n",
      "DSP Report: register mul_ln1118_459_fu_5587_p2 is absorbed into DSP mul_ln1118_459_fu_5587_p2.\n",
      "DSP Report: operator mul_ln1118_459_fu_5587_p2 is absorbed into DSP mul_ln1118_459_fu_5587_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_286_fu_4153_p2, operation Mode is: A2*(B:0x1d).\n",
      "DSP Report: register mul_ln1118_286_fu_4153_p2 is absorbed into DSP mul_ln1118_286_fu_4153_p2.\n",
      "DSP Report: operator mul_ln1118_286_fu_4153_p2 is absorbed into DSP mul_ln1118_286_fu_4153_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1485_fu_5535_p2, operation Mode is: A2*(B:0x3ffd4).\n",
      "DSP Report: register mul_ln1118_1485_fu_5535_p2 is absorbed into DSP mul_ln1118_1485_fu_5535_p2.\n",
      "DSP Report: operator mul_ln1118_1485_fu_5535_p2 is absorbed into DSP mul_ln1118_1485_fu_5535_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1180_fu_4593_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_1180_fu_4593_p2 is absorbed into DSP mul_ln1118_1180_fu_4593_p2.\n",
      "DSP Report: operator mul_ln1118_1180_fu_4593_p2 is absorbed into DSP mul_ln1118_1180_fu_4593_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_365_fu_7747_p2, operation Mode is: A2*(B:0x62).\n",
      "DSP Report: register mul_ln1118_366_fu_4922_p2 is absorbed into DSP mul_ln1118_365_fu_7747_p2.\n",
      "DSP Report: operator mul_ln1118_365_fu_7747_p2 is absorbed into DSP mul_ln1118_365_fu_7747_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_367_fu_3999_p2, operation Mode is: A2*(B:0x26).\n",
      "DSP Report: register mul_ln1118_368_fu_4632_p2 is absorbed into DSP mul_ln1118_367_fu_3999_p2.\n",
      "DSP Report: operator mul_ln1118_367_fu_3999_p2 is absorbed into DSP mul_ln1118_367_fu_3999_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_102_fu_4718_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_102_fu_4718_p2 is absorbed into DSP mul_ln1118_102_fu_4718_p2.\n",
      "DSP Report: operator mul_ln1118_102_fu_4718_p2 is absorbed into DSP mul_ln1118_102_fu_4718_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1686_fu_7123_p2, operation Mode is: A2*(B:0x91).\n",
      "DSP Report: register mul_ln1118_1686_fu_7123_p2 is absorbed into DSP mul_ln1118_1686_fu_7123_p2.\n",
      "DSP Report: operator mul_ln1118_1686_fu_7123_p2 is absorbed into DSP mul_ln1118_1686_fu_7123_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_946_fu_4392_p2, operation Mode is: A2*(B:0x3ffaf).\n",
      "DSP Report: register mul_ln1118_946_fu_4392_p2 is absorbed into DSP mul_ln1118_946_fu_4392_p2.\n",
      "DSP Report: operator mul_ln1118_946_fu_4392_p2 is absorbed into DSP mul_ln1118_946_fu_4392_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1732_fu_5862_p2, operation Mode is: A2*(B:0x3ffd6).\n",
      "DSP Report: register mul_ln1118_1731_fu_4554_p2 is absorbed into DSP mul_ln1118_1732_fu_5862_p2.\n",
      "DSP Report: operator mul_ln1118_1732_fu_5862_p2 is absorbed into DSP mul_ln1118_1732_fu_5862_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1438_fu_5348_p2, operation Mode is: A2*(B:0x2d).\n",
      "DSP Report: register mul_ln1118_1438_fu_5348_p2 is absorbed into DSP mul_ln1118_1438_fu_5348_p2.\n",
      "DSP Report: operator mul_ln1118_1438_fu_5348_p2 is absorbed into DSP mul_ln1118_1438_fu_5348_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1674_fu_4798_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_1674_fu_4798_p2 is absorbed into DSP mul_ln1118_1674_fu_4798_p2.\n",
      "DSP Report: operator mul_ln1118_1674_fu_4798_p2 is absorbed into DSP mul_ln1118_1674_fu_4798_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1789_fu_4497_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_1789_fu_4497_p2 is absorbed into DSP mul_ln1118_1789_fu_4497_p2.\n",
      "DSP Report: operator mul_ln1118_1789_fu_4497_p2 is absorbed into DSP mul_ln1118_1789_fu_4497_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1603_fu_7000_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_1603_fu_7000_p2 is absorbed into DSP mul_ln1118_1603_fu_7000_p2.\n",
      "DSP Report: operator mul_ln1118_1603_fu_7000_p2 is absorbed into DSP mul_ln1118_1603_fu_7000_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1515_fu_7042_p2, operation Mode is: A2*(B:0x66).\n",
      "DSP Report: register mul_ln1118_1514_fu_4680_p2 is absorbed into DSP mul_ln1118_1515_fu_7042_p2.\n",
      "DSP Report: operator mul_ln1118_1515_fu_7042_p2 is absorbed into DSP mul_ln1118_1515_fu_7042_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_296_fu_4992_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_296_fu_4992_p2 is absorbed into DSP mul_ln1118_296_fu_4992_p2.\n",
      "DSP Report: operator mul_ln1118_296_fu_4992_p2 is absorbed into DSP mul_ln1118_296_fu_4992_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_322_fu_5018_p2, operation Mode is: A2*(B:0x63).\n",
      "DSP Report: register mul_ln1118_322_fu_5018_p2 is absorbed into DSP mul_ln1118_322_fu_5018_p2.\n",
      "DSP Report: operator mul_ln1118_322_fu_5018_p2 is absorbed into DSP mul_ln1118_322_fu_5018_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_326_fu_5937_p2, operation Mode is: A2*(B:0x3d).\n",
      "DSP Report: register mul_ln1118_326_fu_5937_p2 is absorbed into DSP mul_ln1118_326_fu_5937_p2.\n",
      "DSP Report: operator mul_ln1118_326_fu_5937_p2 is absorbed into DSP mul_ln1118_326_fu_5937_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1675_fu_3879_p2, operation Mode is: A2*(B:0x32).\n",
      "DSP Report: register mul_ln1118_1674_fu_4798_p2 is absorbed into DSP mul_ln1118_1675_fu_3879_p2.\n",
      "DSP Report: operator mul_ln1118_1675_fu_3879_p2 is absorbed into DSP mul_ln1118_1675_fu_3879_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_799_fu_7746_p2, operation Mode is: A2*(B:0xe9).\n",
      "DSP Report: register mul_ln1118_798_fu_6046_p2 is absorbed into DSP mul_ln1118_799_fu_7746_p2.\n",
      "DSP Report: operator mul_ln1118_799_fu_7746_p2 is absorbed into DSP mul_ln1118_799_fu_7746_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_932_fu_3944_p2, operation Mode is: A2*(B:0x26).\n",
      "DSP Report: register mul_ln1118_932_fu_3944_p2 is absorbed into DSP mul_ln1118_932_fu_3944_p2.\n",
      "DSP Report: operator mul_ln1118_932_fu_3944_p2 is absorbed into DSP mul_ln1118_932_fu_3944_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_449_fu_4270_p2, operation Mode is: A2*(B:0x2b).\n",
      "DSP Report: register mul_ln1118_449_fu_4270_p2 is absorbed into DSP mul_ln1118_449_fu_4270_p2.\n",
      "DSP Report: operator mul_ln1118_449_fu_4270_p2 is absorbed into DSP mul_ln1118_449_fu_4270_p2.\n",
      "DSP Report: Generating DSP trunc_ln708_84_reg_27226746_reg, operation Mode is: (A2*(B:0x3ff96))'.\n",
      "DSP Report: register trunc_ln708_84_reg_27226746_reg is absorbed into DSP trunc_ln708_84_reg_27226746_reg.\n",
      "DSP Report: register trunc_ln708_84_reg_27226746_reg is absorbed into DSP trunc_ln708_84_reg_27226746_reg.\n",
      "DSP Report: operator mul_ln1118_212_fu_4868_p2 is absorbed into DSP trunc_ln708_84_reg_27226746_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_492_fu_4092_p2, operation Mode is: A2*(B:0x6e).\n",
      "DSP Report: register mul_ln1118_492_fu_4092_p2 is absorbed into DSP mul_ln1118_492_fu_4092_p2.\n",
      "DSP Report: operator mul_ln1118_492_fu_4092_p2 is absorbed into DSP mul_ln1118_492_fu_4092_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1713_fu_4536_p2, operation Mode is: A2*(B:0x98).\n",
      "DSP Report: register mul_ln1118_1713_fu_4536_p2 is absorbed into DSP mul_ln1118_1713_fu_4536_p2.\n",
      "DSP Report: operator mul_ln1118_1713_fu_4536_p2 is absorbed into DSP mul_ln1118_1713_fu_4536_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_460_fu_5588_p2, operation Mode is: A2*(B:0x23).\n",
      "DSP Report: register mul_ln1118_460_fu_5588_p2 is absorbed into DSP mul_ln1118_460_fu_5588_p2.\n",
      "DSP Report: operator mul_ln1118_460_fu_5588_p2 is absorbed into DSP mul_ln1118_460_fu_5588_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_256_fu_5276_p2, operation Mode is: A2*(B:0x49).\n",
      "DSP Report: register mul_ln1118_255_fu_7640_p2 is absorbed into DSP mul_ln1118_256_fu_5276_p2.\n",
      "DSP Report: operator mul_ln1118_256_fu_5276_p2 is absorbed into DSP mul_ln1118_256_fu_5276_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1722_fu_5068_p2, operation Mode is: A2*(B:0x3ffd7).\n",
      "DSP Report: register mul_ln1118_1723_fu_7160_p2 is absorbed into DSP mul_ln1118_1722_fu_5068_p2.\n",
      "DSP Report: operator mul_ln1118_1722_fu_5068_p2 is absorbed into DSP mul_ln1118_1722_fu_5068_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1487_fu_5537_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_1487_fu_5537_p2 is absorbed into DSP mul_ln1118_1487_fu_5537_p2.\n",
      "DSP Report: operator mul_ln1118_1487_fu_5537_p2 is absorbed into DSP mul_ln1118_1487_fu_5537_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1785_fu_5884_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register mul_ln1118_1785_fu_5884_p2 is absorbed into DSP mul_ln1118_1785_fu_5884_p2.\n",
      "DSP Report: operator mul_ln1118_1785_fu_5884_p2 is absorbed into DSP mul_ln1118_1785_fu_5884_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1243_fu_4821_p2, operation Mode is: A2*(B:0x27).\n",
      "DSP Report: register mul_ln1118_1243_fu_4821_p2 is absorbed into DSP mul_ln1118_1243_fu_4821_p2.\n",
      "DSP Report: operator mul_ln1118_1243_fu_4821_p2 is absorbed into DSP mul_ln1118_1243_fu_4821_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_266_fu_7111_p2, operation Mode is: A2*(B:0x3ff4a).\n",
      "DSP Report: register mul_ln1118_266_fu_7111_p2 is absorbed into DSP mul_ln1118_266_fu_7111_p2.\n",
      "DSP Report: operator mul_ln1118_266_fu_7111_p2 is absorbed into DSP mul_ln1118_266_fu_7111_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_963_fu_4549_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_963_fu_4549_p2 is absorbed into DSP mul_ln1118_963_fu_4549_p2.\n",
      "DSP Report: operator mul_ln1118_963_fu_4549_p2 is absorbed into DSP mul_ln1118_963_fu_4549_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1111_fu_4649_p2, operation Mode is: A2*(B:0x3ffac).\n",
      "DSP Report: register mul_ln1118_1111_fu_4649_p2 is absorbed into DSP mul_ln1118_1111_fu_4649_p2.\n",
      "DSP Report: operator mul_ln1118_1111_fu_4649_p2 is absorbed into DSP mul_ln1118_1111_fu_4649_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_497_fu_5240_p2, operation Mode is: A2*(B:0x74).\n",
      "DSP Report: register mul_ln1118_497_fu_5240_p2 is absorbed into DSP mul_ln1118_497_fu_5240_p2.\n",
      "DSP Report: operator mul_ln1118_497_fu_5240_p2 is absorbed into DSP mul_ln1118_497_fu_5240_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_980_fu_4706_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_980_fu_4706_p2 is absorbed into DSP mul_ln1118_980_fu_4706_p2.\n",
      "DSP Report: operator mul_ln1118_980_fu_4706_p2 is absorbed into DSP mul_ln1118_980_fu_4706_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_971_fu_5406_p2, operation Mode is: A2*(B:0x3ffcf).\n",
      "DSP Report: register mul_ln1118_971_fu_5406_p2 is absorbed into DSP mul_ln1118_971_fu_5406_p2.\n",
      "DSP Report: operator mul_ln1118_971_fu_5406_p2 is absorbed into DSP mul_ln1118_971_fu_5406_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_685_fu_4194_p2, operation Mode is: A2*(B:0x3ffa2).\n",
      "DSP Report: register mul_ln1118_683_fu_6806_p2 is absorbed into DSP mul_ln1118_685_fu_4194_p2.\n",
      "DSP Report: operator mul_ln1118_685_fu_4194_p2 is absorbed into DSP mul_ln1118_685_fu_4194_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_678_fu_4579_p2, operation Mode is: A2*(B:0x3ffcc).\n",
      "DSP Report: register mul_ln1118_678_fu_4579_p2 is absorbed into DSP mul_ln1118_678_fu_4579_p2.\n",
      "DSP Report: operator mul_ln1118_678_fu_4579_p2 is absorbed into DSP mul_ln1118_678_fu_4579_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_681_fu_4713_p2, operation Mode is: A2*(B:0x3ffa7).\n",
      "DSP Report: register mul_ln1118_679_fu_5887_p2 is absorbed into DSP mul_ln1118_681_fu_4713_p2.\n",
      "DSP Report: operator mul_ln1118_681_fu_4713_p2 is absorbed into DSP mul_ln1118_681_fu_4713_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_759_fu_5092_p2, operation Mode is: A2*(B:0x3ffa3).\n",
      "DSP Report: register mul_ln1118_759_fu_5092_p2 is absorbed into DSP mul_ln1118_759_fu_5092_p2.\n",
      "DSP Report: operator mul_ln1118_759_fu_5092_p2 is absorbed into DSP mul_ln1118_759_fu_5092_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1688_fu_4511_p2, operation Mode is: A2*(B:0x3b).\n",
      "DSP Report: register mul_ln1118_1686_fu_7123_p2 is absorbed into DSP mul_ln1118_1688_fu_4511_p2.\n",
      "DSP Report: operator mul_ln1118_1688_fu_4511_p2 is absorbed into DSP mul_ln1118_1688_fu_4511_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1691_fu_4514_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_1691_fu_4514_p2 is absorbed into DSP mul_ln1118_1691_fu_4514_p2.\n",
      "DSP Report: operator mul_ln1118_1691_fu_4514_p2 is absorbed into DSP mul_ln1118_1691_fu_4514_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1685_fu_5815_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_1685_fu_5815_p2 is absorbed into DSP mul_ln1118_1685_fu_5815_p2.\n",
      "DSP Report: operator mul_ln1118_1685_fu_5815_p2 is absorbed into DSP mul_ln1118_1685_fu_5815_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_833_fu_6593_p2, operation Mode is: A2*(B:0x3ffdb).\n",
      "DSP Report: register mul_ln1118_833_fu_6593_p2 is absorbed into DSP mul_ln1118_833_fu_6593_p2.\n",
      "DSP Report: operator mul_ln1118_833_fu_6593_p2 is absorbed into DSP mul_ln1118_833_fu_6593_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_983_fu_5090_p2, operation Mode is: A2*(B:0x3ffe3).\n",
      "DSP Report: register mul_ln1118_984_fu_6357_p2 is absorbed into DSP mul_ln1118_983_fu_5090_p2.\n",
      "DSP Report: operator mul_ln1118_983_fu_5090_p2 is absorbed into DSP mul_ln1118_983_fu_5090_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1613_fu_4004_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register mul_ln1118_1613_fu_4004_p2 is absorbed into DSP mul_ln1118_1613_fu_4004_p2.\n",
      "DSP Report: operator mul_ln1118_1613_fu_4004_p2 is absorbed into DSP mul_ln1118_1613_fu_4004_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1614_fu_4005_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_1614_fu_4005_p2 is absorbed into DSP mul_ln1118_1614_fu_4005_p2.\n",
      "DSP Report: operator mul_ln1118_1614_fu_4005_p2 is absorbed into DSP mul_ln1118_1614_fu_4005_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_472_fu_6416_p2, operation Mode is: A2*(B:0x39).\n",
      "DSP Report: register mul_ln1118_472_fu_6416_p2 is absorbed into DSP mul_ln1118_472_fu_6416_p2.\n",
      "DSP Report: operator mul_ln1118_472_fu_6416_p2 is absorbed into DSP mul_ln1118_472_fu_6416_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1441_fu_5691_p2, operation Mode is: A2*(B:0x3ff99).\n",
      "DSP Report: register mul_ln1118_1441_fu_5691_p2 is absorbed into DSP mul_ln1118_1441_fu_5691_p2.\n",
      "DSP Report: operator mul_ln1118_1441_fu_5691_p2 is absorbed into DSP mul_ln1118_1441_fu_5691_p2.\n",
      "DSP Report: Generating DSP trunc_ln708_656_reg_27226842_reg, operation Mode is: (A2*(B:0x7b))'.\n",
      "DSP Report: register trunc_ln708_656_reg_27226842_reg is absorbed into DSP trunc_ln708_656_reg_27226842_reg.\n",
      "DSP Report: register trunc_ln708_656_reg_27226842_reg is absorbed into DSP trunc_ln708_656_reg_27226842_reg.\n",
      "DSP Report: operator mul_ln1118_1637_fu_6965_p2 is absorbed into DSP trunc_ln708_656_reg_27226842_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_835_fu_4574_p2, operation Mode is: A2*(B:0x3ffa5).\n",
      "DSP Report: register mul_ln1118_835_fu_4574_p2 is absorbed into DSP mul_ln1118_835_fu_4574_p2.\n",
      "DSP Report: operator mul_ln1118_835_fu_4574_p2 is absorbed into DSP mul_ln1118_835_fu_4574_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_437_fu_4258_p2, operation Mode is: A2*(B:0x5a).\n",
      "DSP Report: register mul_ln1118_437_fu_4258_p2 is absorbed into DSP mul_ln1118_437_fu_4258_p2.\n",
      "DSP Report: operator mul_ln1118_437_fu_4258_p2 is absorbed into DSP mul_ln1118_437_fu_4258_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1738_fu_7772_p2, operation Mode is: A2*(B:0x1b).\n",
      "DSP Report: register mul_ln1118_1738_fu_7772_p2 is absorbed into DSP mul_ln1118_1738_fu_7772_p2.\n",
      "DSP Report: operator mul_ln1118_1738_fu_7772_p2 is absorbed into DSP mul_ln1118_1738_fu_7772_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_656_fu_4165_p2, operation Mode is: A2*(B:0x91).\n",
      "DSP Report: register mul_ln1118_655_fu_6778_p2 is absorbed into DSP mul_ln1118_656_fu_4165_p2.\n",
      "DSP Report: operator mul_ln1118_656_fu_4165_p2 is absorbed into DSP mul_ln1118_656_fu_4165_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_378_fu_4104_p2, operation Mode is: A2*(B:0x58).\n",
      "DSP Report: register mul_ln1118_378_fu_4104_p2 is absorbed into DSP mul_ln1118_378_fu_4104_p2.\n",
      "DSP Report: operator mul_ln1118_378_fu_4104_p2 is absorbed into DSP mul_ln1118_378_fu_4104_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_233_fu_6196_p2, operation Mode is: A2*(B:0x3b).\n",
      "DSP Report: register mul_ln1118_233_fu_6196_p2 is absorbed into DSP mul_ln1118_233_fu_6196_p2.\n",
      "DSP Report: operator mul_ln1118_233_fu_6196_p2 is absorbed into DSP mul_ln1118_233_fu_6196_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1154_fu_6914_p2, operation Mode is: A2*(B:0x3ff3a).\n",
      "DSP Report: register mul_ln1118_1154_fu_6914_p2 is absorbed into DSP mul_ln1118_1154_fu_6914_p2.\n",
      "DSP Report: operator mul_ln1118_1154_fu_6914_p2 is absorbed into DSP mul_ln1118_1154_fu_6914_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1667_fu_3940_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register mul_ln1118_1667_fu_3940_p2 is absorbed into DSP mul_ln1118_1667_fu_3940_p2.\n",
      "DSP Report: operator mul_ln1118_1667_fu_3940_p2 is absorbed into DSP mul_ln1118_1667_fu_3940_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_800_fu_6440_p2, operation Mode is: A2*(B:0x4b).\n",
      "DSP Report: register mul_ln1118_798_fu_6046_p2 is absorbed into DSP mul_ln1118_800_fu_6440_p2.\n",
      "DSP Report: operator mul_ln1118_800_fu_6440_p2 is absorbed into DSP mul_ln1118_800_fu_6440_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_67_fu_7297_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register mul_ln1118_67_fu_7297_p2 is absorbed into DSP mul_ln1118_67_fu_7297_p2.\n",
      "DSP Report: operator mul_ln1118_67_fu_7297_p2 is absorbed into DSP mul_ln1118_67_fu_7297_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_811_fu_7366_p2, operation Mode is: A2*(B:0x26).\n",
      "DSP Report: register mul_ln1118_812_fu_7650_p2 is absorbed into DSP mul_ln1118_811_fu_7366_p2.\n",
      "DSP Report: operator mul_ln1118_811_fu_7366_p2 is absorbed into DSP mul_ln1118_811_fu_7366_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_559_fu_5727_p2, operation Mode is: A2*(B:0x3ffa1).\n",
      "DSP Report: register mul_ln1118_559_fu_5727_p2 is absorbed into DSP mul_ln1118_559_fu_5727_p2.\n",
      "DSP Report: operator mul_ln1118_559_fu_5727_p2 is absorbed into DSP mul_ln1118_559_fu_5727_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1287_fu_4530_p2, operation Mode is: A2*(B:0x3ff19).\n",
      "DSP Report: register mul_ln1118_1287_fu_4530_p2 is absorbed into DSP mul_ln1118_1287_fu_4530_p2.\n",
      "DSP Report: operator mul_ln1118_1287_fu_4530_p2 is absorbed into DSP mul_ln1118_1287_fu_4530_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1481_fu_4224_p2, operation Mode is: A2*(B:0x3b).\n",
      "DSP Report: register mul_ln1118_1481_fu_4224_p2 is absorbed into DSP mul_ln1118_1481_fu_4224_p2.\n",
      "DSP Report: operator mul_ln1118_1481_fu_4224_p2 is absorbed into DSP mul_ln1118_1481_fu_4224_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1484_fu_5534_p2, operation Mode is: A2*(B:0x23).\n",
      "DSP Report: register mul_ln1118_1485_fu_5535_p2 is absorbed into DSP mul_ln1118_1484_fu_5534_p2.\n",
      "DSP Report: operator mul_ln1118_1484_fu_5534_p2 is absorbed into DSP mul_ln1118_1484_fu_5534_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_722_fu_5680_p2, operation Mode is: A2*(B:0x3ffa7).\n",
      "DSP Report: register mul_ln1118_722_fu_5680_p2 is absorbed into DSP mul_ln1118_722_fu_5680_p2.\n",
      "DSP Report: operator mul_ln1118_722_fu_5680_p2 is absorbed into DSP mul_ln1118_722_fu_5680_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1345_fu_4963_p2, operation Mode is: A2*(B:0x3ffd1).\n",
      "DSP Report: register mul_ln1118_1345_fu_4963_p2 is absorbed into DSP mul_ln1118_1345_fu_4963_p2.\n",
      "DSP Report: operator mul_ln1118_1345_fu_4963_p2 is absorbed into DSP mul_ln1118_1345_fu_4963_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1030_fu_4136_p2, operation Mode is: A2*(B:0x6b).\n",
      "DSP Report: register mul_ln1118_1030_fu_4136_p2 is absorbed into DSP mul_ln1118_1030_fu_4136_p2.\n",
      "DSP Report: operator mul_ln1118_1030_fu_4136_p2 is absorbed into DSP mul_ln1118_1030_fu_4136_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1029_fu_5442_p2, operation Mode is: A2*(B:0x62).\n",
      "DSP Report: register mul_ln1118_1029_fu_5442_p2 is absorbed into DSP mul_ln1118_1029_fu_5442_p2.\n",
      "DSP Report: operator mul_ln1118_1029_fu_5442_p2 is absorbed into DSP mul_ln1118_1029_fu_5442_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_899_fu_3965_p2, operation Mode is: A2*(B:0x3ff94).\n",
      "DSP Report: register mul_ln1118_899_fu_3965_p2 is absorbed into DSP mul_ln1118_899_fu_3965_p2.\n",
      "DSP Report: operator mul_ln1118_899_fu_3965_p2 is absorbed into DSP mul_ln1118_899_fu_3965_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_533_fu_4394_p2, operation Mode is: A2*(B:0x47).\n",
      "DSP Report: register mul_ln1118_533_fu_4394_p2 is absorbed into DSP mul_ln1118_533_fu_4394_p2.\n",
      "DSP Report: operator mul_ln1118_533_fu_4394_p2 is absorbed into DSP mul_ln1118_533_fu_4394_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1442_fu_6958_p2, operation Mode is: A2*(B:0x3ffa3).\n",
      "DSP Report: register mul_ln1118_1442_fu_6958_p2 is absorbed into DSP mul_ln1118_1442_fu_6958_p2.\n",
      "DSP Report: operator mul_ln1118_1442_fu_6958_p2 is absorbed into DSP mul_ln1118_1442_fu_6958_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_942_fu_6240_p2, operation Mode is: A2*(B:0x3ff9a).\n",
      "DSP Report: register mul_ln1118_942_fu_6240_p2 is absorbed into DSP mul_ln1118_942_fu_6240_p2.\n",
      "DSP Report: operator mul_ln1118_942_fu_6240_p2 is absorbed into DSP mul_ln1118_942_fu_6240_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1232_fu_4810_p2, operation Mode is: A2*(B:0x3ffea).\n",
      "DSP Report: register mul_ln1118_1232_fu_4810_p2 is absorbed into DSP mul_ln1118_1232_fu_4810_p2.\n",
      "DSP Report: operator mul_ln1118_1232_fu_4810_p2 is absorbed into DSP mul_ln1118_1232_fu_4810_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1034_fu_5447_p2, operation Mode is: A2*(B:0x3ffcc).\n",
      "DSP Report: register mul_ln1118_1034_fu_5447_p2 is absorbed into DSP mul_ln1118_1034_fu_5447_p2.\n",
      "DSP Report: operator mul_ln1118_1034_fu_5447_p2 is absorbed into DSP mul_ln1118_1034_fu_5447_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_210_fu_7480_p2, operation Mode is: A2*(B:0x3ffae).\n",
      "DSP Report: register mul_ln1118_210_fu_7480_p2 is absorbed into DSP mul_ln1118_210_fu_7480_p2.\n",
      "DSP Report: operator mul_ln1118_210_fu_7480_p2 is absorbed into DSP mul_ln1118_210_fu_7480_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_205_fu_7475_p2, operation Mode is: A2*(B:0x26).\n",
      "DSP Report: register mul_ln1118_204_fu_7474_p2 is absorbed into DSP mul_ln1118_205_fu_7475_p2.\n",
      "DSP Report: operator mul_ln1118_205_fu_7475_p2 is absorbed into DSP mul_ln1118_205_fu_7475_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1493_fu_5543_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_1493_fu_5543_p2 is absorbed into DSP mul_ln1118_1493_fu_5543_p2.\n",
      "DSP Report: operator mul_ln1118_1493_fu_5543_p2 is absorbed into DSP mul_ln1118_1493_fu_5543_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_747_fu_6233_p2, operation Mode is: A2*(B:0x1b).\n",
      "DSP Report: register mul_ln1118_747_fu_6233_p2 is absorbed into DSP mul_ln1118_747_fu_6233_p2.\n",
      "DSP Report: operator mul_ln1118_747_fu_6233_p2 is absorbed into DSP mul_ln1118_747_fu_6233_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_262_fu_6596_p2, operation Mode is: A2*(B:0x3ff8c).\n",
      "DSP Report: register mul_ln1118_262_fu_6596_p2 is absorbed into DSP mul_ln1118_262_fu_6596_p2.\n",
      "DSP Report: operator mul_ln1118_262_fu_6596_p2 is absorbed into DSP mul_ln1118_262_fu_6596_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_263_fu_6134_p2, operation Mode is: A2*(B:0x3ff85).\n",
      "DSP Report: register mul_ln1118_263_fu_6134_p2 is absorbed into DSP mul_ln1118_263_fu_6134_p2.\n",
      "DSP Report: operator mul_ln1118_263_fu_6134_p2 is absorbed into DSP mul_ln1118_263_fu_6134_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_253_fu_4011_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_252_fu_5395_p2 is absorbed into DSP mul_ln1118_253_fu_4011_p2.\n",
      "DSP Report: operator mul_ln1118_253_fu_4011_p2 is absorbed into DSP mul_ln1118_253_fu_4011_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_259_fu_5619_p2, operation Mode is: A2*(B:0x3ffab).\n",
      "DSP Report: register mul_ln1118_259_fu_5619_p2 is absorbed into DSP mul_ln1118_259_fu_5619_p2.\n",
      "DSP Report: operator mul_ln1118_259_fu_5619_p2 is absorbed into DSP mul_ln1118_259_fu_5619_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1769_fu_5553_p2, operation Mode is: A2*(B:0x4f).\n",
      "DSP Report: register mul_ln1118_1769_fu_5553_p2 is absorbed into DSP mul_ln1118_1769_fu_5553_p2.\n",
      "DSP Report: operator mul_ln1118_1769_fu_5553_p2 is absorbed into DSP mul_ln1118_1769_fu_5553_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_961_fu_4839_p2, operation Mode is: A2*(B:0x3ff8c).\n",
      "DSP Report: register mul_ln1118_960_fu_7030_p2 is absorbed into DSP mul_ln1118_961_fu_4839_p2.\n",
      "DSP Report: operator mul_ln1118_961_fu_4839_p2 is absorbed into DSP mul_ln1118_961_fu_4839_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_962_fu_4377_p2, operation Mode is: A2*(B:0x3ff85).\n",
      "DSP Report: register mul_ln1118_963_fu_4549_p2 is absorbed into DSP mul_ln1118_962_fu_4377_p2.\n",
      "DSP Report: operator mul_ln1118_962_fu_4377_p2 is absorbed into DSP mul_ln1118_962_fu_4377_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_748_fu_5771_p2, operation Mode is: A2*(B:0x3ff6f).\n",
      "DSP Report: register mul_ln1118_747_fu_6233_p2 is absorbed into DSP mul_ln1118_748_fu_5771_p2.\n",
      "DSP Report: operator mul_ln1118_748_fu_5771_p2 is absorbed into DSP mul_ln1118_748_fu_5771_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_63_fu_5594_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_63_fu_5594_p2 is absorbed into DSP mul_ln1118_63_fu_5594_p2.\n",
      "DSP Report: operator mul_ln1118_63_fu_5594_p2 is absorbed into DSP mul_ln1118_63_fu_5594_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1193_fu_4408_p2, operation Mode is: A2*(B:0x3ffd1).\n",
      "DSP Report: register mul_ln1118_1194_fu_6770_p2 is absorbed into DSP mul_ln1118_1193_fu_4408_p2.\n",
      "DSP Report: operator mul_ln1118_1193_fu_4408_p2 is absorbed into DSP mul_ln1118_1193_fu_4408_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_900_fu_6580_p2, operation Mode is: A2*(B:0x57).\n",
      "DSP Report: register mul_ln1118_899_fu_3965_p2 is absorbed into DSP mul_ln1118_900_fu_6580_p2.\n",
      "DSP Report: operator mul_ln1118_900_fu_6580_p2 is absorbed into DSP mul_ln1118_900_fu_6580_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_904_fu_6192_p2, operation Mode is: A2*(B:0x3ffd4).\n",
      "DSP Report: register mul_ln1118_902_fu_3968_p2 is absorbed into DSP mul_ln1118_904_fu_6192_p2.\n",
      "DSP Report: operator mul_ln1118_904_fu_6192_p2 is absorbed into DSP mul_ln1118_904_fu_6192_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_896_fu_6576_p2, operation Mode is: A2*(B:0x31).\n",
      "DSP Report: register mul_ln1118_897_fu_3963_p2 is absorbed into DSP mul_ln1118_896_fu_6576_p2.\n",
      "DSP Report: operator mul_ln1118_896_fu_6576_p2 is absorbed into DSP mul_ln1118_896_fu_6576_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_99_fu_6022_p2, operation Mode is: A2*(B:0x3ffe7).\n",
      "DSP Report: register mul_ln1118_99_fu_6022_p2 is absorbed into DSP mul_ln1118_99_fu_6022_p2.\n",
      "DSP Report: operator mul_ln1118_99_fu_6022_p2 is absorbed into DSP mul_ln1118_99_fu_6022_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_751_fu_6295_p2, operation Mode is: A2*(B:0x72).\n",
      "DSP Report: register mul_ln1118_751_fu_6295_p2 is absorbed into DSP mul_ln1118_751_fu_6295_p2.\n",
      "DSP Report: operator mul_ln1118_751_fu_6295_p2 is absorbed into DSP mul_ln1118_751_fu_6295_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1158_fu_4677_p2, operation Mode is: A2*(B:0x3ff17).\n",
      "DSP Report: register mul_ln1118_1158_fu_4677_p2 is absorbed into DSP mul_ln1118_1158_fu_4677_p2.\n",
      "DSP Report: operator mul_ln1118_1158_fu_4677_p2 is absorbed into DSP mul_ln1118_1158_fu_4677_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_170_fu_5089_p2, operation Mode is: A2*(B:0x3ff91).\n",
      "DSP Report: register mul_ln1118_170_fu_5089_p2 is absorbed into DSP mul_ln1118_170_fu_5089_p2.\n",
      "DSP Report: operator mul_ln1118_170_fu_5089_p2 is absorbed into DSP mul_ln1118_170_fu_5089_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_746_fu_6695_p2, operation Mode is: A2*(B:0x31).\n",
      "DSP Report: register mul_ln1118_747_fu_6233_p2 is absorbed into DSP mul_ln1118_746_fu_6695_p2.\n",
      "DSP Report: operator mul_ln1118_746_fu_6695_p2 is absorbed into DSP mul_ln1118_746_fu_6695_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_801_fu_6441_p2, operation Mode is: A2*(B:0x39).\n",
      "DSP Report: register mul_ln1118_801_fu_6441_p2 is absorbed into DSP mul_ln1118_801_fu_6441_p2.\n",
      "DSP Report: operator mul_ln1118_801_fu_6441_p2 is absorbed into DSP mul_ln1118_801_fu_6441_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_805_fu_7752_p2, operation Mode is: A2*(B:0x3ffad).\n",
      "DSP Report: register mul_ln1118_806_fu_7753_p2 is absorbed into DSP mul_ln1118_805_fu_7752_p2.\n",
      "DSP Report: operator mul_ln1118_805_fu_7752_p2 is absorbed into DSP mul_ln1118_805_fu_7752_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_826_fu_5908_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_826_fu_5908_p2 is absorbed into DSP mul_ln1118_826_fu_5908_p2.\n",
      "DSP Report: operator mul_ln1118_826_fu_5908_p2 is absorbed into DSP mul_ln1118_826_fu_5908_p2.\n",
      "DSP Report: Generating DSP trunc_ln708_85_reg_27226751_reg, operation Mode is: (A2*(B:0x3ff7a))'.\n",
      "DSP Report: register trunc_ln708_85_reg_27226751_reg is absorbed into DSP trunc_ln708_85_reg_27226751_reg.\n",
      "DSP Report: register trunc_ln708_85_reg_27226751_reg is absorbed into DSP trunc_ln708_85_reg_27226751_reg.\n",
      "DSP Report: operator mul_ln1118_216_fu_7094_p2 is absorbed into DSP trunc_ln708_85_reg_27226751_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_1725_fu_5855_p2, operation Mode is: A2*(B:0x37).\n",
      "DSP Report: register mul_ln1118_1723_fu_7160_p2 is absorbed into DSP mul_ln1118_1725_fu_5855_p2.\n",
      "DSP Report: operator mul_ln1118_1725_fu_5855_p2 is absorbed into DSP mul_ln1118_1725_fu_5855_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1106_fu_5951_p2, operation Mode is: A2*(B:0x3ff85).\n",
      "DSP Report: register mul_ln1118_1106_fu_5951_p2 is absorbed into DSP mul_ln1118_1106_fu_5951_p2.\n",
      "DSP Report: operator mul_ln1118_1106_fu_5951_p2 is absorbed into DSP mul_ln1118_1106_fu_5951_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_71_fu_5994_p2, operation Mode is: A2*(B:0x3ffe9).\n",
      "DSP Report: register mul_ln1118_71_fu_5994_p2 is absorbed into DSP mul_ln1118_71_fu_5994_p2.\n",
      "DSP Report: operator mul_ln1118_71_fu_5994_p2 is absorbed into DSP mul_ln1118_71_fu_5994_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_987_fu_4093_p2, operation Mode is: A2*(B:0x3ff9f).\n",
      "DSP Report: register mul_ln1118_987_fu_4093_p2 is absorbed into DSP mul_ln1118_987_fu_4093_p2.\n",
      "DSP Report: operator mul_ln1118_987_fu_4093_p2 is absorbed into DSP mul_ln1118_987_fu_4093_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_982_fu_5058_p2, operation Mode is: A2*(B:0x3ffd5).\n",
      "DSP Report: register mul_ln1118_984_fu_6357_p2 is absorbed into DSP mul_ln1118_982_fu_5058_p2.\n",
      "DSP Report: operator mul_ln1118_982_fu_5058_p2 is absorbed into DSP mul_ln1118_982_fu_5058_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_981_fu_6261_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_981_fu_6261_p2 is absorbed into DSP mul_ln1118_981_fu_6261_p2.\n",
      "DSP Report: operator mul_ln1118_981_fu_6261_p2 is absorbed into DSP mul_ln1118_981_fu_6261_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_979_fu_7531_p2, operation Mode is: A2*(B:0x34).\n",
      "DSP Report: register mul_ln1118_980_fu_4706_p2 is absorbed into DSP mul_ln1118_979_fu_7531_p2.\n",
      "DSP Report: operator mul_ln1118_979_fu_7531_p2 is absorbed into DSP mul_ln1118_979_fu_7531_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_960_fu_7030_p2, operation Mode is: A2*(B:0x3ffdd).\n",
      "DSP Report: register mul_ln1118_960_fu_7030_p2 is absorbed into DSP mul_ln1118_960_fu_7030_p2.\n",
      "DSP Report: operator mul_ln1118_960_fu_7030_p2 is absorbed into DSP mul_ln1118_960_fu_7030_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_956_fu_7149_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_957_fu_6687_p2 is absorbed into DSP mul_ln1118_956_fu_7149_p2.\n",
      "DSP Report: operator mul_ln1118_956_fu_7149_p2 is absorbed into DSP mul_ln1118_956_fu_7149_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_902_fu_3968_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_902_fu_3968_p2 is absorbed into DSP mul_ln1118_902_fu_3968_p2.\n",
      "DSP Report: operator mul_ln1118_902_fu_3968_p2 is absorbed into DSP mul_ln1118_902_fu_3968_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_892_fu_3958_p2, operation Mode is: A2*(B:0x3ffc9).\n",
      "DSP Report: register mul_ln1118_892_fu_3958_p2 is absorbed into DSP mul_ln1118_892_fu_3958_p2.\n",
      "DSP Report: operator mul_ln1118_892_fu_3958_p2 is absorbed into DSP mul_ln1118_892_fu_3958_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_895_fu_6575_p2, operation Mode is: A2*(B:0x3ff8b).\n",
      "DSP Report: register mul_ln1118_897_fu_3963_p2 is absorbed into DSP mul_ln1118_895_fu_6575_p2.\n",
      "DSP Report: operator mul_ln1118_895_fu_6575_p2 is absorbed into DSP mul_ln1118_895_fu_6575_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_798_fu_6046_p2, operation Mode is: A2*(B:0x59).\n",
      "DSP Report: register mul_ln1118_798_fu_6046_p2 is absorbed into DSP mul_ln1118_798_fu_6046_p2.\n",
      "DSP Report: operator mul_ln1118_798_fu_6046_p2 is absorbed into DSP mul_ln1118_798_fu_6046_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_687_fu_5895_p2, operation Mode is: A2*(B:0x31).\n",
      "DSP Report: register mul_ln1118_687_fu_5895_p2 is absorbed into DSP mul_ln1118_687_fu_5895_p2.\n",
      "DSP Report: operator mul_ln1118_687_fu_5895_p2 is absorbed into DSP mul_ln1118_687_fu_5895_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_690_fu_7205_p2, operation Mode is: A2*(B:0x32).\n",
      "DSP Report: register mul_ln1118_690_fu_7205_p2 is absorbed into DSP mul_ln1118_690_fu_7205_p2.\n",
      "DSP Report: operator mul_ln1118_690_fu_7205_p2 is absorbed into DSP mul_ln1118_690_fu_7205_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_683_fu_6806_p2, operation Mode is: A2*(B:0x56).\n",
      "DSP Report: register mul_ln1118_683_fu_6806_p2 is absorbed into DSP mul_ln1118_683_fu_6806_p2.\n",
      "DSP Report: operator mul_ln1118_683_fu_6806_p2 is absorbed into DSP mul_ln1118_683_fu_6806_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_679_fu_5887_p2, operation Mode is: A2*(B:0x5d).\n",
      "DSP Report: register mul_ln1118_679_fu_5887_p2 is absorbed into DSP mul_ln1118_679_fu_5887_p2.\n",
      "DSP Report: operator mul_ln1118_679_fu_5887_p2 is absorbed into DSP mul_ln1118_679_fu_5887_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_655_fu_6778_p2, operation Mode is: A2*(B:0x65).\n",
      "DSP Report: register mul_ln1118_655_fu_6778_p2 is absorbed into DSP mul_ln1118_655_fu_6778_p2.\n",
      "DSP Report: operator mul_ln1118_655_fu_6778_p2 is absorbed into DSP mul_ln1118_655_fu_6778_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_626_fu_7116_p2, operation Mode is: A2*(B:0x26).\n",
      "DSP Report: register mul_ln1118_626_fu_7116_p2 is absorbed into DSP mul_ln1118_626_fu_7116_p2.\n",
      "DSP Report: operator mul_ln1118_626_fu_7116_p2 is absorbed into DSP mul_ln1118_626_fu_7116_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_623_fu_5044_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_623_fu_5044_p2 is absorbed into DSP mul_ln1118_623_fu_5044_p2.\n",
      "DSP Report: operator mul_ln1118_623_fu_5044_p2 is absorbed into DSP mul_ln1118_623_fu_5044_p2.\n",
      "DSP Report: Generating DSP trunc_ln708_229_reg_27226761_reg, operation Mode is: (A2*(B:0xe7))'.\n",
      "DSP Report: register mul_ln1118_559_fu_5727_p2 is absorbed into DSP trunc_ln708_229_reg_27226761_reg.\n",
      "DSP Report: register trunc_ln708_229_reg_27226761_reg is absorbed into DSP trunc_ln708_229_reg_27226761_reg.\n",
      "DSP Report: operator mul_ln1118_558_fu_5726_p2 is absorbed into DSP trunc_ln708_229_reg_27226761_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_358_fu_5160_p2, operation Mode is: A2*(B:0x3ff6a).\n",
      "DSP Report: register mul_ln1118_358_fu_5160_p2 is absorbed into DSP mul_ln1118_358_fu_5160_p2.\n",
      "DSP Report: operator mul_ln1118_358_fu_5160_p2 is absorbed into DSP mul_ln1118_358_fu_5160_p2.\n",
      "DSP Report: Generating DSP trunc_ln708_87_reg_27226756_reg, operation Mode is: (A2*(B:0x5c))'.\n",
      "DSP Report: register trunc_ln708_87_reg_27226756_reg is absorbed into DSP trunc_ln708_87_reg_27226756_reg.\n",
      "DSP Report: register trunc_ln708_87_reg_27226756_reg is absorbed into DSP trunc_ln708_87_reg_27226756_reg.\n",
      "DSP Report: operator mul_ln1118_238_fu_6849_p2 is absorbed into DSP trunc_ln708_87_reg_27226756_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_199_fu_7469_p2, operation Mode is: A2*(B:0x3ffdb).\n",
      "DSP Report: register mul_ln1118_199_fu_7469_p2 is absorbed into DSP mul_ln1118_199_fu_7469_p2.\n",
      "DSP Report: operator mul_ln1118_199_fu_7469_p2 is absorbed into DSP mul_ln1118_199_fu_7469_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_204_fu_7474_p2, operation Mode is: A2*(B:0x3ffce).\n",
      "DSP Report: register mul_ln1118_204_fu_7474_p2 is absorbed into DSP mul_ln1118_204_fu_7474_p2.\n",
      "DSP Report: operator mul_ln1118_204_fu_7474_p2 is absorbed into DSP mul_ln1118_204_fu_7474_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_194_fu_7464_p2, operation Mode is: A2*(B:0x3ffa9).\n",
      "DSP Report: register mul_ln1118_194_fu_7464_p2 is absorbed into DSP mul_ln1118_194_fu_7464_p2.\n",
      "DSP Report: operator mul_ln1118_194_fu_7464_p2 is absorbed into DSP mul_ln1118_194_fu_7464_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_251_fu_5857_p2, operation Mode is: A2*(B:0x6e).\n",
      "DSP Report: register mul_ln1118_252_fu_5395_p2 is absorbed into DSP mul_ln1118_251_fu_5857_p2.\n",
      "DSP Report: operator mul_ln1118_251_fu_5857_p2 is absorbed into DSP mul_ln1118_251_fu_5857_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_254_fu_6373_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_255_fu_7640_p2 is absorbed into DSP mul_ln1118_254_fu_6373_p2.\n",
      "DSP Report: operator mul_ln1118_254_fu_6373_p2 is absorbed into DSP mul_ln1118_254_fu_6373_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1191_fu_5332_p2, operation Mode is: A2*(B:0x3ffd4).\n",
      "DSP Report: register mul_ln1118_1192_fu_5965_p2 is absorbed into DSP mul_ln1118_1191_fu_5332_p2.\n",
      "DSP Report: operator mul_ln1118_1191_fu_5332_p2 is absorbed into DSP mul_ln1118_1191_fu_5332_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1687_fu_6732_p2, operation Mode is: A2*(B:0x3ffdb).\n",
      "DSP Report: register mul_ln1118_1686_fu_7123_p2 is absorbed into DSP mul_ln1118_1687_fu_6732_p2.\n",
      "DSP Report: operator mul_ln1118_1687_fu_6732_p2 is absorbed into DSP mul_ln1118_1687_fu_6732_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_468_fu_6535_p2, operation Mode is: A2*(B:0x2c).\n",
      "DSP Report: register mul_ln1118_468_fu_6535_p2 is absorbed into DSP mul_ln1118_468_fu_6535_p2.\n",
      "DSP Report: operator mul_ln1118_468_fu_6535_p2 is absorbed into DSP mul_ln1118_468_fu_6535_p2.\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2__14' (FDE) to 'data_V_read_int_reg_reg[1856]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2__13' (FDE) to 'data_V_read_int_reg_reg[1857]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2__12' (FDE) to 'data_V_read_int_reg_reg[1858]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2__11' (FDE) to 'data_V_read_int_reg_reg[1859]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2__10' (FDE) to 'data_V_read_int_reg_reg[1860]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2__9' (FDE) to 'data_V_read_int_reg_reg[1861]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2__8' (FDE) to 'data_V_read_int_reg_reg[1862]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2__7' (FDE) to 'data_V_read_int_reg_reg[1863]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2__6' (FDE) to 'data_V_read_int_reg_reg[1864]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2__5' (FDE) to 'data_V_read_int_reg_reg[1865]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2__4' (FDE) to 'data_V_read_int_reg_reg[1866]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2__3' (FDE) to 'data_V_read_int_reg_reg[1867]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2__2' (FDE) to 'data_V_read_int_reg_reg[1868]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2__1' (FDE) to 'data_V_read_int_reg_reg[1869]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2__0' (FDE) to 'data_V_read_int_reg_reg[1870]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_155_fu_6659_p2' (FDE) to 'data_V_read_int_reg_reg[1871]'\n",
      "INFO: [Synth 8-3886] merging instance 'mult_1340_V_reg_27226766_reg[13]' (FDE) to 'mult_1340_V_reg_27226766_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'mult_1340_V_reg_27226766_reg[14]' (FDE) to 'mult_1340_V_reg_27226766_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2__14' (FDE) to 'data_V_read_int_reg_reg[12224]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2__13' (FDE) to 'data_V_read_int_reg_reg[12225]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2__12' (FDE) to 'data_V_read_int_reg_reg[12226]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2__11' (FDE) to 'data_V_read_int_reg_reg[12227]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2__10' (FDE) to 'data_V_read_int_reg_reg[12228]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2__9' (FDE) to 'data_V_read_int_reg_reg[12229]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2__8' (FDE) to 'data_V_read_int_reg_reg[12230]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2__7' (FDE) to 'data_V_read_int_reg_reg[12231]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2__6' (FDE) to 'data_V_read_int_reg_reg[12232]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2__5' (FDE) to 'data_V_read_int_reg_reg[12233]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2__4' (FDE) to 'data_V_read_int_reg_reg[12234]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2__3' (FDE) to 'data_V_read_int_reg_reg[12235]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2__2' (FDE) to 'data_V_read_int_reg_reg[12236]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2__1' (FDE) to 'data_V_read_int_reg_reg[12237]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2__0' (FDE) to 'data_V_read_int_reg_reg[12238]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1782_fu_7097_p2' (FDE) to 'data_V_read_int_reg_reg[12239]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2__14' (FDE) to 'data_V_read_int_reg_reg[4512]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2__13' (FDE) to 'data_V_read_int_reg_reg[4513]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2__12' (FDE) to 'data_V_read_int_reg_reg[4514]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2__11' (FDE) to 'data_V_read_int_reg_reg[4515]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2__10' (FDE) to 'data_V_read_int_reg_reg[4516]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2__9' (FDE) to 'data_V_read_int_reg_reg[4517]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2__8' (FDE) to 'data_V_read_int_reg_reg[4518]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2__7' (FDE) to 'data_V_read_int_reg_reg[4519]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2__6' (FDE) to 'data_V_read_int_reg_reg[4520]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2__5' (FDE) to 'data_V_read_int_reg_reg[4521]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2__4' (FDE) to 'data_V_read_int_reg_reg[4522]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2__3' (FDE) to 'data_V_read_int_reg_reg[4523]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2__2' (FDE) to 'data_V_read_int_reg_reg[4524]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2__1' (FDE) to 'data_V_read_int_reg_reg[4525]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2__0' (FDE) to 'data_V_read_int_reg_reg[4526]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_599_fu_5758_p2' (FDE) to 'data_V_read_int_reg_reg[4527]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2__14' (FDE) to 'data_V_read_int_reg_reg[2112]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2__13' (FDE) to 'data_V_read_int_reg_reg[2113]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2__12' (FDE) to 'data_V_read_int_reg_reg[2114]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2__11' (FDE) to 'data_V_read_int_reg_reg[2115]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2__10' (FDE) to 'data_V_read_int_reg_reg[2116]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2__9' (FDE) to 'data_V_read_int_reg_reg[2117]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2__8' (FDE) to 'data_V_read_int_reg_reg[2118]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2__7' (FDE) to 'data_V_read_int_reg_reg[2119]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2__6' (FDE) to 'data_V_read_int_reg_reg[2120]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2__5' (FDE) to 'data_V_read_int_reg_reg[2121]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2__4' (FDE) to 'data_V_read_int_reg_reg[2122]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2__3' (FDE) to 'data_V_read_int_reg_reg[2123]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2__2' (FDE) to 'data_V_read_int_reg_reg[2124]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2__1' (FDE) to 'data_V_read_int_reg_reg[2125]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2__0' (FDE) to 'data_V_read_int_reg_reg[2126]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_207_fu_4863_p2' (FDE) to 'data_V_read_int_reg_reg[2127]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2__14' (FDE) to 'data_V_read_int_reg_reg[5360]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2__13' (FDE) to 'data_V_read_int_reg_reg[5361]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2__12' (FDE) to 'data_V_read_int_reg_reg[5362]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2__11' (FDE) to 'data_V_read_int_reg_reg[5363]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2__10' (FDE) to 'data_V_read_int_reg_reg[5364]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2__9' (FDE) to 'data_V_read_int_reg_reg[5365]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2__8' (FDE) to 'data_V_read_int_reg_reg[5366]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2__7' (FDE) to 'data_V_read_int_reg_reg[5367]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2__6' (FDE) to 'data_V_read_int_reg_reg[5368]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2__5' (FDE) to 'data_V_read_int_reg_reg[5369]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2__4' (FDE) to 'data_V_read_int_reg_reg[5370]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2__3' (FDE) to 'data_V_read_int_reg_reg[5371]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2__2' (FDE) to 'data_V_read_int_reg_reg[5372]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2__1' (FDE) to 'data_V_read_int_reg_reg[5373]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2__0' (FDE) to 'data_V_read_int_reg_reg[5374]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_754_fu_7701_p2' (FDE) to 'data_V_read_int_reg_reg[5375]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2__14' (FDE) to 'data_V_read_int_reg_reg[8480]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2__13' (FDE) to 'data_V_read_int_reg_reg[8481]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2__12' (FDE) to 'data_V_read_int_reg_reg[8482]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2__11' (FDE) to 'data_V_read_int_reg_reg[8483]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2__10' (FDE) to 'data_V_read_int_reg_reg[8484]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2__9' (FDE) to 'data_V_read_int_reg_reg[8485]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2__8' (FDE) to 'data_V_read_int_reg_reg[8486]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2__7' (FDE) to 'data_V_read_int_reg_reg[8487]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2__6' (FDE) to 'data_V_read_int_reg_reg[8488]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2__5' (FDE) to 'data_V_read_int_reg_reg[8489]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2__4' (FDE) to 'data_V_read_int_reg_reg[8490]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2__3' (FDE) to 'data_V_read_int_reg_reg[8491]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2__2' (FDE) to 'data_V_read_int_reg_reg[8492]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2__1' (FDE) to 'data_V_read_int_reg_reg[8493]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2__0' (FDE) to 'data_V_read_int_reg_reg[8494]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1265_fu_4843_p2' (FDE) to 'data_V_read_int_reg_reg[8495]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1615_fu_7012_p2__14' (FDE) to 'data_V_read_int_reg_reg[10704]'\n",
      "INFO: [Synth 8-3886] merging instance 'mul_ln1118_1615_fu_7012_p2__13' (FDE) to 'data_V_read_int_reg_reg[10705]'\n",
      "INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "DSP Report: Generating DSP mul_ln1118_803_fu_7750_p2, operation Mode is: A2*(B:0x3ffb1).\n",
      "DSP Report: register mul_ln1118_803_fu_7750_p2 is absorbed into DSP mul_ln1118_803_fu_7750_p2.\n",
      "DSP Report: operator mul_ln1118_803_fu_7750_p2 is absorbed into DSP mul_ln1118_803_fu_7750_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_814_fu_7360_p2, operation Mode is: A2*(B:0x3ffca).\n",
      "DSP Report: register mul_ln1118_813_fu_5459_p2 is absorbed into DSP mul_ln1118_814_fu_7360_p2.\n",
      "DSP Report: operator mul_ln1118_814_fu_7360_p2 is absorbed into DSP mul_ln1118_814_fu_7360_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_836_fu_6936_p2, operation Mode is: A2*(B:0x3ffd5).\n",
      "DSP Report: register mul_ln1118_836_fu_6936_p2 is absorbed into DSP mul_ln1118_836_fu_6936_p2.\n",
      "DSP Report: operator mul_ln1118_836_fu_6936_p2 is absorbed into DSP mul_ln1118_836_fu_6936_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_776_fu_5109_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_776_fu_5109_p2 is absorbed into DSP mul_ln1118_776_fu_5109_p2.\n",
      "DSP Report: operator mul_ln1118_776_fu_5109_p2 is absorbed into DSP mul_ln1118_776_fu_5109_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_780_fu_6420_p2, operation Mode is: A2*(B:0x3a).\n",
      "DSP Report: register mul_ln1118_779_fu_5112_p2 is absorbed into DSP mul_ln1118_780_fu_6420_p2.\n",
      "DSP Report: operator mul_ln1118_780_fu_6420_p2 is absorbed into DSP mul_ln1118_780_fu_6420_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_771_fu_6411_p2, operation Mode is: A2*(B:0x5b).\n",
      "DSP Report: register mul_ln1118_771_fu_6411_p2 is absorbed into DSP mul_ln1118_771_fu_6411_p2.\n",
      "DSP Report: operator mul_ln1118_771_fu_6411_p2 is absorbed into DSP mul_ln1118_771_fu_6411_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_779_fu_5112_p2, operation Mode is: A2*(B:0x3ff63).\n",
      "DSP Report: register mul_ln1118_779_fu_5112_p2 is absorbed into DSP mul_ln1118_779_fu_5112_p2.\n",
      "DSP Report: operator mul_ln1118_779_fu_5112_p2 is absorbed into DSP mul_ln1118_779_fu_5112_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_813_fu_5459_p2, operation Mode is: A2*(B:0x39).\n",
      "DSP Report: register mul_ln1118_813_fu_5459_p2 is absorbed into DSP mul_ln1118_813_fu_5459_p2.\n",
      "DSP Report: operator mul_ln1118_813_fu_5459_p2 is absorbed into DSP mul_ln1118_813_fu_5459_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1759_fu_5620_p2, operation Mode is: A2*(B:0x3ffdd).\n",
      "DSP Report: register mul_ln1118_1759_fu_5620_p2 is absorbed into DSP mul_ln1118_1759_fu_5620_p2.\n",
      "DSP Report: operator mul_ln1118_1759_fu_5620_p2 is absorbed into DSP mul_ln1118_1759_fu_5620_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_774_fu_4285_p2, operation Mode is: A2*(B:0x23).\n",
      "DSP Report: register mul_ln1118_776_fu_5109_p2 is absorbed into DSP mul_ln1118_774_fu_4285_p2.\n",
      "DSP Report: operator mul_ln1118_774_fu_4285_p2 is absorbed into DSP mul_ln1118_774_fu_4285_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_778_fu_5111_p2, operation Mode is: A2*(B:0x25).\n",
      "DSP Report: register mul_ln1118_779_fu_5112_p2 is absorbed into DSP mul_ln1118_778_fu_5111_p2.\n",
      "DSP Report: operator mul_ln1118_778_fu_5111_p2 is absorbed into DSP mul_ln1118_778_fu_5111_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_769_fu_5102_p2, operation Mode is: A2*(B:0x35).\n",
      "DSP Report: register mul_ln1118_771_fu_6411_p2 is absorbed into DSP mul_ln1118_769_fu_5102_p2.\n",
      "DSP Report: operator mul_ln1118_769_fu_5102_p2 is absorbed into DSP mul_ln1118_769_fu_5102_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1752_fu_6491_p2, operation Mode is: A2*(B:0x1b).\n",
      "DSP Report: register mul_ln1118_1752_fu_6491_p2 is absorbed into DSP mul_ln1118_1752_fu_6491_p2.\n",
      "DSP Report: operator mul_ln1118_1752_fu_6491_p2 is absorbed into DSP mul_ln1118_1752_fu_6491_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_834_fu_7414_p2, operation Mode is: A2*(B:0x3ff75).\n",
      "DSP Report: register mul_ln1118_836_fu_6936_p2 is absorbed into DSP mul_ln1118_834_fu_7414_p2.\n",
      "DSP Report: operator mul_ln1118_834_fu_7414_p2 is absorbed into DSP mul_ln1118_834_fu_7414_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_838_fu_4283_p2, operation Mode is: A2*(B:0x3ff32).\n",
      "DSP Report: register mul_ln1118_838_fu_4283_p2 is absorbed into DSP mul_ln1118_838_fu_4283_p2.\n",
      "DSP Report: operator mul_ln1118_838_fu_4283_p2 is absorbed into DSP mul_ln1118_838_fu_4283_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1747_fu_4882_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_1747_fu_4882_p2 is absorbed into DSP mul_ln1118_1747_fu_4882_p2.\n",
      "DSP Report: operator mul_ln1118_1747_fu_4882_p2 is absorbed into DSP mul_ln1118_1747_fu_4882_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1742_fu_5924_p2, operation Mode is: A2*(B:0x1b).\n",
      "DSP Report: register mul_ln1118_1742_fu_5924_p2 is absorbed into DSP mul_ln1118_1742_fu_5924_p2.\n",
      "DSP Report: operator mul_ln1118_1742_fu_5924_p2 is absorbed into DSP mul_ln1118_1742_fu_5924_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1753_fu_6029_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_1752_fu_6491_p2 is absorbed into DSP mul_ln1118_1753_fu_6029_p2.\n",
      "DSP Report: operator mul_ln1118_1753_fu_6029_p2 is absorbed into DSP mul_ln1118_1753_fu_6029_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1758_fu_4526_p2, operation Mode is: A2*(B:0x51).\n",
      "DSP Report: register mul_ln1118_1758_fu_4526_p2 is absorbed into DSP mul_ln1118_1758_fu_4526_p2.\n",
      "DSP Report: operator mul_ln1118_1758_fu_4526_p2 is absorbed into DSP mul_ln1118_1758_fu_4526_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1760_fu_5158_p2, operation Mode is: A2*(B:0x58).\n",
      "DSP Report: register mul_ln1118_1759_fu_5620_p2 is absorbed into DSP mul_ln1118_1760_fu_5158_p2.\n",
      "DSP Report: operator mul_ln1118_1760_fu_5158_p2 is absorbed into DSP mul_ln1118_1760_fu_5158_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1679_fu_4254_p2, operation Mode is: A2*(B:0x47).\n",
      "DSP Report: register mul_ln1118_1679_fu_4254_p2 is absorbed into DSP mul_ln1118_1679_fu_4254_p2.\n",
      "DSP Report: operator mul_ln1118_1679_fu_4254_p2 is absorbed into DSP mul_ln1118_1679_fu_4254_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_772_fu_7327_p2, operation Mode is: A2*(B:0x1d).\n",
      "DSP Report: register mul_ln1118_771_fu_6411_p2 is absorbed into DSP mul_ln1118_772_fu_7327_p2.\n",
      "DSP Report: operator mul_ln1118_772_fu_7327_p2 is absorbed into DSP mul_ln1118_772_fu_7327_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_802_fu_6442_p2, operation Mode is: A2*(B:0x6e).\n",
      "DSP Report: register mul_ln1118_803_fu_7750_p2 is absorbed into DSP mul_ln1118_802_fu_6442_p2.\n",
      "DSP Report: operator mul_ln1118_802_fu_6442_p2 is absorbed into DSP mul_ln1118_802_fu_6442_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_346_fu_7656_p2, operation Mode is: A2*(B:0x3ffd1).\n",
      "DSP Report: register mul_ln1118_346_fu_7656_p2 is absorbed into DSP mul_ln1118_346_fu_7656_p2.\n",
      "DSP Report: operator mul_ln1118_346_fu_7656_p2 is absorbed into DSP mul_ln1118_346_fu_7656_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_837_fu_7108_p2, operation Mode is: A2*(B:0x6d).\n",
      "DSP Report: register mul_ln1118_836_fu_6936_p2 is absorbed into DSP mul_ln1118_837_fu_7108_p2.\n",
      "DSP Report: operator mul_ln1118_837_fu_7108_p2 is absorbed into DSP mul_ln1118_837_fu_7108_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_839_fu_6184_p2, operation Mode is: A2*(B:0x79).\n",
      "DSP Report: register mul_ln1118_838_fu_4283_p2 is absorbed into DSP mul_ln1118_839_fu_6184_p2.\n",
      "DSP Report: operator mul_ln1118_839_fu_6184_p2 is absorbed into DSP mul_ln1118_839_fu_6184_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_781_fu_5114_p2, operation Mode is: A2*(B:0x2e).\n",
      "DSP Report: register mul_ln1118_779_fu_5112_p2 is absorbed into DSP mul_ln1118_781_fu_5114_p2.\n",
      "DSP Report: operator mul_ln1118_781_fu_5114_p2 is absorbed into DSP mul_ln1118_781_fu_5114_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1676_fu_5640_p2, operation Mode is: A2*(B:0x25).\n",
      "DSP Report: register mul_ln1118_1679_fu_4254_p2 is absorbed into DSP mul_ln1118_1676_fu_5640_p2.\n",
      "DSP Report: operator mul_ln1118_1676_fu_5640_p2 is absorbed into DSP mul_ln1118_1676_fu_5640_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1750_fu_6320_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_1750_fu_6320_p2 is absorbed into DSP mul_ln1118_1750_fu_6320_p2.\n",
      "DSP Report: operator mul_ln1118_1750_fu_6320_p2 is absorbed into DSP mul_ln1118_1750_fu_6320_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1746_fu_5805_p2, operation Mode is: A2*(B:0x3ffbd).\n",
      "DSP Report: register mul_ln1118_1747_fu_4882_p2 is absorbed into DSP mul_ln1118_1746_fu_5805_p2.\n",
      "DSP Report: operator mul_ln1118_1746_fu_5805_p2 is absorbed into DSP mul_ln1118_1746_fu_5805_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1749_fu_4419_p2, operation Mode is: A2*(B:0x3ffd5).\n",
      "DSP Report: register mul_ln1118_1750_fu_6320_p2 is absorbed into DSP mul_ln1118_1749_fu_4419_p2.\n",
      "DSP Report: operator mul_ln1118_1749_fu_4419_p2 is absorbed into DSP mul_ln1118_1749_fu_4419_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1743_fu_7191_p2, operation Mode is: A2*(B:0x54).\n",
      "DSP Report: register mul_ln1118_1744_fu_3905_p2 is absorbed into DSP mul_ln1118_1743_fu_7191_p2.\n",
      "DSP Report: operator mul_ln1118_1743_fu_7191_p2 is absorbed into DSP mul_ln1118_1743_fu_7191_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1748_fu_7244_p2, operation Mode is: A2*(B:0xa9).\n",
      "DSP Report: register mul_ln1118_1750_fu_6320_p2 is absorbed into DSP mul_ln1118_1748_fu_7244_p2.\n",
      "DSP Report: operator mul_ln1118_1748_fu_7244_p2 is absorbed into DSP mul_ln1118_1748_fu_7244_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1751_fu_7587_p2, operation Mode is: A2*(B:0x9c).\n",
      "DSP Report: register mul_ln1118_1752_fu_6491_p2 is absorbed into DSP mul_ln1118_1751_fu_7587_p2.\n",
      "DSP Report: operator mul_ln1118_1751_fu_7587_p2 is absorbed into DSP mul_ln1118_1751_fu_7587_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1745_fu_4538_p2, operation Mode is: A2*(B:0x8c).\n",
      "DSP Report: register mul_ln1118_1747_fu_4882_p2 is absorbed into DSP mul_ln1118_1745_fu_4538_p2.\n",
      "DSP Report: operator mul_ln1118_1745_fu_4538_p2 is absorbed into DSP mul_ln1118_1745_fu_4538_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_345_fu_7655_p2, operation Mode is: A2*(B:0x3ffc3).\n",
      "DSP Report: register mul_ln1118_346_fu_7656_p2 is absorbed into DSP mul_ln1118_345_fu_7655_p2.\n",
      "DSP Report: operator mul_ln1118_345_fu_7655_p2 is absorbed into DSP mul_ln1118_345_fu_7655_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_347_fu_5043_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register mul_ln1118_348_fu_4652_p2 is absorbed into DSP mul_ln1118_347_fu_5043_p2.\n",
      "DSP Report: operator mul_ln1118_347_fu_5043_p2 is absorbed into DSP mul_ln1118_347_fu_5043_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1744_fu_3905_p2, operation Mode is: A2*(B:0x3ffd7).\n",
      "DSP Report: register mul_ln1118_1744_fu_3905_p2 is absorbed into DSP mul_ln1118_1744_fu_3905_p2.\n",
      "DSP Report: operator mul_ln1118_1744_fu_3905_p2 is absorbed into DSP mul_ln1118_1744_fu_3905_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_105_fu_6028_p2, operation Mode is: A2*(B:0x3ffb4).\n",
      "DSP Report: register mul_ln1118_105_fu_6028_p2 is absorbed into DSP mul_ln1118_105_fu_6028_p2.\n",
      "DSP Report: operator mul_ln1118_105_fu_6028_p2 is absorbed into DSP mul_ln1118_105_fu_6028_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_108_fu_6031_p2, operation Mode is: A2*(B:0x3ffae).\n",
      "DSP Report: register mul_ln1118_108_fu_6031_p2 is absorbed into DSP mul_ln1118_108_fu_6031_p2.\n",
      "DSP Report: operator mul_ln1118_108_fu_6031_p2 is absorbed into DSP mul_ln1118_108_fu_6031_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_775_fu_7330_p2, operation Mode is: A2*(B:0x3fee1).\n",
      "DSP Report: register mul_ln1118_777_fu_5110_p2 is absorbed into DSP mul_ln1118_775_fu_7330_p2.\n",
      "DSP Report: operator mul_ln1118_775_fu_7330_p2 is absorbed into DSP mul_ln1118_775_fu_7330_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_765_fu_5098_p2, operation Mode is: A2*(B:0x3ff07).\n",
      "DSP Report: register mul_ln1118_765_fu_5098_p2 is absorbed into DSP mul_ln1118_765_fu_5098_p2.\n",
      "DSP Report: operator mul_ln1118_765_fu_5098_p2 is absorbed into DSP mul_ln1118_765_fu_5098_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_770_fu_7717_p2, operation Mode is: A2*(B:0x3fe91).\n",
      "DSP Report: register mul_ln1118_770_fu_7717_p2 is absorbed into DSP mul_ln1118_770_fu_7717_p2.\n",
      "DSP Report: operator mul_ln1118_770_fu_7717_p2 is absorbed into DSP mul_ln1118_770_fu_7717_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_768_fu_7715_p2, operation Mode is: A2*(B:0x3fe84).\n",
      "DSP Report: register mul_ln1118_768_fu_7715_p2 is absorbed into DSP mul_ln1118_768_fu_7715_p2.\n",
      "DSP Report: operator mul_ln1118_768_fu_7715_p2 is absorbed into DSP mul_ln1118_768_fu_7715_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_669_fu_4178_p2, operation Mode is: A2*(B:0x3ffd1).\n",
      "DSP Report: register mul_ln1118_669_fu_4178_p2 is absorbed into DSP mul_ln1118_669_fu_4178_p2.\n",
      "DSP Report: operator mul_ln1118_669_fu_4178_p2 is absorbed into DSP mul_ln1118_669_fu_4178_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_939_fu_6992_p2, operation Mode is: A2*(B:0x3ffab).\n",
      "DSP Report: register mul_ln1118_939_fu_6992_p2 is absorbed into DSP mul_ln1118_939_fu_6992_p2.\n",
      "DSP Report: operator mul_ln1118_939_fu_6992_p2 is absorbed into DSP mul_ln1118_939_fu_6992_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1524_fu_5708_p2, operation Mode is: A2*(B:0x75).\n",
      "DSP Report: register mul_ln1118_1524_fu_5708_p2 is absorbed into DSP mul_ln1118_1524_fu_5708_p2.\n",
      "DSP Report: operator mul_ln1118_1524_fu_5708_p2 is absorbed into DSP mul_ln1118_1524_fu_5708_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1527_fu_7780_p2, operation Mode is: A2*(B:0x51).\n",
      "DSP Report: register mul_ln1118_1527_fu_7780_p2 is absorbed into DSP mul_ln1118_1527_fu_7780_p2.\n",
      "DSP Report: operator mul_ln1118_1527_fu_7780_p2 is absorbed into DSP mul_ln1118_1527_fu_7780_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1521_fu_5999_p2, operation Mode is: A2*(B:0x59).\n",
      "DSP Report: register mul_ln1118_1521_fu_5999_p2 is absorbed into DSP mul_ln1118_1521_fu_5999_p2.\n",
      "DSP Report: operator mul_ln1118_1521_fu_5999_p2 is absorbed into DSP mul_ln1118_1521_fu_5999_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1518_fu_5022_p2, operation Mode is: A2*(B:0xab).\n",
      "DSP Report: register mul_ln1118_1518_fu_5022_p2 is absorbed into DSP mul_ln1118_1518_fu_5022_p2.\n",
      "DSP Report: operator mul_ln1118_1518_fu_5022_p2 is absorbed into DSP mul_ln1118_1518_fu_5022_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_462_fu_6897_p2, operation Mode is: A2*(B:0x4a).\n",
      "DSP Report: register mul_ln1118_462_fu_6897_p2 is absorbed into DSP mul_ln1118_462_fu_6897_p2.\n",
      "DSP Report: operator mul_ln1118_462_fu_6897_p2 is absorbed into DSP mul_ln1118_462_fu_6897_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_777_fu_5110_p2, operation Mode is: A2*(B:0x29).\n",
      "DSP Report: register mul_ln1118_777_fu_5110_p2 is absorbed into DSP mul_ln1118_777_fu_5110_p2.\n",
      "DSP Report: operator mul_ln1118_777_fu_5110_p2 is absorbed into DSP mul_ln1118_777_fu_5110_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_670_fu_5878_p2, operation Mode is: A2*(B:0xbf).\n",
      "DSP Report: register mul_ln1118_669_fu_4178_p2 is absorbed into DSP mul_ln1118_670_fu_5878_p2.\n",
      "DSP Report: operator mul_ln1118_670_fu_5878_p2 is absorbed into DSP mul_ln1118_670_fu_5878_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_673_fu_5881_p2, operation Mode is: A2*(B:0x8a).\n",
      "DSP Report: register mul_ln1118_673_fu_5881_p2 is absorbed into DSP mul_ln1118_673_fu_5881_p2.\n",
      "DSP Report: operator mul_ln1118_673_fu_5881_p2 is absorbed into DSP mul_ln1118_673_fu_5881_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_662_fu_4171_p2, operation Mode is: A2*(B:0x57).\n",
      "DSP Report: register mul_ln1118_662_fu_4171_p2 is absorbed into DSP mul_ln1118_662_fu_4171_p2.\n",
      "DSP Report: operator mul_ln1118_662_fu_4171_p2 is absorbed into DSP mul_ln1118_662_fu_4171_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_665_fu_6788_p2, operation Mode is: A2*(B:0x8b).\n",
      "DSP Report: register mul_ln1118_665_fu_6788_p2 is absorbed into DSP mul_ln1118_665_fu_6788_p2.\n",
      "DSP Report: operator mul_ln1118_665_fu_6788_p2 is absorbed into DSP mul_ln1118_665_fu_6788_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_659_fu_5867_p2, operation Mode is: A2*(B:0x23).\n",
      "DSP Report: register mul_ln1118_659_fu_5867_p2 is absorbed into DSP mul_ln1118_659_fu_5867_p2.\n",
      "DSP Report: operator mul_ln1118_659_fu_5867_p2 is absorbed into DSP mul_ln1118_659_fu_5867_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_668_fu_5484_p2, operation Mode is: A2*(B:0x3ffd2).\n",
      "DSP Report: register mul_ln1118_669_fu_4178_p2 is absorbed into DSP mul_ln1118_668_fu_5484_p2.\n",
      "DSP Report: operator mul_ln1118_668_fu_5484_p2 is absorbed into DSP mul_ln1118_668_fu_5484_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_658_fu_6781_p2, operation Mode is: A2*(B:0x67).\n",
      "DSP Report: register mul_ln1118_659_fu_5867_p2 is absorbed into DSP mul_ln1118_658_fu_6781_p2.\n",
      "DSP Report: operator mul_ln1118_658_fu_6781_p2 is absorbed into DSP mul_ln1118_658_fu_6781_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_661_fu_4562_p2, operation Mode is: A2*(B:0x73).\n",
      "DSP Report: register mul_ln1118_662_fu_4171_p2 is absorbed into DSP mul_ln1118_661_fu_4562_p2.\n",
      "DSP Report: operator mul_ln1118_661_fu_4562_p2 is absorbed into DSP mul_ln1118_661_fu_4562_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_101_fu_7331_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register mul_ln1118_101_fu_7331_p2 is absorbed into DSP mul_ln1118_101_fu_7331_p2.\n",
      "DSP Report: operator mul_ln1118_101_fu_7331_p2 is absorbed into DSP mul_ln1118_101_fu_7331_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_764_fu_7711_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_765_fu_5098_p2 is absorbed into DSP mul_ln1118_764_fu_7711_p2.\n",
      "DSP Report: operator mul_ln1118_764_fu_7711_p2 is absorbed into DSP mul_ln1118_764_fu_7711_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_767_fu_5100_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_768_fu_7715_p2 is absorbed into DSP mul_ln1118_767_fu_5100_p2.\n",
      "DSP Report: operator mul_ln1118_767_fu_5100_p2 is absorbed into DSP mul_ln1118_767_fu_5100_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_111_fu_6899_p2, operation Mode is: A2*(B:0x3ff92).\n",
      "DSP Report: register mul_ln1118_108_fu_6031_p2 is absorbed into DSP mul_ln1118_111_fu_6899_p2.\n",
      "DSP Report: operator mul_ln1118_111_fu_6899_p2 is absorbed into DSP mul_ln1118_111_fu_6899_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_104_fu_7334_p2, operation Mode is: A2*(B:0x3ffc5).\n",
      "DSP Report: register mul_ln1118_104_fu_7334_p2 is absorbed into DSP mul_ln1118_104_fu_7334_p2.\n",
      "DSP Report: operator mul_ln1118_104_fu_7334_p2 is absorbed into DSP mul_ln1118_104_fu_7334_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_934_fu_5210_p2, operation Mode is: A2*(B:0x3ff1f).\n",
      "DSP Report: register mul_ln1118_934_fu_5210_p2 is absorbed into DSP mul_ln1118_934_fu_5210_p2.\n",
      "DSP Report: operator mul_ln1118_934_fu_5210_p2 is absorbed into DSP mul_ln1118_934_fu_5210_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_943_fu_4510_p2, operation Mode is: A2*(B:0x79).\n",
      "DSP Report: register mul_ln1118_943_fu_4510_p2 is absorbed into DSP mul_ln1118_943_fu_4510_p2.\n",
      "DSP Report: operator mul_ln1118_943_fu_4510_p2 is absorbed into DSP mul_ln1118_943_fu_4510_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_947_fu_4391_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_947_fu_4391_p2 is absorbed into DSP mul_ln1118_947_fu_4391_p2.\n",
      "DSP Report: operator mul_ln1118_947_fu_4391_p2 is absorbed into DSP mul_ln1118_947_fu_4391_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_937_fu_6821_p2, operation Mode is: A2*(B:0x3ff5c).\n",
      "DSP Report: register mul_ln1118_939_fu_6992_p2 is absorbed into DSP mul_ln1118_937_fu_6821_p2.\n",
      "DSP Report: operator mul_ln1118_937_fu_6821_p2 is absorbed into DSP mul_ln1118_937_fu_6821_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1779_fu_6120_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_1779_fu_6120_p2 is absorbed into DSP mul_ln1118_1779_fu_6120_p2.\n",
      "DSP Report: operator mul_ln1118_1779_fu_6120_p2 is absorbed into DSP mul_ln1118_1779_fu_6120_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1777_fu_5949_p2, operation Mode is: A2*(B:0x2c).\n",
      "DSP Report: register mul_ln1118_1777_fu_5949_p2 is absorbed into DSP mul_ln1118_1777_fu_5949_p2.\n",
      "DSP Report: operator mul_ln1118_1777_fu_5949_p2 is absorbed into DSP mul_ln1118_1777_fu_5949_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_663_fu_5871_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_662_fu_4171_p2 is absorbed into DSP mul_ln1118_663_fu_5871_p2.\n",
      "DSP Report: operator mul_ln1118_663_fu_5871_p2 is absorbed into DSP mul_ln1118_663_fu_5871_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_671_fu_5879_p2, operation Mode is: A2*(B:0x12f).\n",
      "DSP Report: register mul_ln1118_669_fu_4178_p2 is absorbed into DSP mul_ln1118_671_fu_5879_p2.\n",
      "DSP Report: operator mul_ln1118_671_fu_5879_p2 is absorbed into DSP mul_ln1118_671_fu_5879_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_674_fu_7189_p2, operation Mode is: A2*(B:0xbf).\n",
      "DSP Report: register mul_ln1118_673_fu_5881_p2 is absorbed into DSP mul_ln1118_674_fu_7189_p2.\n",
      "DSP Report: operator mul_ln1118_674_fu_7189_p2 is absorbed into DSP mul_ln1118_674_fu_7189_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_666_fu_7181_p2, operation Mode is: A2*(B:0xc4).\n",
      "DSP Report: register mul_ln1118_665_fu_6788_p2 is absorbed into DSP mul_ln1118_666_fu_7181_p2.\n",
      "DSP Report: operator mul_ln1118_666_fu_7181_p2 is absorbed into DSP mul_ln1118_666_fu_7181_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1535_fu_4084_p2, operation Mode is: A2*(B:0x3ffc7).\n",
      "DSP Report: register mul_ln1118_1535_fu_4084_p2 is absorbed into DSP mul_ln1118_1535_fu_4084_p2.\n",
      "DSP Report: operator mul_ln1118_1535_fu_4084_p2 is absorbed into DSP mul_ln1118_1535_fu_4084_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1501_fu_6858_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_1502_fu_5552_p2 is absorbed into DSP mul_ln1118_1501_fu_6858_p2.\n",
      "DSP Report: operator mul_ln1118_1501_fu_6858_p2 is absorbed into DSP mul_ln1118_1501_fu_6858_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1504_fu_4247_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_1504_fu_4247_p2 is absorbed into DSP mul_ln1118_1504_fu_4247_p2.\n",
      "DSP Report: operator mul_ln1118_1504_fu_4247_p2 is absorbed into DSP mul_ln1118_1504_fu_4247_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1502_fu_5552_p2, operation Mode is: A2*(B:0x3ffc6).\n",
      "DSP Report: register mul_ln1118_1502_fu_5552_p2 is absorbed into DSP mul_ln1118_1502_fu_5552_p2.\n",
      "DSP Report: operator mul_ln1118_1502_fu_5552_p2 is absorbed into DSP mul_ln1118_1502_fu_5552_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1499_fu_4242_p2, operation Mode is: A2*(B:0x3ffbb).\n",
      "DSP Report: register mul_ln1118_1499_fu_4242_p2 is absorbed into DSP mul_ln1118_1499_fu_4242_p2.\n",
      "DSP Report: operator mul_ln1118_1499_fu_4242_p2 is absorbed into DSP mul_ln1118_1499_fu_4242_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_940_fu_5896_p2, operation Mode is: A2*(B:0x9b).\n",
      "DSP Report: register mul_ln1118_940_fu_5896_p2 is absorbed into DSP mul_ln1118_940_fu_5896_p2.\n",
      "DSP Report: operator mul_ln1118_940_fu_5896_p2 is absorbed into DSP mul_ln1118_940_fu_5896_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1536_fu_4256_p2, operation Mode is: A2*(B:0x3ffab).\n",
      "DSP Report: register mul_ln1118_1535_fu_4084_p2 is absorbed into DSP mul_ln1118_1536_fu_4256_p2.\n",
      "DSP Report: operator mul_ln1118_1536_fu_4256_p2 is absorbed into DSP mul_ln1118_1536_fu_4256_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_100_fu_6938_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register mul_ln1118_101_fu_7331_p2 is absorbed into DSP mul_ln1118_100_fu_6938_p2.\n",
      "DSP Report: operator mul_ln1118_100_fu_6938_p2 is absorbed into DSP mul_ln1118_100_fu_6938_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_107_fu_4723_p2, operation Mode is: A2*(B:0x3ffb7).\n",
      "DSP Report: register mul_ln1118_105_fu_6028_p2 is absorbed into DSP mul_ln1118_107_fu_4723_p2.\n",
      "DSP Report: operator mul_ln1118_107_fu_4723_p2 is absorbed into DSP mul_ln1118_107_fu_4723_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_110_fu_4726_p2, operation Mode is: A2*(B:0x3ffd5).\n",
      "DSP Report: register mul_ln1118_108_fu_6031_p2 is absorbed into DSP mul_ln1118_110_fu_4726_p2.\n",
      "DSP Report: operator mul_ln1118_110_fu_4726_p2 is absorbed into DSP mul_ln1118_110_fu_4726_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_969_fu_6964_p2, operation Mode is: A2*(B:0x3ff2b).\n",
      "DSP Report: register mul_ln1118_969_fu_6964_p2 is absorbed into DSP mul_ln1118_969_fu_6964_p2.\n",
      "DSP Report: operator mul_ln1118_969_fu_6964_p2 is absorbed into DSP mul_ln1118_969_fu_6964_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1512_fu_3875_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_1513_fu_7332_p2 is absorbed into DSP mul_ln1118_1512_fu_3875_p2.\n",
      "DSP Report: operator mul_ln1118_1512_fu_3875_p2 is absorbed into DSP mul_ln1118_1512_fu_3875_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1505_fu_4248_p2, operation Mode is: A2*(B:0x4a).\n",
      "DSP Report: register mul_ln1118_1504_fu_4247_p2 is absorbed into DSP mul_ln1118_1505_fu_4248_p2.\n",
      "DSP Report: operator mul_ln1118_1505_fu_4248_p2 is absorbed into DSP mul_ln1118_1505_fu_4248_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1509_fu_3993_p2, operation Mode is: A2*(B:0x65).\n",
      "DSP Report: register mul_ln1118_1509_fu_3993_p2 is absorbed into DSP mul_ln1118_1509_fu_3993_p2.\n",
      "DSP Report: operator mul_ln1118_1509_fu_3993_p2 is absorbed into DSP mul_ln1118_1509_fu_3993_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1522_fu_6632_p2, operation Mode is: A2*(B:0x3ffdd).\n",
      "DSP Report: register mul_ln1118_1521_fu_5999_p2 is absorbed into DSP mul_ln1118_1522_fu_6632_p2.\n",
      "DSP Report: operator mul_ln1118_1522_fu_6632_p2 is absorbed into DSP mul_ln1118_1522_fu_6632_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1525_fu_4785_p2, operation Mode is: A2*(B:0x3ffb1).\n",
      "DSP Report: register mul_ln1118_1524_fu_5708_p2 is absorbed into DSP mul_ln1118_1525_fu_4785_p2.\n",
      "DSP Report: operator mul_ln1118_1525_fu_4785_p2 is absorbed into DSP mul_ln1118_1525_fu_4785_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1528_fu_7318_p2, operation Mode is: A2*(B:0x3ffd6).\n",
      "DSP Report: register mul_ln1118_1527_fu_7780_p2 is absorbed into DSP mul_ln1118_1528_fu_7318_p2.\n",
      "DSP Report: operator mul_ln1118_1528_fu_7318_p2 is absorbed into DSP mul_ln1118_1528_fu_7318_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_103_fu_6026_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_104_fu_7334_p2 is absorbed into DSP mul_ln1118_103_fu_6026_p2.\n",
      "DSP Report: operator mul_ln1118_103_fu_6026_p2 is absorbed into DSP mul_ln1118_103_fu_6026_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1520_fu_5827_p2, operation Mode is: A2*(B:0x5a).\n",
      "DSP Report: register mul_ln1118_1521_fu_5999_p2 is absorbed into DSP mul_ln1118_1520_fu_5827_p2.\n",
      "DSP Report: operator mul_ln1118_1520_fu_5827_p2 is absorbed into DSP mul_ln1118_1520_fu_5827_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1517_fu_3928_p2, operation Mode is: A2*(B:0x55).\n",
      "DSP Report: register mul_ln1118_1518_fu_5022_p2 is absorbed into DSP mul_ln1118_1517_fu_3928_p2.\n",
      "DSP Report: operator mul_ln1118_1517_fu_3928_p2 is absorbed into DSP mul_ln1118_1517_fu_3928_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_936_fu_4920_p2, operation Mode is: A2*(B:0x3ffd6).\n",
      "DSP Report: register mul_ln1118_934_fu_5210_p2 is absorbed into DSP mul_ln1118_936_fu_4920_p2.\n",
      "DSP Report: operator mul_ln1118_936_fu_4920_p2 is absorbed into DSP mul_ln1118_936_fu_4920_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_945_fu_5315_p2, operation Mode is: A2*(B:0x3ff62).\n",
      "DSP Report: register mul_ln1118_943_fu_4510_p2 is absorbed into DSP mul_ln1118_945_fu_5315_p2.\n",
      "DSP Report: operator mul_ln1118_945_fu_5315_p2 is absorbed into DSP mul_ln1118_945_fu_5315_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_949_fu_7559_p2, operation Mode is: A2*(B:0x3ffd7).\n",
      "DSP Report: register mul_ln1118_947_fu_4391_p2 is absorbed into DSP mul_ln1118_949_fu_7559_p2.\n",
      "DSP Report: operator mul_ln1118_949_fu_7559_p2 is absorbed into DSP mul_ln1118_949_fu_7559_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_941_fu_5434_p2, operation Mode is: A2*(B:0x3ffea).\n",
      "DSP Report: register mul_ln1118_940_fu_5896_p2 is absorbed into DSP mul_ln1118_941_fu_5434_p2.\n",
      "DSP Report: operator mul_ln1118_941_fu_5434_p2 is absorbed into DSP mul_ln1118_941_fu_5434_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_106_fu_4722_p2, operation Mode is: A2*(B:0x47).\n",
      "DSP Report: register mul_ln1118_105_fu_6028_p2 is absorbed into DSP mul_ln1118_106_fu_4722_p2.\n",
      "DSP Report: operator mul_ln1118_106_fu_4722_p2 is absorbed into DSP mul_ln1118_106_fu_4722_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_109_fu_4725_p2, operation Mode is: A2*(B:0x39).\n",
      "DSP Report: register mul_ln1118_108_fu_6031_p2 is absorbed into DSP mul_ln1118_109_fu_4725_p2.\n",
      "DSP Report: operator mul_ln1118_109_fu_4725_p2 is absorbed into DSP mul_ln1118_109_fu_4725_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1516_fu_5485_p2, operation Mode is: A2*(B:0x3ffa3).\n",
      "DSP Report: register mul_ln1118_1518_fu_5022_p2 is absorbed into DSP mul_ln1118_1516_fu_5485_p2.\n",
      "DSP Report: operator mul_ln1118_1516_fu_5485_p2 is absorbed into DSP mul_ln1118_1516_fu_5485_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1507_fu_7280_p2, operation Mode is: A2*(B:0x27).\n",
      "DSP Report: register mul_ln1118_1509_fu_3993_p2 is absorbed into DSP mul_ln1118_1507_fu_7280_p2.\n",
      "DSP Report: operator mul_ln1118_1507_fu_7280_p2 is absorbed into DSP mul_ln1118_1507_fu_7280_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1533_fu_5642_p2, operation Mode is: A2*(B:0x3ffa8).\n",
      "DSP Report: register mul_ln1118_1535_fu_4084_p2 is absorbed into DSP mul_ln1118_1533_fu_5642_p2.\n",
      "DSP Report: operator mul_ln1118_1533_fu_5642_p2 is absorbed into DSP mul_ln1118_1533_fu_5642_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1526_fu_7781_p2, operation Mode is: A2*(B:0x3ffd1).\n",
      "DSP Report: register mul_ln1118_1527_fu_7780_p2 is absorbed into DSP mul_ln1118_1526_fu_7781_p2.\n",
      "DSP Report: operator mul_ln1118_1526_fu_7781_p2 is absorbed into DSP mul_ln1118_1526_fu_7781_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1519_fu_4560_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_1521_fu_5999_p2 is absorbed into DSP mul_ln1118_1519_fu_4560_p2.\n",
      "DSP Report: operator mul_ln1118_1519_fu_4560_p2 is absorbed into DSP mul_ln1118_1519_fu_4560_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_968_fu_7426_p2, operation Mode is: A2*(B:0x3ffc9).\n",
      "DSP Report: register mul_ln1118_969_fu_6964_p2 is absorbed into DSP mul_ln1118_968_fu_7426_p2.\n",
      "DSP Report: operator mul_ln1118_968_fu_7426_p2 is absorbed into DSP mul_ln1118_968_fu_7426_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_672_fu_4573_p2, operation Mode is: A2*(B:0x3ff95).\n",
      "DSP Report: register mul_ln1118_669_fu_4178_p2 is absorbed into DSP mul_ln1118_672_fu_4573_p2.\n",
      "DSP Report: operator mul_ln1118_672_fu_4573_p2 is absorbed into DSP mul_ln1118_672_fu_4573_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_660_fu_4561_p2, operation Mode is: A2*(B:0x53).\n",
      "DSP Report: register mul_ln1118_659_fu_5867_p2 is absorbed into DSP mul_ln1118_660_fu_4561_p2.\n",
      "DSP Report: operator mul_ln1118_660_fu_4561_p2 is absorbed into DSP mul_ln1118_660_fu_4561_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_664_fu_7179_p2, operation Mode is: A2*(B:0x25).\n",
      "DSP Report: register mul_ln1118_662_fu_4171_p2 is absorbed into DSP mul_ln1118_664_fu_7179_p2.\n",
      "DSP Report: operator mul_ln1118_664_fu_7179_p2 is absorbed into DSP mul_ln1118_664_fu_7179_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_667_fu_4568_p2, operation Mode is: A2*(B:0x3ffa5).\n",
      "DSP Report: register mul_ln1118_665_fu_6788_p2 is absorbed into DSP mul_ln1118_667_fu_4568_p2.\n",
      "DSP Report: operator mul_ln1118_667_fu_4568_p2 is absorbed into DSP mul_ln1118_667_fu_4568_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1498_fu_6463_p2, operation Mode is: A2*(B:0x4e).\n",
      "DSP Report: register mul_ln1118_1499_fu_4242_p2 is absorbed into DSP mul_ln1118_1498_fu_6463_p2.\n",
      "DSP Report: operator mul_ln1118_1498_fu_6463_p2 is absorbed into DSP mul_ln1118_1498_fu_6463_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1500_fu_4243_p2, operation Mode is: A2*(B:0x6b).\n",
      "DSP Report: register mul_ln1118_1502_fu_5552_p2 is absorbed into DSP mul_ln1118_1500_fu_4243_p2.\n",
      "DSP Report: operator mul_ln1118_1500_fu_4243_p2 is absorbed into DSP mul_ln1118_1500_fu_4243_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1523_fu_6170_p2, operation Mode is: A2*(B:0x3ffe3).\n",
      "DSP Report: register mul_ln1118_1524_fu_5708_p2 is absorbed into DSP mul_ln1118_1523_fu_6170_p2.\n",
      "DSP Report: operator mul_ln1118_1523_fu_6170_p2 is absorbed into DSP mul_ln1118_1523_fu_6170_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_935_fu_6650_p2, operation Mode is: A2*(B:0x5d).\n",
      "DSP Report: register mul_ln1118_934_fu_5210_p2 is absorbed into DSP mul_ln1118_935_fu_6650_p2.\n",
      "DSP Report: operator mul_ln1118_935_fu_6650_p2 is absorbed into DSP mul_ln1118_935_fu_6650_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_938_fu_3996_p2, operation Mode is: A2*(B:0x61).\n",
      "DSP Report: register mul_ln1118_939_fu_6992_p2 is absorbed into DSP mul_ln1118_938_fu_3996_p2.\n",
      "DSP Report: operator mul_ln1118_938_fu_3996_p2 is absorbed into DSP mul_ln1118_938_fu_3996_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_948_fu_6292_p2, operation Mode is: A2*(B:0x3ffb3).\n",
      "DSP Report: register mul_ln1118_947_fu_4391_p2 is absorbed into DSP mul_ln1118_948_fu_6292_p2.\n",
      "DSP Report: operator mul_ln1118_948_fu_6292_p2 is absorbed into DSP mul_ln1118_948_fu_6292_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_944_fu_7506_p2, operation Mode is: A2*(B:0x25).\n",
      "DSP Report: register mul_ln1118_943_fu_4510_p2 is absorbed into DSP mul_ln1118_944_fu_7506_p2.\n",
      "DSP Report: operator mul_ln1118_944_fu_7506_p2 is absorbed into DSP mul_ln1118_944_fu_7506_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_773_fu_6413_p2, operation Mode is: A2*(B:0x4c).\n",
      "DSP Report: register mul_ln1118_770_fu_7717_p2 is absorbed into DSP mul_ln1118_773_fu_6413_p2.\n",
      "DSP Report: operator mul_ln1118_773_fu_6413_p2 is absorbed into DSP mul_ln1118_773_fu_6413_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1776_fu_4682_p2, operation Mode is: A2*(B:0x2b).\n",
      "DSP Report: register mul_ln1118_1777_fu_5949_p2 is absorbed into DSP mul_ln1118_1776_fu_4682_p2.\n",
      "DSP Report: operator mul_ln1118_1776_fu_4682_p2 is absorbed into DSP mul_ln1118_1776_fu_4682_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1541_fu_5404_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_1541_fu_5404_p2 is absorbed into DSP mul_ln1118_1541_fu_5404_p2.\n",
      "DSP Report: operator mul_ln1118_1541_fu_5404_p2 is absorbed into DSP mul_ln1118_1541_fu_5404_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1545_fu_4190_p2, operation Mode is: A2*(B:0x2c).\n",
      "DSP Report: register mul_ln1118_1545_fu_4190_p2 is absorbed into DSP mul_ln1118_1545_fu_4190_p2.\n",
      "DSP Report: operator mul_ln1118_1545_fu_4190_p2 is absorbed into DSP mul_ln1118_1545_fu_4190_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1538_fu_5061_p2, operation Mode is: A2*(B:0x31).\n",
      "DSP Report: register mul_ln1118_1538_fu_5061_p2 is absorbed into DSP mul_ln1118_1538_fu_5061_p2.\n",
      "DSP Report: operator mul_ln1118_1538_fu_5061_p2 is absorbed into DSP mul_ln1118_1538_fu_5061_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1590_fu_6595_p2, operation Mode is: A2*(B:0x9d).\n",
      "DSP Report: register mul_ln1118_1590_fu_6595_p2 is absorbed into DSP mul_ln1118_1590_fu_6595_p2.\n",
      "DSP Report: operator mul_ln1118_1590_fu_6595_p2 is absorbed into DSP mul_ln1118_1590_fu_6595_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1593_fu_4376_p2, operation Mode is: A2*(B:0x5c).\n",
      "DSP Report: register mul_ln1118_1593_fu_4376_p2 is absorbed into DSP mul_ln1118_1593_fu_4376_p2.\n",
      "DSP Report: operator mul_ln1118_1593_fu_4376_p2 is absorbed into DSP mul_ln1118_1593_fu_4376_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1168_fu_7313_p2, operation Mode is: A2*(B:0x3ff61).\n",
      "DSP Report: register mul_ln1118_1168_fu_7313_p2 is absorbed into DSP mul_ln1118_1168_fu_7313_p2.\n",
      "DSP Report: operator mul_ln1118_1168_fu_7313_p2 is absorbed into DSP mul_ln1118_1168_fu_7313_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1172_fu_7194_p2, operation Mode is: A2*(B:0x3ffd1).\n",
      "DSP Report: register mul_ln1118_1172_fu_7194_p2 is absorbed into DSP mul_ln1118_1172_fu_7194_p2.\n",
      "DSP Report: operator mul_ln1118_1172_fu_7194_p2 is absorbed into DSP mul_ln1118_1172_fu_7194_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1165_fu_4607_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register mul_ln1118_1165_fu_4607_p2 is absorbed into DSP mul_ln1118_1165_fu_4607_p2.\n",
      "DSP Report: operator mul_ln1118_1165_fu_4607_p2 is absorbed into DSP mul_ln1118_1165_fu_4607_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1539_fu_5800_p2, operation Mode is: A2*(B:0x3ffcb).\n",
      "DSP Report: register mul_ln1118_1538_fu_5061_p2 is absorbed into DSP mul_ln1118_1539_fu_5800_p2.\n",
      "DSP Report: operator mul_ln1118_1539_fu_5800_p2 is absorbed into DSP mul_ln1118_1539_fu_5800_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1542_fu_4308_p2, operation Mode is: A2*(B:0x3ffd5).\n",
      "DSP Report: register mul_ln1118_1541_fu_5404_p2 is absorbed into DSP mul_ln1118_1542_fu_4308_p2.\n",
      "DSP Report: operator mul_ln1118_1542_fu_4308_p2 is absorbed into DSP mul_ln1118_1542_fu_4308_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1552_fu_5509_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_1553_fu_4586_p2 is absorbed into DSP mul_ln1118_1552_fu_5509_p2.\n",
      "DSP Report: operator mul_ln1118_1552_fu_5509_p2 is absorbed into DSP mul_ln1118_1552_fu_5509_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1548_fu_5628_p2, operation Mode is: A2*(B:0x26).\n",
      "DSP Report: register mul_ln1118_1548_fu_5628_p2 is absorbed into DSP mul_ln1118_1548_fu_5628_p2.\n",
      "DSP Report: operator mul_ln1118_1548_fu_5628_p2 is absorbed into DSP mul_ln1118_1548_fu_5628_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1550_fu_5799_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_1553_fu_4586_p2 is absorbed into DSP mul_ln1118_1550_fu_5799_p2.\n",
      "DSP Report: operator mul_ln1118_1550_fu_5799_p2 is absorbed into DSP mul_ln1118_1550_fu_5799_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_761_fu_6401_p2, operation Mode is: A2*(B:0x3ff57).\n",
      "DSP Report: register mul_ln1118_761_fu_6401_p2 is absorbed into DSP mul_ln1118_761_fu_6401_p2.\n",
      "DSP Report: operator mul_ln1118_761_fu_6401_p2 is absorbed into DSP mul_ln1118_761_fu_6401_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1573_fu_5663_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_1573_fu_5663_p2 is absorbed into DSP mul_ln1118_1573_fu_5663_p2.\n",
      "DSP Report: operator mul_ln1118_1573_fu_5663_p2 is absorbed into DSP mul_ln1118_1573_fu_5663_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1577_fu_6974_p2, operation Mode is: A2*(B:0x3ffd7).\n",
      "DSP Report: register mul_ln1118_1577_fu_6974_p2 is absorbed into DSP mul_ln1118_1577_fu_6974_p2.\n",
      "DSP Report: operator mul_ln1118_1577_fu_6974_p2 is absorbed into DSP mul_ln1118_1577_fu_6974_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1586_fu_6983_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_1586_fu_6983_p2 is absorbed into DSP mul_ln1118_1586_fu_6983_p2.\n",
      "DSP Report: operator mul_ln1118_1586_fu_6983_p2 is absorbed into DSP mul_ln1118_1586_fu_6983_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1561_fu_5842_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_1561_fu_5842_p2 is absorbed into DSP mul_ln1118_1561_fu_5842_p2.\n",
      "DSP Report: operator mul_ln1118_1561_fu_5842_p2 is absorbed into DSP mul_ln1118_1561_fu_5842_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1567_fu_4350_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_1567_fu_4350_p2 is absorbed into DSP mul_ln1118_1567_fu_4350_p2.\n",
      "DSP Report: operator mul_ln1118_1567_fu_4350_p2 is absorbed into DSP mul_ln1118_1567_fu_4350_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1563_fu_5412_p2, operation Mode is: A2*(B:0x35).\n",
      "DSP Report: register mul_ln1118_1563_fu_5412_p2 is absorbed into DSP mul_ln1118_1563_fu_5412_p2.\n",
      "DSP Report: operator mul_ln1118_1563_fu_5412_p2 is absorbed into DSP mul_ln1118_1563_fu_5412_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1591_fu_6988_p2, operation Mode is: A2*(B:0x3ffcf).\n",
      "DSP Report: register mul_ln1118_1593_fu_4376_p2 is absorbed into DSP mul_ln1118_1591_fu_6988_p2.\n",
      "DSP Report: operator mul_ln1118_1591_fu_6988_p2 is absorbed into DSP mul_ln1118_1591_fu_6988_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1598_fu_6995_p2, operation Mode is: A2*(B:0x3ffcc).\n",
      "DSP Report: register mul_ln1118_1598_fu_6995_p2 is absorbed into DSP mul_ln1118_1598_fu_6995_p2.\n",
      "DSP Report: operator mul_ln1118_1598_fu_6995_p2 is absorbed into DSP mul_ln1118_1598_fu_6995_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1595_fu_4378_p2, operation Mode is: A2*(B:0x3ffbb).\n",
      "DSP Report: register mul_ln1118_1595_fu_4378_p2 is absorbed into DSP mul_ln1118_1595_fu_4378_p2.\n",
      "DSP Report: operator mul_ln1118_1595_fu_4378_p2 is absorbed into DSP mul_ln1118_1595_fu_4378_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1175_fu_4079_p2, operation Mode is: A2*(B:0x3ffce).\n",
      "DSP Report: register mul_ln1118_1175_fu_4079_p2 is absorbed into DSP mul_ln1118_1175_fu_4079_p2.\n",
      "DSP Report: operator mul_ln1118_1175_fu_4079_p2 is absorbed into DSP mul_ln1118_1175_fu_4079_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_736_fu_6762_p2, operation Mode is: A2*(B:0x37).\n",
      "DSP Report: register mul_ln1118_736_fu_6762_p2 is absorbed into DSP mul_ln1118_736_fu_6762_p2.\n",
      "DSP Report: operator mul_ln1118_736_fu_6762_p2 is absorbed into DSP mul_ln1118_736_fu_6762_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_728_fu_4637_p2, operation Mode is: A2*(B:0x36).\n",
      "DSP Report: register mul_ln1118_728_fu_4637_p2 is absorbed into DSP mul_ln1118_728_fu_4637_p2.\n",
      "DSP Report: operator mul_ln1118_728_fu_4637_p2 is absorbed into DSP mul_ln1118_728_fu_4637_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1594_fu_5684_p2, operation Mode is: A2*(B:0x3ffd5).\n",
      "DSP Report: register mul_ln1118_1593_fu_4376_p2 is absorbed into DSP mul_ln1118_1594_fu_5684_p2.\n",
      "DSP Report: operator mul_ln1118_1594_fu_5684_p2 is absorbed into DSP mul_ln1118_1594_fu_5684_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1597_fu_4380_p2, operation Mode is: A2*(B:0x3ffdd).\n",
      "DSP Report: register mul_ln1118_1595_fu_4378_p2 is absorbed into DSP mul_ln1118_1597_fu_4380_p2.\n",
      "DSP Report: operator mul_ln1118_1597_fu_4380_p2 is absorbed into DSP mul_ln1118_1597_fu_4380_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1588_fu_6985_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register mul_ln1118_1586_fu_6983_p2 is absorbed into DSP mul_ln1118_1588_fu_6985_p2.\n",
      "DSP Report: operator mul_ln1118_1588_fu_6985_p2 is absorbed into DSP mul_ln1118_1588_fu_6985_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1635_fu_7255_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register trunc_ln708_655_reg_27226837_reg is absorbed into DSP mul_ln1118_1635_fu_7255_p2.\n",
      "DSP Report: operator mul_ln1118_1635_fu_7255_p2 is absorbed into DSP mul_ln1118_1635_fu_7255_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1766_fu_6939_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_1766_fu_6939_p2 is absorbed into DSP mul_ln1118_1766_fu_6939_p2.\n",
      "DSP Report: operator mul_ln1118_1766_fu_6939_p2 is absorbed into DSP mul_ln1118_1766_fu_6939_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_716_fu_7357_p2, operation Mode is: A2*(B:0x3ff21).\n",
      "DSP Report: register mul_ln1118_716_fu_7357_p2 is absorbed into DSP mul_ln1118_716_fu_7357_p2.\n",
      "DSP Report: operator mul_ln1118_716_fu_7357_p2 is absorbed into DSP mul_ln1118_716_fu_7357_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1565_fu_6962_p2, operation Mode is: A2*(B:0x47).\n",
      "DSP Report: register mul_ln1118_1563_fu_5412_p2 is absorbed into DSP mul_ln1118_1565_fu_6962_p2.\n",
      "DSP Report: operator mul_ln1118_1565_fu_6962_p2 is absorbed into DSP mul_ln1118_1565_fu_6962_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1568_fu_5658_p2, operation Mode is: A2*(B:0x74).\n",
      "DSP Report: register mul_ln1118_1567_fu_4350_p2 is absorbed into DSP mul_ln1118_1568_fu_5658_p2.\n",
      "DSP Report: operator mul_ln1118_1568_fu_5658_p2 is absorbed into DSP mul_ln1118_1568_fu_5658_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1557_fu_7291_p2, operation Mode is: A2*(B:0x32).\n",
      "DSP Report: register mul_ln1118_1557_fu_7291_p2 is absorbed into DSP mul_ln1118_1557_fu_7291_p2.\n",
      "DSP Report: operator mul_ln1118_1557_fu_7291_p2 is absorbed into DSP mul_ln1118_1557_fu_7291_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1601_fu_4384_p2, operation Mode is: A2*(B:0x3ffdb).\n",
      "DSP Report: register mul_ln1118_1598_fu_6995_p2 is absorbed into DSP mul_ln1118_1601_fu_4384_p2.\n",
      "DSP Report: operator mul_ln1118_1601_fu_4384_p2 is absorbed into DSP mul_ln1118_1601_fu_4384_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1575_fu_5665_p2, operation Mode is: A2*(B:0x62).\n",
      "DSP Report: register mul_ln1118_1573_fu_5663_p2 is absorbed into DSP mul_ln1118_1575_fu_5665_p2.\n",
      "DSP Report: operator mul_ln1118_1575_fu_5665_p2 is absorbed into DSP mul_ln1118_1575_fu_5665_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1581_fu_5671_p2, operation Mode is: A2*(B:0xdc).\n",
      "DSP Report: register mul_ln1118_1581_fu_5671_p2 is absorbed into DSP mul_ln1118_1581_fu_5671_p2.\n",
      "DSP Report: operator mul_ln1118_1581_fu_5671_p2 is absorbed into DSP mul_ln1118_1581_fu_5671_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1584_fu_6981_p2, operation Mode is: A2*(B:0xa8).\n",
      "DSP Report: register mul_ln1118_1585_fu_5675_p2 is absorbed into DSP mul_ln1118_1584_fu_6981_p2.\n",
      "DSP Report: operator mul_ln1118_1584_fu_6981_p2 is absorbed into DSP mul_ln1118_1584_fu_6981_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1579_fu_4362_p2, operation Mode is: A2*(B:0xba).\n",
      "DSP Report: register mul_ln1118_1577_fu_6974_p2 is absorbed into DSP mul_ln1118_1579_fu_4362_p2.\n",
      "DSP Report: operator mul_ln1118_1579_fu_4362_p2 is absorbed into DSP mul_ln1118_1579_fu_4362_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_762_fu_7709_p2, operation Mode is: A2*(B:0x3ffa9).\n",
      "DSP Report: register mul_ln1118_761_fu_6401_p2 is absorbed into DSP mul_ln1118_762_fu_7709_p2.\n",
      "DSP Report: operator mul_ln1118_762_fu_7709_p2 is absorbed into DSP mul_ln1118_762_fu_7709_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_757_fu_7704_p2, operation Mode is: A2*(B:0x3ffd6).\n",
      "DSP Report: register mul_ln1118_757_fu_7704_p2 is absorbed into DSP mul_ln1118_757_fu_7704_p2.\n",
      "DSP Report: operator mul_ln1118_757_fu_7704_p2 is absorbed into DSP mul_ln1118_757_fu_7704_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_742_fu_7448_p2, operation Mode is: A2*(B:0x3ffb1).\n",
      "DSP Report: register mul_ln1118_742_fu_7448_p2 is absorbed into DSP mul_ln1118_742_fu_7448_p2.\n",
      "DSP Report: operator mul_ln1118_742_fu_7448_p2 is absorbed into DSP mul_ln1118_742_fu_7448_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_729_fu_5904_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_728_fu_4637_p2 is absorbed into DSP mul_ln1118_729_fu_5904_p2.\n",
      "DSP Report: operator mul_ln1118_729_fu_5904_p2 is absorbed into DSP mul_ln1118_729_fu_5904_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_724_fu_4295_p2, operation Mode is: A2*(B:0x6c).\n",
      "DSP Report: register mul_ln1118_724_fu_4295_p2 is absorbed into DSP mul_ln1118_724_fu_4295_p2.\n",
      "DSP Report: operator mul_ln1118_724_fu_4295_p2 is absorbed into DSP mul_ln1118_724_fu_4295_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_760_fu_5093_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_761_fu_6401_p2 is absorbed into DSP mul_ln1118_760_fu_5093_p2.\n",
      "DSP Report: operator mul_ln1118_760_fu_5093_p2 is absorbed into DSP mul_ln1118_760_fu_5093_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_756_fu_6396_p2, operation Mode is: A2*(B:0x3b).\n",
      "DSP Report: register mul_ln1118_757_fu_7704_p2 is absorbed into DSP mul_ln1118_756_fu_6396_p2.\n",
      "DSP Report: operator mul_ln1118_756_fu_6396_p2 is absorbed into DSP mul_ln1118_756_fu_6396_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1176_fu_4712_p2, operation Mode is: A2*(B:0x66).\n",
      "DSP Report: register mul_ln1118_1175_fu_4079_p2 is absorbed into DSP mul_ln1118_1176_fu_4712_p2.\n",
      "DSP Report: operator mul_ln1118_1176_fu_4712_p2 is absorbed into DSP mul_ln1118_1176_fu_4712_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1179_fu_3960_p2, operation Mode is: A2*(B:0x3d).\n",
      "DSP Report: register mul_ln1118_1179_fu_3960_p2 is absorbed into DSP mul_ln1118_1179_fu_3960_p2.\n",
      "DSP Report: operator mul_ln1118_1179_fu_3960_p2 is absorbed into DSP mul_ln1118_1179_fu_3960_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_738_fu_4109_p2, operation Mode is: A2*(B:0x8f).\n",
      "DSP Report: register mul_ln1118_739_fu_6471_p2 is absorbed into DSP mul_ln1118_738_fu_4109_p2.\n",
      "DSP Report: operator mul_ln1118_738_fu_4109_p2 is absorbed into DSP mul_ln1118_738_fu_4109_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_741_fu_6181_p2, operation Mode is: A2*(B:0x26).\n",
      "DSP Report: register mul_ln1118_742_fu_7448_p2 is absorbed into DSP mul_ln1118_741_fu_6181_p2.\n",
      "DSP Report: operator mul_ln1118_741_fu_6181_p2 is absorbed into DSP mul_ln1118_741_fu_6181_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_727_fu_6828_p2, operation Mode is: A2*(B:0x35).\n",
      "DSP Report: register mul_ln1118_728_fu_4637_p2 is absorbed into DSP mul_ln1118_727_fu_6828_p2.\n",
      "DSP Report: operator mul_ln1118_727_fu_6828_p2 is absorbed into DSP mul_ln1118_727_fu_6828_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_735_fu_4861_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_736_fu_6762_p2 is absorbed into DSP mul_ln1118_735_fu_4861_p2.\n",
      "DSP Report: operator mul_ln1118_735_fu_4861_p2 is absorbed into DSP mul_ln1118_735_fu_4861_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_731_fu_5614_p2, operation Mode is: A2*(B:0x85).\n",
      "DSP Report: register mul_ln1118_732_fu_4518_p2 is absorbed into DSP mul_ln1118_731_fu_5614_p2.\n",
      "DSP Report: operator mul_ln1118_731_fu_5614_p2 is absorbed into DSP mul_ln1118_731_fu_5614_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_711_fu_5575_p2, operation Mode is: A2*(B:0x32).\n",
      "DSP Report: register mul_ln1118_711_fu_5575_p2 is absorbed into DSP mul_ln1118_711_fu_5575_p2.\n",
      "DSP Report: operator mul_ln1118_711_fu_5575_p2 is absorbed into DSP mul_ln1118_711_fu_5575_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_715_fu_6090_p2, operation Mode is: A2*(B:0xa6).\n",
      "DSP Report: register mul_ln1118_716_fu_7357_p2 is absorbed into DSP mul_ln1118_715_fu_6090_p2.\n",
      "DSP Report: operator mul_ln1118_715_fu_6090_p2 is absorbed into DSP mul_ln1118_715_fu_6090_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1173_fu_6098_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_1172_fu_7194_p2 is absorbed into DSP mul_ln1118_1173_fu_6098_p2.\n",
      "DSP Report: operator mul_ln1118_1173_fu_6098_p2 is absorbed into DSP mul_ln1118_1173_fu_6098_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1177_fu_7708_p2, operation Mode is: A2*(B:0x63).\n",
      "DSP Report: register mul_ln1118_1175_fu_4079_p2 is absorbed into DSP mul_ln1118_1177_fu_7708_p2.\n",
      "DSP Report: operator mul_ln1118_1177_fu_7708_p2 is absorbed into DSP mul_ln1118_1177_fu_7708_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1166_fu_5874_p2, operation Mode is: A2*(B:0x3ffcc).\n",
      "DSP Report: register mul_ln1118_1165_fu_4607_p2 is absorbed into DSP mul_ln1118_1166_fu_5874_p2.\n",
      "DSP Report: operator mul_ln1118_1166_fu_5874_p2 is absorbed into DSP mul_ln1118_1166_fu_5874_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1170_fu_4026_p2, operation Mode is: A2*(B:0x4b).\n",
      "DSP Report: register mul_ln1118_1168_fu_7313_p2 is absorbed into DSP mul_ln1118_1170_fu_4026_p2.\n",
      "DSP Report: operator mul_ln1118_1170_fu_4026_p2 is absorbed into DSP mul_ln1118_1170_fu_4026_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1451_fu_5501_p2, operation Mode is: A2*(B:0x3ff65).\n",
      "DSP Report: register mul_ln1118_1450_fu_4193_p2 is absorbed into DSP mul_ln1118_1451_fu_5501_p2.\n",
      "DSP Report: operator mul_ln1118_1451_fu_5501_p2 is absorbed into DSP mul_ln1118_1451_fu_5501_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1454_fu_6419_p2, operation Mode is: A2*(B:0x3ff79).\n",
      "DSP Report: register mul_ln1118_1453_fu_4196_p2 is absorbed into DSP mul_ln1118_1454_fu_6419_p2.\n",
      "DSP Report: operator mul_ln1118_1454_fu_6419_p2 is absorbed into DSP mul_ln1118_1454_fu_6419_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1448_fu_5429_p2, operation Mode is: A2*(B:0x3ff87).\n",
      "DSP Report: register mul_ln1118_1448_fu_5429_p2 is absorbed into DSP mul_ln1118_1448_fu_5429_p2.\n",
      "DSP Report: operator mul_ln1118_1448_fu_5429_p2 is absorbed into DSP mul_ln1118_1448_fu_5429_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_717_fu_7529_p2, operation Mode is: A2*(B:0x9b).\n",
      "DSP Report: register mul_ln1118_716_fu_7357_p2 is absorbed into DSP mul_ln1118_717_fu_7529_p2.\n",
      "DSP Report: operator mul_ln1118_717_fu_7529_p2 is absorbed into DSP mul_ln1118_717_fu_7529_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1161_fu_7089_p2, operation Mode is: A2*(B:0x3ffea).\n",
      "DSP Report: register mul_ln1118_1162_fu_5993_p2 is absorbed into DSP mul_ln1118_1161_fu_7089_p2.\n",
      "DSP Report: operator mul_ln1118_1161_fu_7089_p2 is absorbed into DSP mul_ln1118_1161_fu_7089_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1571_fu_5269_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_1571_fu_5269_p2 is absorbed into DSP mul_ln1118_1571_fu_5269_p2.\n",
      "DSP Report: operator mul_ln1118_1571_fu_5269_p2 is absorbed into DSP mul_ln1118_1571_fu_5269_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1164_fu_5069_p2, operation Mode is: A2*(B:0x3ffcb).\n",
      "DSP Report: register mul_ln1118_1165_fu_4607_p2 is absorbed into DSP mul_ln1118_1164_fu_5069_p2.\n",
      "DSP Report: operator mul_ln1118_1164_fu_5069_p2 is absorbed into DSP mul_ln1118_1164_fu_5069_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1756_fu_6372_p2, operation Mode is: A2*(B:0x3ffc3).\n",
      "DSP Report: register mul_ln1118_1756_fu_6372_p2 is absorbed into DSP mul_ln1118_1756_fu_6372_p2.\n",
      "DSP Report: operator mul_ln1118_1756_fu_6372_p2 is absorbed into DSP mul_ln1118_1756_fu_6372_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1683_fu_4506_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_1683_fu_4506_p2 is absorbed into DSP mul_ln1118_1683_fu_4506_p2.\n",
      "DSP Report: operator mul_ln1118_1683_fu_4506_p2 is absorbed into DSP mul_ln1118_1683_fu_4506_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1677_fu_5425_p2, operation Mode is: A2*(B:0x3ffd5).\n",
      "DSP Report: register mul_ln1118_1677_fu_5425_p2 is absorbed into DSP mul_ln1118_1677_fu_5425_p2.\n",
      "DSP Report: operator mul_ln1118_1677_fu_5425_p2 is absorbed into DSP mul_ln1118_1677_fu_5425_p2.\n",
      "DSP Report: Generating DSP trunc_ln708_655_reg_27226837_reg, operation Mode is: (A2*(B:0xab))'.\n",
      "DSP Report: register trunc_ln708_655_reg_27226837_reg is absorbed into DSP trunc_ln708_655_reg_27226837_reg.\n",
      "DSP Report: register trunc_ln708_655_reg_27226837_reg is absorbed into DSP trunc_ln708_655_reg_27226837_reg.\n",
      "DSP Report: operator mul_ln1118_1636_fu_5064_p2 is absorbed into DSP trunc_ln708_655_reg_27226837_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_1583_fu_5281_p2, operation Mode is: A2*(B:0x77).\n",
      "DSP Report: register mul_ln1118_1585_fu_5675_p2 is absorbed into DSP mul_ln1118_1583_fu_5281_p2.\n",
      "DSP Report: operator mul_ln1118_1583_fu_5281_p2 is absorbed into DSP mul_ln1118_1583_fu_5281_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1578_fu_4361_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_1577_fu_6974_p2 is absorbed into DSP mul_ln1118_1578_fu_4361_p2.\n",
      "DSP Report: operator mul_ln1118_1578_fu_4361_p2 is absorbed into DSP mul_ln1118_1578_fu_4361_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1570_fu_4353_p2, operation Mode is: A2*(B:0x5e).\n",
      "DSP Report: register mul_ln1118_1571_fu_5269_p2 is absorbed into DSP mul_ln1118_1570_fu_4353_p2.\n",
      "DSP Report: operator mul_ln1118_1570_fu_4353_p2 is absorbed into DSP mul_ln1118_1570_fu_4353_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1574_fu_5664_p2, operation Mode is: A2*(B:0x2c).\n",
      "DSP Report: register mul_ln1118_1573_fu_5663_p2 is absorbed into DSP mul_ln1118_1574_fu_5664_p2.\n",
      "DSP Report: operator mul_ln1118_1574_fu_5664_p2 is absorbed into DSP mul_ln1118_1574_fu_5664_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1555_fu_5218_p2, operation Mode is: A2*(B:0x3ffe9).\n",
      "DSP Report: register mul_ln1118_1555_fu_5218_p2 is absorbed into DSP mul_ln1118_1555_fu_5218_p2.\n",
      "DSP Report: operator mul_ln1118_1555_fu_5218_p2 is absorbed into DSP mul_ln1118_1555_fu_5218_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1551_fu_5337_p2, operation Mode is: A2*(B:0x3ffd9).\n",
      "DSP Report: register mul_ln1118_1553_fu_4586_p2 is absorbed into DSP mul_ln1118_1551_fu_5337_p2.\n",
      "DSP Report: operator mul_ln1118_1551_fu_5337_p2 is absorbed into DSP mul_ln1118_1551_fu_5337_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1546_fu_7647_p2, operation Mode is: A2*(B:0x3ffa8).\n",
      "DSP Report: register mul_ln1118_1545_fu_4190_p2 is absorbed into DSP mul_ln1118_1546_fu_7647_p2.\n",
      "DSP Report: operator mul_ln1118_1546_fu_7647_p2 is absorbed into DSP mul_ln1118_1546_fu_7647_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1549_fu_4532_p2, operation Mode is: A2*(B:0x3ffb5).\n",
      "DSP Report: register mul_ln1118_1548_fu_5628_p2 is absorbed into DSP mul_ln1118_1549_fu_4532_p2.\n",
      "DSP Report: operator mul_ln1118_1549_fu_4532_p2 is absorbed into DSP mul_ln1118_1549_fu_4532_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1556_fu_6485_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_1557_fu_7291_p2 is absorbed into DSP mul_ln1118_1556_fu_6485_p2.\n",
      "DSP Report: operator mul_ln1118_1556_fu_6485_p2 is absorbed into DSP mul_ln1118_1556_fu_6485_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1564_fu_5654_p2, operation Mode is: A2*(B:0x3ffd4).\n",
      "DSP Report: register mul_ln1118_1563_fu_5412_p2 is absorbed into DSP mul_ln1118_1564_fu_5654_p2.\n",
      "DSP Report: operator mul_ln1118_1564_fu_5654_p2 is absorbed into DSP mul_ln1118_1564_fu_5654_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1599_fu_4382_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_1598_fu_6995_p2 is absorbed into DSP mul_ln1118_1599_fu_4382_p2.\n",
      "DSP Report: operator mul_ln1118_1599_fu_4382_p2 is absorbed into DSP mul_ln1118_1599_fu_4382_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1587_fu_6984_p2, operation Mode is: A2*(B:0xb0).\n",
      "DSP Report: register mul_ln1118_1586_fu_6983_p2 is absorbed into DSP mul_ln1118_1587_fu_6984_p2.\n",
      "DSP Report: operator mul_ln1118_1587_fu_6984_p2 is absorbed into DSP mul_ln1118_1587_fu_6984_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1592_fu_4375_p2, operation Mode is: A2*(B:0x71).\n",
      "DSP Report: register mul_ln1118_1593_fu_4376_p2 is absorbed into DSP mul_ln1118_1592_fu_4375_p2.\n",
      "DSP Report: operator mul_ln1118_1592_fu_4375_p2 is absorbed into DSP mul_ln1118_1592_fu_4375_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1589_fu_4372_p2, operation Mode is: A2*(B:0x6a).\n",
      "DSP Report: register mul_ln1118_1590_fu_6595_p2 is absorbed into DSP mul_ln1118_1589_fu_4372_p2.\n",
      "DSP Report: operator mul_ln1118_1589_fu_4372_p2 is absorbed into DSP mul_ln1118_1589_fu_4372_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1167_fu_4317_p2, operation Mode is: A2*(B:0x3ffd1).\n",
      "DSP Report: register mul_ln1118_1168_fu_7313_p2 is absorbed into DSP mul_ln1118_1167_fu_4317_p2.\n",
      "DSP Report: operator mul_ln1118_1167_fu_4317_p2 is absorbed into DSP mul_ln1118_1167_fu_4317_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1178_fu_6151_p2, operation Mode is: A2*(B:0x3ffb4).\n",
      "DSP Report: register mul_ln1118_1179_fu_3960_p2 is absorbed into DSP mul_ln1118_1178_fu_6151_p2.\n",
      "DSP Report: operator mul_ln1118_1178_fu_6151_p2 is absorbed into DSP mul_ln1118_1178_fu_6151_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1174_fu_5636_p2, operation Mode is: A2*(B:0x3ffe7).\n",
      "DSP Report: register mul_ln1118_1175_fu_4079_p2 is absorbed into DSP mul_ln1118_1174_fu_5636_p2.\n",
      "DSP Report: operator mul_ln1118_1174_fu_5636_p2 is absorbed into DSP mul_ln1118_1174_fu_5636_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1160_fu_6917_p2, operation Mode is: A2*(B:0x23).\n",
      "DSP Report: register mul_ln1118_1162_fu_5993_p2 is absorbed into DSP mul_ln1118_1160_fu_6917_p2.\n",
      "DSP Report: operator mul_ln1118_1160_fu_6917_p2 is absorbed into DSP mul_ln1118_1160_fu_6917_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1163_fu_5531_p2, operation Mode is: A2*(B:0x3ffdd).\n",
      "DSP Report: register mul_ln1118_1165_fu_4607_p2 is absorbed into DSP mul_ln1118_1163_fu_5531_p2.\n",
      "DSP Report: operator mul_ln1118_1163_fu_5531_p2 is absorbed into DSP mul_ln1118_1163_fu_5531_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_758_fu_7705_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_757_fu_7704_p2 is absorbed into DSP mul_ln1118_758_fu_7705_p2.\n",
      "DSP Report: operator mul_ln1118_758_fu_7705_p2 is absorbed into DSP mul_ln1118_758_fu_7705_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_733_fu_7514_p2, operation Mode is: A2*(B:0x3ffd7).\n",
      "DSP Report: register mul_ln1118_732_fu_4518_p2 is absorbed into DSP mul_ln1118_733_fu_7514_p2.\n",
      "DSP Report: operator mul_ln1118_733_fu_7514_p2 is absorbed into DSP mul_ln1118_733_fu_7514_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1530_fu_6394_p2, operation Mode is: A2*(B:0x3ffa3).\n",
      "DSP Report: register mul_ln1118_1530_fu_6394_p2 is absorbed into DSP mul_ln1118_1530_fu_6394_p2.\n",
      "DSP Report: operator mul_ln1118_1530_fu_6394_p2 is absorbed into DSP mul_ln1118_1530_fu_6394_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1532_fu_5470_p2, operation Mode is: A2*(B:0x3ffa8).\n",
      "DSP Report: register mul_ln1118_1532_fu_5470_p2 is absorbed into DSP mul_ln1118_1532_fu_5470_p2.\n",
      "DSP Report: operator mul_ln1118_1532_fu_5470_p2 is absorbed into DSP mul_ln1118_1532_fu_5470_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1558_fu_6487_p2, operation Mode is: A2*(B:0x3ffd9).\n",
      "DSP Report: register mul_ln1118_1557_fu_7291_p2 is absorbed into DSP mul_ln1118_1558_fu_6487_p2.\n",
      "DSP Report: operator mul_ln1118_1558_fu_6487_p2 is absorbed into DSP mul_ln1118_1558_fu_6487_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1547_fu_6724_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_1545_fu_4190_p2 is absorbed into DSP mul_ln1118_1547_fu_6724_p2.\n",
      "DSP Report: operator mul_ln1118_1547_fu_6724_p2 is absorbed into DSP mul_ln1118_1547_fu_6724_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1543_fu_6843_p2, operation Mode is: A2*(B:0x3ffcd).\n",
      "DSP Report: register mul_ln1118_1541_fu_5404_p2 is absorbed into DSP mul_ln1118_1543_fu_6843_p2.\n",
      "DSP Report: operator mul_ln1118_1543_fu_6843_p2 is absorbed into DSP mul_ln1118_1543_fu_6843_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1449_fu_7721_p2, operation Mode is: A2*(B:0x3ffcc).\n",
      "DSP Report: register mul_ln1118_1450_fu_4193_p2 is absorbed into DSP mul_ln1118_1449_fu_7721_p2.\n",
      "DSP Report: operator mul_ln1118_1449_fu_7721_p2 is absorbed into DSP mul_ln1118_1449_fu_7721_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1452_fu_6809_p2, operation Mode is: A2*(B:0x3ffc7).\n",
      "DSP Report: register mul_ln1118_1453_fu_4196_p2 is absorbed into DSP mul_ln1118_1452_fu_6809_p2.\n",
      "DSP Report: operator mul_ln1118_1452_fu_6809_p2 is absorbed into DSP mul_ln1118_1452_fu_6809_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1445_fu_6568_p2, operation Mode is: A2*(B:0x3ff97).\n",
      "DSP Report: register mul_ln1118_1448_fu_5429_p2 is absorbed into DSP mul_ln1118_1445_fu_6568_p2.\n",
      "DSP Report: operator mul_ln1118_1445_fu_6568_p2 is absorbed into DSP mul_ln1118_1445_fu_6568_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1544_fu_6842_p2, operation Mode is: A2*(B:0x3ffdb).\n",
      "DSP Report: register mul_ln1118_1545_fu_4190_p2 is absorbed into DSP mul_ln1118_1544_fu_6842_p2.\n",
      "DSP Report: operator mul_ln1118_1544_fu_6842_p2 is absorbed into DSP mul_ln1118_1544_fu_6842_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1554_fu_7409_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_1555_fu_5218_p2 is absorbed into DSP mul_ln1118_1554_fu_7409_p2.\n",
      "DSP Report: operator mul_ln1118_1554_fu_7409_p2 is absorbed into DSP mul_ln1118_1554_fu_7409_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1537_fu_6618_p2, operation Mode is: A2*(B:0x3ffd6).\n",
      "DSP Report: register mul_ln1118_1538_fu_5061_p2 is absorbed into DSP mul_ln1118_1537_fu_6618_p2.\n",
      "DSP Report: operator mul_ln1118_1537_fu_6618_p2 is absorbed into DSP mul_ln1118_1537_fu_6618_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1540_fu_4137_p2, operation Mode is: A2*(B:0x3ff97).\n",
      "DSP Report: register mul_ln1118_1541_fu_5404_p2 is absorbed into DSP mul_ln1118_1540_fu_4137_p2.\n",
      "DSP Report: operator mul_ln1118_1540_fu_4137_p2 is absorbed into DSP mul_ln1118_1540_fu_4137_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1529_fu_6856_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_1530_fu_6394_p2 is absorbed into DSP mul_ln1118_1529_fu_6856_p2.\n",
      "DSP Report: operator mul_ln1118_1529_fu_6856_p2 is absorbed into DSP mul_ln1118_1529_fu_6856_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1531_fu_4203_p2, operation Mode is: A2*(B:0x3ffc9).\n",
      "DSP Report: register mul_ln1118_1532_fu_5470_p2 is absorbed into DSP mul_ln1118_1531_fu_4203_p2.\n",
      "DSP Report: operator mul_ln1118_1531_fu_4203_p2 is absorbed into DSP mul_ln1118_1531_fu_4203_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_763_fu_6403_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_761_fu_6401_p2 is absorbed into DSP mul_ln1118_763_fu_6403_p2.\n",
      "DSP Report: operator mul_ln1118_763_fu_6403_p2 is absorbed into DSP mul_ln1118_763_fu_6403_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1569_fu_5267_p2, operation Mode is: A2*(B:0x25).\n",
      "DSP Report: register mul_ln1118_1571_fu_5269_p2 is absorbed into DSP mul_ln1118_1569_fu_5267_p2.\n",
      "DSP Report: operator mul_ln1118_1569_fu_5267_p2 is absorbed into DSP mul_ln1118_1569_fu_5267_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1572_fu_5662_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_1573_fu_5663_p2 is absorbed into DSP mul_ln1118_1572_fu_5662_p2.\n",
      "DSP Report: operator mul_ln1118_1572_fu_5662_p2 is absorbed into DSP mul_ln1118_1572_fu_5662_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1562_fu_7356_p2, operation Mode is: A2*(B:0x54).\n",
      "DSP Report: register mul_ln1118_1563_fu_5412_p2 is absorbed into DSP mul_ln1118_1562_fu_7356_p2.\n",
      "DSP Report: operator mul_ln1118_1562_fu_7356_p2 is absorbed into DSP mul_ln1118_1562_fu_7356_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1566_fu_4349_p2, operation Mode is: A2*(B:0x62).\n",
      "DSP Report: register mul_ln1118_1567_fu_4350_p2 is absorbed into DSP mul_ln1118_1566_fu_4349_p2.\n",
      "DSP Report: operator mul_ln1118_1566_fu_4349_p2 is absorbed into DSP mul_ln1118_1566_fu_4349_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1560_fu_6551_p2, operation Mode is: A2*(B:0x34).\n",
      "DSP Report: register mul_ln1118_1561_fu_5842_p2 is absorbed into DSP mul_ln1118_1560_fu_6551_p2.\n",
      "DSP Report: operator mul_ln1118_1560_fu_6551_p2 is absorbed into DSP mul_ln1118_1560_fu_6551_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1580_fu_4363_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_1581_fu_5671_p2 is absorbed into DSP mul_ln1118_1580_fu_4363_p2.\n",
      "DSP Report: operator mul_ln1118_1580_fu_4363_p2 is absorbed into DSP mul_ln1118_1580_fu_4363_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1582_fu_6979_p2, operation Mode is: A2*(B:0x47).\n",
      "DSP Report: register mul_ln1118_1585_fu_5675_p2 is absorbed into DSP mul_ln1118_1582_fu_6979_p2.\n",
      "DSP Report: operator mul_ln1118_1582_fu_6979_p2 is absorbed into DSP mul_ln1118_1582_fu_6979_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1576_fu_6973_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_1577_fu_6974_p2 is absorbed into DSP mul_ln1118_1576_fu_6973_p2.\n",
      "DSP Report: operator mul_ln1118_1576_fu_6973_p2 is absorbed into DSP mul_ln1118_1576_fu_6973_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1768_fu_7744_p2, operation Mode is: A2*(B:0x26).\n",
      "DSP Report: register mul_ln1118_1768_fu_7744_p2 is absorbed into DSP mul_ln1118_1768_fu_7744_p2.\n",
      "DSP Report: operator mul_ln1118_1768_fu_7744_p2 is absorbed into DSP mul_ln1118_1768_fu_7744_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1680_fu_4503_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_1681_fu_7118_p2 is absorbed into DSP mul_ln1118_1680_fu_4503_p2.\n",
      "DSP Report: operator mul_ln1118_1680_fu_4503_p2 is absorbed into DSP mul_ln1118_1680_fu_4503_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1682_fu_5420_p2, operation Mode is: A2*(B:0x66).\n",
      "DSP Report: register mul_ln1118_1683_fu_4506_p2 is absorbed into DSP mul_ln1118_1682_fu_5420_p2.\n",
      "DSP Report: operator mul_ln1118_1682_fu_5420_p2 is absorbed into DSP mul_ln1118_1682_fu_5420_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1684_fu_5814_p2, operation Mode is: A2*(B:0x37).\n",
      "DSP Report: register mul_ln1118_1683_fu_4506_p2 is absorbed into DSP mul_ln1118_1684_fu_5814_p2.\n",
      "DSP Report: operator mul_ln1118_1684_fu_5814_p2 is absorbed into DSP mul_ln1118_1684_fu_5814_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1678_fu_6445_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_1677_fu_5425_p2 is absorbed into DSP mul_ln1118_1678_fu_6445_p2.\n",
      "DSP Report: operator mul_ln1118_1678_fu_6445_p2 is absorbed into DSP mul_ln1118_1678_fu_6445_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1681_fu_7118_p2, operation Mode is: A2*(B:0x32).\n",
      "DSP Report: register mul_ln1118_1681_fu_7118_p2 is absorbed into DSP mul_ln1118_1681_fu_7118_p2.\n",
      "DSP Report: operator mul_ln1118_1681_fu_7118_p2 is absorbed into DSP mul_ln1118_1681_fu_7118_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_714_fu_6552_p2, operation Mode is: A2*(B:0x63).\n",
      "DSP Report: register mul_ln1118_711_fu_5575_p2 is absorbed into DSP mul_ln1118_714_fu_6552_p2.\n",
      "DSP Report: operator mul_ln1118_714_fu_6552_p2 is absorbed into DSP mul_ln1118_714_fu_6552_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_718_fu_4070_p2, operation Mode is: A2*(B:0x3ffd4).\n",
      "DSP Report: register mul_ln1118_716_fu_7357_p2 is absorbed into DSP mul_ln1118_718_fu_4070_p2.\n",
      "DSP Report: operator mul_ln1118_718_fu_4070_p2 is absorbed into DSP mul_ln1118_718_fu_4070_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1765_fu_5672_p2, operation Mode is: A2*(B:0xa4).\n",
      "DSP Report: register mul_ln1118_1766_fu_6939_p2 is absorbed into DSP mul_ln1118_1765_fu_5672_p2.\n",
      "DSP Report: operator mul_ln1118_1765_fu_5672_p2 is absorbed into DSP mul_ln1118_1765_fu_5672_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1767_fu_4748_p2, operation Mode is: A2*(B:0x9d).\n",
      "DSP Report: register mul_ln1118_1768_fu_7744_p2 is absorbed into DSP mul_ln1118_1767_fu_4748_p2.\n",
      "DSP Report: operator mul_ln1118_1767_fu_4748_p2 is absorbed into DSP mul_ln1118_1767_fu_4748_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1754_fu_4472_p2, operation Mode is: A2*(B:0x9f).\n",
      "DSP Report: register mul_ln1118_1756_fu_6372_p2 is absorbed into DSP mul_ln1118_1754_fu_4472_p2.\n",
      "DSP Report: operator mul_ln1118_1754_fu_4472_p2 is absorbed into DSP mul_ln1118_1754_fu_4472_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1600_fu_5690_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_1598_fu_6995_p2 is absorbed into DSP mul_ln1118_1600_fu_5690_p2.\n",
      "DSP Report: operator mul_ln1118_1600_fu_5690_p2 is absorbed into DSP mul_ln1118_1600_fu_5690_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1596_fu_5294_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_1595_fu_4378_p2 is absorbed into DSP mul_ln1118_1596_fu_5294_p2.\n",
      "DSP Report: operator mul_ln1118_1596_fu_5294_p2 is absorbed into DSP mul_ln1118_1596_fu_5294_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_730_fu_4981_p2, operation Mode is: A2*(B:0x76).\n",
      "DSP Report: register mul_ln1118_728_fu_4637_p2 is absorbed into DSP mul_ln1118_730_fu_4981_p2.\n",
      "DSP Report: operator mul_ln1118_730_fu_4981_p2 is absorbed into DSP mul_ln1118_730_fu_4981_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_734_fu_5323_p2, operation Mode is: A2*(B:0x58).\n",
      "DSP Report: register mul_ln1118_732_fu_4518_p2 is absorbed into DSP mul_ln1118_734_fu_5323_p2.\n",
      "DSP Report: operator mul_ln1118_734_fu_5323_p2 is absorbed into DSP mul_ln1118_734_fu_5323_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_726_fu_7290_p2, operation Mode is: A2*(B:0x71).\n",
      "DSP Report: register mul_ln1118_724_fu_4295_p2 is absorbed into DSP mul_ln1118_726_fu_7290_p2.\n",
      "DSP Report: operator mul_ln1118_726_fu_7290_p2 is absorbed into DSP mul_ln1118_726_fu_7290_p2.\n",
      "DSP Report: Generating DSP trunc_ln708_316_reg_27226781_reg, operation Mode is: (A2*(B:0x1d))'.\n",
      "DSP Report: register mul_ln1118_736_fu_6762_p2 is absorbed into DSP trunc_ln708_316_reg_27226781_reg.\n",
      "DSP Report: register trunc_ln708_316_reg_27226781_reg is absorbed into DSP trunc_ln708_316_reg_27226781_reg.\n",
      "DSP Report: operator mul_ln1118_737_fu_5666_p2 is absorbed into DSP trunc_ln708_316_reg_27226781_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_740_fu_7738_p2, operation Mode is: A2*(B:0x53).\n",
      "DSP Report: register mul_ln1118_739_fu_6471_p2 is absorbed into DSP mul_ln1118_740_fu_7738_p2.\n",
      "DSP Report: operator mul_ln1118_740_fu_7738_p2 is absorbed into DSP mul_ln1118_740_fu_7738_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_743_fu_4623_p2, operation Mode is: A2*(B:0x43).\n",
      "DSP Report: register mul_ln1118_742_fu_7448_p2 is absorbed into DSP mul_ln1118_743_fu_4623_p2.\n",
      "DSP Report: operator mul_ln1118_743_fu_4623_p2 is absorbed into DSP mul_ln1118_743_fu_4623_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_704_fu_7080_p2, operation Mode is: A2*(B:0x4d).\n",
      "DSP Report: register mul_ln1118_704_fu_7080_p2 is absorbed into DSP mul_ln1118_704_fu_7080_p2.\n",
      "DSP Report: operator mul_ln1118_704_fu_7080_p2 is absorbed into DSP mul_ln1118_704_fu_7080_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_708_fu_5232_p2, operation Mode is: A2*(B:0x4e).\n",
      "DSP Report: register mul_ln1118_708_fu_5232_p2 is absorbed into DSP mul_ln1118_708_fu_5232_p2.\n",
      "DSP Report: operator mul_ln1118_708_fu_5232_p2 is absorbed into DSP mul_ln1118_708_fu_5232_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_701_fu_6664_p2, operation Mode is: A2*(B:0x51).\n",
      "DSP Report: register mul_ln1118_701_fu_6664_p2 is absorbed into DSP mul_ln1118_701_fu_6664_p2.\n",
      "DSP Report: operator mul_ln1118_701_fu_6664_p2 is absorbed into DSP mul_ln1118_701_fu_6664_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_591_fu_5996_p2, operation Mode is: A2*(B:0x1a1).\n",
      "DSP Report: register mul_ln1118_591_fu_5996_p2 is absorbed into DSP mul_ln1118_591_fu_5996_p2.\n",
      "DSP Report: operator mul_ln1118_591_fu_5996_p2 is absorbed into DSP mul_ln1118_591_fu_5996_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_596_fu_7144_p2, operation Mode is: A2*(B:0xfa).\n",
      "DSP Report: register mul_ln1118_596_fu_7144_p2 is absorbed into DSP mul_ln1118_596_fu_7144_p2.\n",
      "DSP Report: operator mul_ln1118_596_fu_7144_p2 is absorbed into DSP mul_ln1118_596_fu_7144_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_581_fu_4795_p2, operation Mode is: A2*(B:0x5c).\n",
      "DSP Report: register mul_ln1118_581_fu_4795_p2 is absorbed into DSP mul_ln1118_581_fu_4795_p2.\n",
      "DSP Report: operator mul_ln1118_581_fu_4795_p2 is absorbed into DSP mul_ln1118_581_fu_4795_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_588_fu_6748_p2, operation Mode is: A2*(B:0x129).\n",
      "DSP Report: register mul_ln1118_588_fu_6748_p2 is absorbed into DSP mul_ln1118_588_fu_6748_p2.\n",
      "DSP Report: operator mul_ln1118_588_fu_6748_p2 is absorbed into DSP mul_ln1118_588_fu_6748_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_584_fu_5138_p2, operation Mode is: A2*(B:0x83).\n",
      "DSP Report: register mul_ln1118_585_fu_4849_p2 is absorbed into DSP mul_ln1118_584_fu_5138_p2.\n",
      "DSP Report: operator mul_ln1118_584_fu_5138_p2 is absorbed into DSP mul_ln1118_584_fu_5138_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1026_fu_6746_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register mul_ln1118_1026_fu_6746_p2 is absorbed into DSP mul_ln1118_1026_fu_6746_p2.\n",
      "DSP Report: operator mul_ln1118_1026_fu_6746_p2 is absorbed into DSP mul_ln1118_1026_fu_6746_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1183_fu_7299_p2, operation Mode is: A2*(B:0x3ffbd).\n",
      "DSP Report: register mul_ln1118_1183_fu_7299_p2 is absorbed into DSP mul_ln1118_1183_fu_7299_p2.\n",
      "DSP Report: operator mul_ln1118_1183_fu_7299_p2 is absorbed into DSP mul_ln1118_1183_fu_7299_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1185_fu_6375_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_1183_fu_7299_p2 is absorbed into DSP mul_ln1118_1185_fu_6375_p2.\n",
      "DSP Report: operator mul_ln1118_1185_fu_6375_p2 is absorbed into DSP mul_ln1118_1185_fu_6375_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1021_fu_6741_p2, operation Mode is: A2*(B:0x3ff96).\n",
      "DSP Report: register mul_ln1118_1021_fu_6741_p2 is absorbed into DSP mul_ln1118_1021_fu_6741_p2.\n",
      "DSP Report: operator mul_ln1118_1021_fu_6741_p2 is absorbed into DSP mul_ln1118_1021_fu_6741_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1023_fu_6743_p2, operation Mode is: A2*(B:0x3ff79).\n",
      "DSP Report: register mul_ln1118_1023_fu_6743_p2 is absorbed into DSP mul_ln1118_1023_fu_6743_p2.\n",
      "DSP Report: operator mul_ln1118_1023_fu_6743_p2 is absorbed into DSP mul_ln1118_1023_fu_6743_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1027_fu_4133_p2, operation Mode is: A2*(B:0x3ffc7).\n",
      "DSP Report: register mul_ln1118_1026_fu_6746_p2 is absorbed into DSP mul_ln1118_1027_fu_4133_p2.\n",
      "DSP Report: operator mul_ln1118_1027_fu_4133_p2 is absorbed into DSP mul_ln1118_1027_fu_4133_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1032_fu_6752_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_1032_fu_6752_p2 is absorbed into DSP mul_ln1118_1032_fu_6752_p2.\n",
      "DSP Report: operator mul_ln1118_1032_fu_6752_p2 is absorbed into DSP mul_ln1118_1032_fu_6752_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_510_fu_4421_p2, operation Mode is: A2*(B:0x10e).\n",
      "DSP Report: register mul_ln1118_510_fu_4421_p2 is absorbed into DSP mul_ln1118_510_fu_4421_p2.\n",
      "DSP Report: operator mul_ln1118_510_fu_4421_p2 is absorbed into DSP mul_ln1118_510_fu_4421_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_514_fu_4936_p2, operation Mode is: A2*(B:0x142).\n",
      "DSP Report: register mul_ln1118_514_fu_4936_p2 is absorbed into DSP mul_ln1118_514_fu_4936_p2.\n",
      "DSP Report: operator mul_ln1118_514_fu_4936_p2 is absorbed into DSP mul_ln1118_514_fu_4936_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_506_fu_6903_p2, operation Mode is: A2*(B:0x7d).\n",
      "DSP Report: register mul_ln1118_506_fu_6903_p2 is absorbed into DSP mul_ln1118_506_fu_6903_p2.\n",
      "DSP Report: operator mul_ln1118_506_fu_6903_p2 is absorbed into DSP mul_ln1118_506_fu_6903_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_499_fu_6679_p2, operation Mode is: A2*(B:0x96).\n",
      "DSP Report: register mul_ln1118_499_fu_6679_p2 is absorbed into DSP mul_ln1118_499_fu_6679_p2.\n",
      "DSP Report: operator mul_ln1118_499_fu_6679_p2 is absorbed into DSP mul_ln1118_499_fu_6679_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_502_fu_7022_p2, operation Mode is: A2*(B:0x3d).\n",
      "DSP Report: register mul_ln1118_502_fu_7022_p2 is absorbed into DSP mul_ln1118_502_fu_7022_p2.\n",
      "DSP Report: operator mul_ln1118_502_fu_7022_p2 is absorbed into DSP mul_ln1118_502_fu_7022_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1184_fu_6203_p2, operation Mode is: A2*(B:0x3ffd1).\n",
      "DSP Report: register mul_ln1118_1183_fu_7299_p2 is absorbed into DSP mul_ln1118_1184_fu_6203_p2.\n",
      "DSP Report: operator mul_ln1118_1184_fu_6203_p2 is absorbed into DSP mul_ln1118_1184_fu_6203_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_966_fu_5987_p2, operation Mode is: A2*(B:0x3ffcc).\n",
      "DSP Report: register mul_ln1118_966_fu_5987_p2 is absorbed into DSP mul_ln1118_966_fu_5987_p2.\n",
      "DSP Report: operator mul_ln1118_966_fu_5987_p2 is absorbed into DSP mul_ln1118_966_fu_5987_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_973_fu_5750_p2, operation Mode is: A2*(B:0x62).\n",
      "DSP Report: register mul_ln1118_973_fu_5750_p2 is absorbed into DSP mul_ln1118_973_fu_5750_p2.\n",
      "DSP Report: operator mul_ln1118_973_fu_5750_p2 is absorbed into DSP mul_ln1118_973_fu_5750_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_977_fu_3902_p2, operation Mode is: A2*(B:0x3ffc9).\n",
      "DSP Report: register mul_ln1118_977_fu_3902_p2 is absorbed into DSP mul_ln1118_977_fu_3902_p2.\n",
      "DSP Report: operator mul_ln1118_977_fu_3902_p2 is absorbed into DSP mul_ln1118_977_fu_3902_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1031_fu_5444_p2, operation Mode is: A2*(B:0x3ff75).\n",
      "DSP Report: register mul_ln1118_1032_fu_6752_p2 is absorbed into DSP mul_ln1118_1031_fu_5444_p2.\n",
      "DSP Report: operator mul_ln1118_1031_fu_5444_p2 is absorbed into DSP mul_ln1118_1031_fu_5444_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1016_fu_4122_p2, operation Mode is: A2*(B:0xb5).\n",
      "DSP Report: register mul_ln1118_1016_fu_4122_p2 is absorbed into DSP mul_ln1118_1016_fu_4122_p2.\n",
      "DSP Report: operator mul_ln1118_1016_fu_4122_p2 is absorbed into DSP mul_ln1118_1016_fu_4122_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1018_fu_4124_p2, operation Mode is: A2*(B:0xc9).\n",
      "DSP Report: register mul_ln1118_1018_fu_4124_p2 is absorbed into DSP mul_ln1118_1018_fu_4124_p2.\n",
      "DSP Report: operator mul_ln1118_1018_fu_4124_p2 is absorbed into DSP mul_ln1118_1018_fu_4124_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_720_fu_4875_p2, operation Mode is: A2*(B:0x3ff3e).\n",
      "DSP Report: register mul_ln1118_720_fu_4875_p2 is absorbed into DSP mul_ln1118_720_fu_4875_p2.\n",
      "DSP Report: operator mul_ln1118_720_fu_4875_p2 is absorbed into DSP mul_ln1118_720_fu_4875_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_706_fu_6790_p2, operation Mode is: A2*(B:0x3fe41).\n",
      "DSP Report: register mul_ln1118_708_fu_5232_p2 is absorbed into DSP mul_ln1118_706_fu_6790_p2.\n",
      "DSP Report: operator mul_ln1118_706_fu_6790_p2 is absorbed into DSP mul_ln1118_706_fu_6790_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_712_fu_5113_p2, operation Mode is: A2*(B:0x3ff6e).\n",
      "DSP Report: register mul_ln1118_712_fu_5113_p2 is absorbed into DSP mul_ln1118_712_fu_5113_p2.\n",
      "DSP Report: operator mul_ln1118_712_fu_5113_p2 is absorbed into DSP mul_ln1118_712_fu_5113_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_710_fu_4942_p2, operation Mode is: A2*(B:0x3feed).\n",
      "DSP Report: register mul_ln1118_710_fu_4942_p2 is absorbed into DSP mul_ln1118_710_fu_4942_p2.\n",
      "DSP Report: operator mul_ln1118_710_fu_4942_p2 is absorbed into DSP mul_ln1118_710_fu_4942_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_582_fu_4333_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_581_fu_4795_p2 is absorbed into DSP mul_ln1118_582_fu_4333_p2.\n",
      "DSP Report: operator mul_ln1118_582_fu_4333_p2 is absorbed into DSP mul_ln1118_582_fu_4333_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_585_fu_4849_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_585_fu_4849_p2 is absorbed into DSP mul_ln1118_585_fu_4849_p2.\n",
      "DSP Report: operator mul_ln1118_585_fu_4849_p2 is absorbed into DSP mul_ln1118_585_fu_4849_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_511_fu_3959_p2, operation Mode is: A2*(B:0x3ff6d).\n",
      "DSP Report: register mul_ln1118_514_fu_4936_p2 is absorbed into DSP mul_ln1118_511_fu_3959_p2.\n",
      "DSP Report: operator mul_ln1118_511_fu_3959_p2 is absorbed into DSP mul_ln1118_511_fu_3959_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_503_fu_4197_p2, operation Mode is: A2*(B:0x4a).\n",
      "DSP Report: register mul_ln1118_506_fu_6903_p2 is absorbed into DSP mul_ln1118_503_fu_4197_p2.\n",
      "DSP Report: operator mul_ln1118_503_fu_4197_p2 is absorbed into DSP mul_ln1118_503_fu_4197_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_698_fu_7028_p2, operation Mode is: A2*(B:0x3fe0a).\n",
      "DSP Report: register mul_ln1118_701_fu_6664_p2 is absorbed into DSP mul_ln1118_698_fu_7028_p2.\n",
      "DSP Report: operator mul_ln1118_698_fu_7028_p2 is absorbed into DSP mul_ln1118_698_fu_7028_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_702_fu_4546_p2, operation Mode is: A2*(B:0x3fdf4).\n",
      "DSP Report: register mul_ln1118_704_fu_7080_p2 is absorbed into DSP mul_ln1118_702_fu_4546_p2.\n",
      "DSP Report: operator mul_ln1118_702_fu_4546_p2 is absorbed into DSP mul_ln1118_702_fu_4546_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_688_fu_7726_p2, operation Mode is: A2*(B:0x3ff2f).\n",
      "DSP Report: register mul_ln1118_688_fu_7726_p2 is absorbed into DSP mul_ln1118_688_fu_7726_p2.\n",
      "DSP Report: operator mul_ln1118_688_fu_7726_p2 is absorbed into DSP mul_ln1118_688_fu_7726_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_693_fu_5901_p2, operation Mode is: A2*(B:0x3fe6a).\n",
      "DSP Report: register mul_ln1118_693_fu_5901_p2 is absorbed into DSP mul_ln1118_693_fu_5901_p2.\n",
      "DSP Report: operator mul_ln1118_693_fu_5901_p2 is absorbed into DSP mul_ln1118_693_fu_5901_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_691_fu_4592_p2, operation Mode is: A2*(B:0x3fee7).\n",
      "DSP Report: register mul_ln1118_691_fu_4592_p2 is absorbed into DSP mul_ln1118_691_fu_4592_p2.\n",
      "DSP Report: operator mul_ln1118_691_fu_4592_p2 is absorbed into DSP mul_ln1118_691_fu_4592_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_97_fu_6020_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_97_fu_6020_p2 is absorbed into DSP mul_ln1118_97_fu_6020_p2.\n",
      "DSP Report: operator mul_ln1118_97_fu_6020_p2 is absorbed into DSP mul_ln1118_97_fu_6020_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_967_fu_7254_p2, operation Mode is: A2*(B:0x2e).\n",
      "DSP Report: register mul_ln1118_966_fu_5987_p2 is absorbed into DSP mul_ln1118_967_fu_7254_p2.\n",
      "DSP Report: operator mul_ln1118_967_fu_7254_p2 is absorbed into DSP mul_ln1118_967_fu_7254_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_974_fu_4020_p2, operation Mode is: A2*(B:0x3ff9e).\n",
      "DSP Report: register mul_ln1118_973_fu_5750_p2 is absorbed into DSP mul_ln1118_974_fu_4020_p2.\n",
      "DSP Report: operator mul_ln1118_974_fu_4020_p2 is absorbed into DSP mul_ln1118_974_fu_4020_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_592_fu_7263_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_591_fu_5996_p2 is absorbed into DSP mul_ln1118_592_fu_7263_p2.\n",
      "DSP Report: operator mul_ln1118_592_fu_7263_p2 is absorbed into DSP mul_ln1118_592_fu_7263_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_560_fu_6376_p2, operation Mode is: A2*(B:0x75).\n",
      "DSP Report: register mul_ln1118_560_fu_6376_p2 is absorbed into DSP mul_ln1118_560_fu_6376_p2.\n",
      "DSP Report: operator mul_ln1118_560_fu_6376_p2 is absorbed into DSP mul_ln1118_560_fu_6376_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_567_fu_4036_p2, operation Mode is: A2*(B:0xa4).\n",
      "DSP Report: register mul_ln1118_567_fu_4036_p2 is absorbed into DSP mul_ln1118_567_fu_4036_p2.\n",
      "DSP Report: operator mul_ln1118_567_fu_4036_p2 is absorbed into DSP mul_ln1118_567_fu_4036_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_571_fu_5739_p2, operation Mode is: A2*(B:0x96).\n",
      "DSP Report: register mul_ln1118_571_fu_5739_p2 is absorbed into DSP mul_ln1118_571_fu_5739_p2.\n",
      "DSP Report: operator mul_ln1118_571_fu_5739_p2 is absorbed into DSP mul_ln1118_571_fu_5739_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_190_fu_4846_p2, operation Mode is: A2*(B:0x3ffd1).\n",
      "DSP Report: register mul_ln1118_190_fu_4846_p2 is absorbed into DSP mul_ln1118_190_fu_4846_p2.\n",
      "DSP Report: operator mul_ln1118_190_fu_4846_p2 is absorbed into DSP mul_ln1118_190_fu_4846_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_171_fu_6714_p2, operation Mode is: A2*(B:0x55).\n",
      "DSP Report: register mul_ln1118_171_fu_6714_p2 is absorbed into DSP mul_ln1118_171_fu_6714_p2.\n",
      "DSP Report: operator mul_ln1118_171_fu_6714_p2 is absorbed into DSP mul_ln1118_171_fu_6714_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_174_fu_4340_p2, operation Mode is: A2*(B:0x6b).\n",
      "DSP Report: register mul_ln1118_174_fu_4340_p2 is absorbed into DSP mul_ln1118_174_fu_4340_p2.\n",
      "DSP Report: operator mul_ln1118_174_fu_4340_p2 is absorbed into DSP mul_ln1118_174_fu_4340_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_178_fu_4834_p2, operation Mode is: A2*(B:0x79).\n",
      "DSP Report: register mul_ln1118_178_fu_4834_p2 is absorbed into DSP mul_ln1118_178_fu_4834_p2.\n",
      "DSP Report: operator mul_ln1118_178_fu_4834_p2 is absorbed into DSP mul_ln1118_178_fu_4834_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_569_fu_5737_p2, operation Mode is: A2*(B:0x68).\n",
      "DSP Report: register mul_ln1118_571_fu_5739_p2 is absorbed into DSP mul_ln1118_569_fu_5737_p2.\n",
      "DSP Report: operator mul_ln1118_569_fu_5737_p2 is absorbed into DSP mul_ln1118_569_fu_5737_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_573_fu_4957_p2, operation Mode is: A2*(B:0x43).\n",
      "DSP Report: register mul_ln1118_573_fu_4957_p2 is absorbed into DSP mul_ln1118_573_fu_4957_p2.\n",
      "DSP Report: operator mul_ln1118_573_fu_4957_p2 is absorbed into DSP mul_ln1118_573_fu_4957_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_564_fu_4033_p2, operation Mode is: A2*(B:0x5f).\n",
      "DSP Report: register mul_ln1118_567_fu_4036_p2 is absorbed into DSP mul_ln1118_564_fu_4033_p2.\n",
      "DSP Report: operator mul_ln1118_564_fu_4033_p2 is absorbed into DSP mul_ln1118_564_fu_4033_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_579_fu_5747_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_581_fu_4795_p2 is absorbed into DSP mul_ln1118_579_fu_5747_p2.\n",
      "DSP Report: operator mul_ln1118_579_fu_5747_p2 is absorbed into DSP mul_ln1118_579_fu_5747_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1024_fu_4130_p2, operation Mode is: A2*(B:0x51).\n",
      "DSP Report: register mul_ln1118_1023_fu_6743_p2 is absorbed into DSP mul_ln1118_1024_fu_4130_p2.\n",
      "DSP Report: operator mul_ln1118_1024_fu_4130_p2 is absorbed into DSP mul_ln1118_1024_fu_4130_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1028_fu_5049_p2, operation Mode is: A2*(B:0xa4).\n",
      "DSP Report: register mul_ln1118_1026_fu_6746_p2 is absorbed into DSP mul_ln1118_1028_fu_5049_p2.\n",
      "DSP Report: operator mul_ln1118_1028_fu_5049_p2 is absorbed into DSP mul_ln1118_1028_fu_5049_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1017_fu_6737_p2, operation Mode is: A2*(B:0x3ff65).\n",
      "DSP Report: register mul_ln1118_1016_fu_4122_p2 is absorbed into DSP mul_ln1118_1017_fu_6737_p2.\n",
      "DSP Report: operator mul_ln1118_1017_fu_6737_p2 is absorbed into DSP mul_ln1118_1017_fu_6737_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1019_fu_6739_p2, operation Mode is: A2*(B:0x3ff45).\n",
      "DSP Report: register mul_ln1118_1018_fu_4124_p2 is absorbed into DSP mul_ln1118_1019_fu_6739_p2.\n",
      "DSP Report: operator mul_ln1118_1019_fu_6739_p2 is absorbed into DSP mul_ln1118_1019_fu_6739_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_507_fu_7536_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_506_fu_6903_p2 is absorbed into DSP mul_ln1118_507_fu_7536_p2.\n",
      "DSP Report: operator mul_ln1118_507_fu_7536_p2 is absorbed into DSP mul_ln1118_507_fu_7536_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_500_fu_5583_p2, operation Mode is: A2*(B:0x4e).\n",
      "DSP Report: register mul_ln1118_499_fu_6679_p2 is absorbed into DSP mul_ln1118_500_fu_5583_p2.\n",
      "DSP Report: operator mul_ln1118_500_fu_5583_p2 is absorbed into DSP mul_ln1118_500_fu_5583_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_504_fu_7193_p2, operation Mode is: A2*(B:0x3b).\n",
      "DSP Report: register mul_ln1118_506_fu_6903_p2 is absorbed into DSP mul_ln1118_504_fu_7193_p2.\n",
      "DSP Report: operator mul_ln1118_504_fu_7193_p2 is absorbed into DSP mul_ln1118_504_fu_7193_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_512_fu_7589_p2, operation Mode is: A2*(B:0x3ff8d).\n",
      "DSP Report: register mul_ln1118_514_fu_4936_p2 is absorbed into DSP mul_ln1118_512_fu_7589_p2.\n",
      "DSP Report: operator mul_ln1118_512_fu_7589_p2 is absorbed into DSP mul_ln1118_512_fu_7589_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_508_fu_5979_p2, operation Mode is: A2*(B:0x3ffd2).\n",
      "DSP Report: register mul_ln1118_510_fu_4421_p2 is absorbed into DSP mul_ln1118_508_fu_5979_p2.\n",
      "DSP Report: operator mul_ln1118_508_fu_5979_p2 is absorbed into DSP mul_ln1118_508_fu_5979_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_362_fu_5041_p2, operation Mode is: A2*(B:0x2e).\n",
      "DSP Report: register mul_ln1118_362_fu_5041_p2 is absorbed into DSP mul_ln1118_362_fu_5041_p2.\n",
      "DSP Report: operator mul_ln1118_362_fu_5041_p2 is absorbed into DSP mul_ln1118_362_fu_5041_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_357_fu_3893_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_357_fu_3893_p2 is absorbed into DSP mul_ln1118_357_fu_3893_p2.\n",
      "DSP Report: operator mul_ln1118_357_fu_3893_p2 is absorbed into DSP mul_ln1118_357_fu_3893_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_594_fu_7434_p2, operation Mode is: A2*(B:0x3ffd2).\n",
      "DSP Report: register mul_ln1118_596_fu_7144_p2 is absorbed into DSP mul_ln1118_594_fu_7434_p2.\n",
      "DSP Report: operator mul_ln1118_594_fu_7434_p2 is absorbed into DSP mul_ln1118_594_fu_7434_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_184_fu_7454_p2, operation Mode is: A2*(B:0x3ff7d).\n",
      "DSP Report: register mul_ln1118_184_fu_7454_p2 is absorbed into DSP mul_ln1118_184_fu_7454_p2.\n",
      "DSP Report: operator mul_ln1118_184_fu_7454_p2 is absorbed into DSP mul_ln1118_184_fu_7454_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_177_fu_6140_p2, operation Mode is: A2*(B:0x3ff8d).\n",
      "DSP Report: register mul_ln1118_174_fu_4340_p2 is absorbed into DSP mul_ln1118_177_fu_6140_p2.\n",
      "DSP Report: operator mul_ln1118_177_fu_6140_p2 is absorbed into DSP mul_ln1118_177_fu_6140_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1033_fu_7668_p2, operation Mode is: A2*(B:0x3a).\n",
      "DSP Report: register mul_ln1118_1032_fu_6752_p2 is absorbed into DSP mul_ln1118_1033_fu_7668_p2.\n",
      "DSP Report: operator mul_ln1118_1033_fu_7668_p2 is absorbed into DSP mul_ln1118_1033_fu_7668_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_198_fu_4854_p2, operation Mode is: A2*(B:0x3ffb5).\n",
      "DSP Report: register mul_ln1118_198_fu_4854_p2 is absorbed into DSP mul_ln1118_198_fu_4854_p2.\n",
      "DSP Report: operator mul_ln1118_198_fu_4854_p2 is absorbed into DSP mul_ln1118_198_fu_4854_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_203_fu_6166_p2, operation Mode is: A2*(B:0x3ffcd).\n",
      "DSP Report: register mul_ln1118_203_fu_6166_p2 is absorbed into DSP mul_ln1118_203_fu_6166_p2.\n",
      "DSP Report: operator mul_ln1118_203_fu_6166_p2 is absorbed into DSP mul_ln1118_203_fu_6166_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_187_fu_7457_p2, operation Mode is: A2*(B:0x3ff53).\n",
      "DSP Report: register mul_ln1118_187_fu_7457_p2 is absorbed into DSP mul_ln1118_187_fu_7457_p2.\n",
      "DSP Report: operator mul_ln1118_187_fu_7457_p2 is absorbed into DSP mul_ln1118_187_fu_7457_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_189_fu_6152_p2, operation Mode is: A2*(B:0x3ff63).\n",
      "DSP Report: register mul_ln1118_189_fu_6152_p2 is absorbed into DSP mul_ln1118_189_fu_6152_p2.\n",
      "DSP Report: operator mul_ln1118_189_fu_6152_p2 is absorbed into DSP mul_ln1118_189_fu_6152_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_593_fu_4438_p2, operation Mode is: A2*(B:0x3ffea).\n",
      "DSP Report: register mul_ln1118_596_fu_7144_p2 is absorbed into DSP mul_ln1118_593_fu_4438_p2.\n",
      "DSP Report: operator mul_ln1118_593_fu_4438_p2 is absorbed into DSP mul_ln1118_593_fu_4438_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_576_fu_4045_p2, operation Mode is: A2*(B:0x27).\n",
      "DSP Report: register mul_ln1118_576_fu_4045_p2 is absorbed into DSP mul_ln1118_576_fu_4045_p2.\n",
      "DSP Report: operator mul_ln1118_576_fu_4045_p2 is absorbed into DSP mul_ln1118_576_fu_4045_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_578_fu_5746_p2, operation Mode is: A2*(B:0x2e).\n",
      "DSP Report: register mul_ln1118_581_fu_4795_p2 is absorbed into DSP mul_ln1118_578_fu_5746_p2.\n",
      "DSP Report: operator mul_ln1118_578_fu_5746_p2 is absorbed into DSP mul_ln1118_578_fu_5746_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_568_fu_7043_p2, operation Mode is: A2*(B:0x2b).\n",
      "DSP Report: register mul_ln1118_571_fu_5739_p2 is absorbed into DSP mul_ln1118_568_fu_7043_p2.\n",
      "DSP Report: operator mul_ln1118_568_fu_7043_p2 is absorbed into DSP mul_ln1118_568_fu_7043_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_572_fu_4433_p2, operation Mode is: A2*(B:0x29).\n",
      "DSP Report: register mul_ln1118_573_fu_4957_p2 is absorbed into DSP mul_ln1118_572_fu_4433_p2.\n",
      "DSP Report: operator mul_ln1118_572_fu_4433_p2 is absorbed into DSP mul_ln1118_572_fu_4433_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_563_fu_5731_p2, operation Mode is: A2*(B:0x5e).\n",
      "DSP Report: register mul_ln1118_567_fu_4036_p2 is absorbed into DSP mul_ln1118_563_fu_5731_p2.\n",
      "DSP Report: operator mul_ln1118_563_fu_5731_p2 is absorbed into DSP mul_ln1118_563_fu_5731_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_586_fu_4848_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_588_fu_6748_p2 is absorbed into DSP mul_ln1118_586_fu_4848_p2.\n",
      "DSP Report: operator mul_ln1118_586_fu_4848_p2 is absorbed into DSP mul_ln1118_586_fu_4848_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_589_fu_5191_p2, operation Mode is: A2*(B:0x3ffaa).\n",
      "DSP Report: register mul_ln1118_591_fu_5996_p2 is absorbed into DSP mul_ln1118_589_fu_5191_p2.\n",
      "DSP Report: operator mul_ln1118_589_fu_5191_p2 is absorbed into DSP mul_ln1118_589_fu_5191_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_583_fu_5600_p2, operation Mode is: A2*(B:0x49).\n",
      "DSP Report: register mul_ln1118_585_fu_4849_p2 is absorbed into DSP mul_ln1118_583_fu_5600_p2.\n",
      "DSP Report: operator mul_ln1118_583_fu_5600_p2 is absorbed into DSP mul_ln1118_583_fu_5600_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_575_fu_5351_p2, operation Mode is: A2*(B:0x7b).\n",
      "DSP Report: register mul_ln1118_573_fu_4957_p2 is absorbed into DSP mul_ln1118_575_fu_5351_p2.\n",
      "DSP Report: operator mul_ln1118_575_fu_5351_p2 is absorbed into DSP mul_ln1118_575_fu_5351_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_562_fu_4423_p2, operation Mode is: A2*(B:0x76).\n",
      "DSP Report: register mul_ln1118_560_fu_6376_p2 is absorbed into DSP mul_ln1118_562_fu_4423_p2.\n",
      "DSP Report: operator mul_ln1118_562_fu_4423_p2 is absorbed into DSP mul_ln1118_562_fu_4423_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_566_fu_7041_p2, operation Mode is: A2*(B:0xc6).\n",
      "DSP Report: register mul_ln1118_567_fu_4036_p2 is absorbed into DSP mul_ln1118_566_fu_7041_p2.\n",
      "DSP Report: operator mul_ln1118_566_fu_7041_p2 is absorbed into DSP mul_ln1118_566_fu_7041_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_705_fu_7252_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_708_fu_5232_p2 is absorbed into DSP mul_ln1118_705_fu_7252_p2.\n",
      "DSP Report: operator mul_ln1118_705_fu_7252_p2 is absorbed into DSP mul_ln1118_705_fu_7252_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_709_fu_6499_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_710_fu_4942_p2 is absorbed into DSP mul_ln1118_709_fu_6499_p2.\n",
      "DSP Report: operator mul_ln1118_709_fu_6499_p2 is absorbed into DSP mul_ln1118_709_fu_6499_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_719_fu_7066_p2, operation Mode is: A2*(B:0xd4).\n",
      "DSP Report: register mul_ln1118_720_fu_4875_p2 is absorbed into DSP mul_ln1118_719_fu_7066_p2.\n",
      "DSP Report: operator mul_ln1118_719_fu_7066_p2 is absorbed into DSP mul_ln1118_719_fu_7066_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_98_fu_4714_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register mul_ln1118_97_fu_6020_p2 is absorbed into DSP mul_ln1118_98_fu_4714_p2.\n",
      "DSP Report: operator mul_ln1118_98_fu_4714_p2 is absorbed into DSP mul_ln1118_98_fu_4714_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_970_fu_4139_p2, operation Mode is: A2*(B:0x3ffb6).\n",
      "DSP Report: register mul_ln1118_973_fu_5750_p2 is absorbed into DSP mul_ln1118_970_fu_4139_p2.\n",
      "DSP Report: operator mul_ln1118_970_fu_4139_p2 is absorbed into DSP mul_ln1118_970_fu_4139_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_975_fu_5287_p2, operation Mode is: A2*(B:0x37).\n",
      "DSP Report: register mul_ln1118_977_fu_3902_p2 is absorbed into DSP mul_ln1118_975_fu_5287_p2.\n",
      "DSP Report: operator mul_ln1118_975_fu_5287_p2 is absorbed into DSP mul_ln1118_975_fu_5287_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_964_fu_6911_p2, operation Mode is: A2*(B:0x3ffae).\n",
      "DSP Report: register mul_ln1118_966_fu_5987_p2 is absorbed into DSP mul_ln1118_964_fu_6911_p2.\n",
      "DSP Report: operator mul_ln1118_964_fu_6911_p2 is absorbed into DSP mul_ln1118_964_fu_6911_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_361_fu_5503_p2, operation Mode is: A2*(B:0x5d).\n",
      "DSP Report: register mul_ln1118_362_fu_5041_p2 is absorbed into DSP mul_ln1118_361_fu_5503_p2.\n",
      "DSP Report: operator mul_ln1118_361_fu_5503_p2 is absorbed into DSP mul_ln1118_361_fu_5503_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_364_fu_7575_p2, operation Mode is: A2*(B:0xa4).\n",
      "DSP Report: register mul_ln1118_363_fu_7576_p2 is absorbed into DSP mul_ln1118_364_fu_7575_p2.\n",
      "DSP Report: operator mul_ln1118_364_fu_7575_p2 is absorbed into DSP mul_ln1118_364_fu_7575_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_356_fu_4355_p2, operation Mode is: A2*(B:0x65).\n",
      "DSP Report: register mul_ln1118_357_fu_3893_p2 is absorbed into DSP mul_ln1118_356_fu_4355_p2.\n",
      "DSP Report: operator mul_ln1118_356_fu_4355_p2 is absorbed into DSP mul_ln1118_356_fu_4355_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1025_fu_4131_p2, operation Mode is: A2*(B:0x25).\n",
      "DSP Report: register mul_ln1118_1026_fu_6746_p2 is absorbed into DSP mul_ln1118_1025_fu_4131_p2.\n",
      "DSP Report: operator mul_ln1118_1025_fu_4131_p2 is absorbed into DSP mul_ln1118_1025_fu_4131_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1020_fu_5433_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_1021_fu_6741_p2 is absorbed into DSP mul_ln1118_1020_fu_5433_p2.\n",
      "DSP Report: operator mul_ln1118_1020_fu_5433_p2 is absorbed into DSP mul_ln1118_1020_fu_5433_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1015_fu_4121_p2, operation Mode is: A2*(B:0x39).\n",
      "DSP Report: register mul_ln1118_1016_fu_4122_p2 is absorbed into DSP mul_ln1118_1015_fu_4121_p2.\n",
      "DSP Report: operator mul_ln1118_1015_fu_4121_p2 is absorbed into DSP mul_ln1118_1015_fu_4121_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_689_fu_5897_p2, operation Mode is: A2*(B:0x3ffca).\n",
      "DSP Report: register mul_ln1118_688_fu_7726_p2 is absorbed into DSP mul_ln1118_689_fu_5897_p2.\n",
      "DSP Report: operator mul_ln1118_689_fu_5897_p2 is absorbed into DSP mul_ln1118_689_fu_5897_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_202_fu_4858_p2, operation Mode is: A2*(B:0x23).\n",
      "DSP Report: register mul_ln1118_203_fu_6166_p2 is absorbed into DSP mul_ln1118_202_fu_4858_p2.\n",
      "DSP Report: operator mul_ln1118_202_fu_4858_p2 is absorbed into DSP mul_ln1118_202_fu_4858_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_197_fu_7467_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_198_fu_4854_p2 is absorbed into DSP mul_ln1118_197_fu_7467_p2.\n",
      "DSP Report: operator mul_ln1118_197_fu_7467_p2 is absorbed into DSP mul_ln1118_197_fu_7467_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_193_fu_7071_p2, operation Mode is: A2*(B:0x27).\n",
      "DSP Report: register mul_ln1118_190_fu_4846_p2 is absorbed into DSP mul_ln1118_193_fu_7071_p2.\n",
      "DSP Report: operator mul_ln1118_193_fu_7071_p2 is absorbed into DSP mul_ln1118_193_fu_7071_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1186_fu_4818_p2, operation Mode is: A2*(B:0x3ffdb).\n",
      "DSP Report: register mul_ln1118_1183_fu_7299_p2 is absorbed into DSP mul_ln1118_1186_fu_4818_p2.\n",
      "DSP Report: operator mul_ln1118_1186_fu_4818_p2 is absorbed into DSP mul_ln1118_1186_fu_4818_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_354_fu_5913_p2, operation Mode is: A2*(B:0x2b).\n",
      "DSP Report: register mul_ln1118_357_fu_3893_p2 is absorbed into DSP mul_ln1118_354_fu_5913_p2.\n",
      "DSP Report: operator mul_ln1118_354_fu_5913_p2 is absorbed into DSP mul_ln1118_354_fu_5913_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_359_fu_6427_p2, operation Mode is: A2*(B:0x3ffd5).\n",
      "DSP Report: register mul_ln1118_362_fu_5041_p2 is absorbed into DSP mul_ln1118_359_fu_6427_p2.\n",
      "DSP Report: operator mul_ln1118_359_fu_6427_p2 is absorbed into DSP mul_ln1118_359_fu_6427_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_183_fu_5754_p2, operation Mode is: A2*(B:0x6d).\n",
      "DSP Report: register mul_ln1118_184_fu_7454_p2 is absorbed into DSP mul_ln1118_183_fu_5754_p2.\n",
      "DSP Report: operator mul_ln1118_183_fu_5754_p2 is absorbed into DSP mul_ln1118_183_fu_5754_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_173_fu_7519_p2, operation Mode is: A2*(B:0x34).\n",
      "DSP Report: register mul_ln1118_171_fu_6714_p2 is absorbed into DSP mul_ln1118_173_fu_7519_p2.\n",
      "DSP Report: operator mul_ln1118_173_fu_7519_p2 is absorbed into DSP mul_ln1118_173_fu_7519_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_180_fu_6143_p2, operation Mode is: A2*(B:0x67).\n",
      "DSP Report: register mul_ln1118_178_fu_4834_p2 is absorbed into DSP mul_ln1118_180_fu_6143_p2.\n",
      "DSP Report: operator mul_ln1118_180_fu_6143_p2 is absorbed into DSP mul_ln1118_180_fu_6143_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_195_fu_6158_p2, operation Mode is: A2*(B:0x5e).\n",
      "DSP Report: register mul_ln1118_198_fu_4854_p2 is absorbed into DSP mul_ln1118_195_fu_6158_p2.\n",
      "DSP Report: operator mul_ln1118_195_fu_6158_p2 is absorbed into DSP mul_ln1118_195_fu_6158_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_200_fu_6163_p2, operation Mode is: A2*(B:0x54).\n",
      "DSP Report: register mul_ln1118_203_fu_6166_p2 is absorbed into DSP mul_ln1118_200_fu_6163_p2.\n",
      "DSP Report: operator mul_ln1118_200_fu_6163_p2 is absorbed into DSP mul_ln1118_200_fu_6163_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_172_fu_7240_p2, operation Mode is: A2*(B:0x4f).\n",
      "DSP Report: register mul_ln1118_171_fu_6714_p2 is absorbed into DSP mul_ln1118_172_fu_7240_p2.\n",
      "DSP Report: operator mul_ln1118_172_fu_7240_p2 is absorbed into DSP mul_ln1118_172_fu_7240_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_93_fu_5624_p2, operation Mode is: A2*(B:0x3ffd4).\n",
      "DSP Report: register mul_ln1118_90_fu_6013_p2 is absorbed into DSP mul_ln1118_93_fu_5624_p2.\n",
      "DSP Report: operator mul_ln1118_93_fu_5624_p2 is absorbed into DSP mul_ln1118_93_fu_5624_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_972_fu_6673_p2, operation Mode is: A2*(B:0x3ff65).\n",
      "DSP Report: register mul_ln1118_973_fu_5750_p2 is absorbed into DSP mul_ln1118_972_fu_6673_p2.\n",
      "DSP Report: operator mul_ln1118_972_fu_6673_p2 is absorbed into DSP mul_ln1118_972_fu_6673_p2.\n",
      "DSP Report: Generating DSP trunc_ln708_410_reg_27226786_reg, operation Mode is: (A2*(B:0x3ff5b))'.\n",
      "DSP Report: register mul_ln1118_966_fu_5987_p2 is absorbed into DSP trunc_ln708_410_reg_27226786_reg.\n",
      "DSP Report: register trunc_ln708_410_reg_27226786_reg is absorbed into DSP trunc_ln708_410_reg_27226786_reg.\n",
      "DSP Report: operator mul_ln1118_965_fu_7083_p2 is absorbed into DSP trunc_ln708_410_reg_27226786_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_703_fu_5813_p2, operation Mode is: A2*(B:0x57).\n",
      "DSP Report: register mul_ln1118_704_fu_7080_p2 is absorbed into DSP mul_ln1118_703_fu_5813_p2.\n",
      "DSP Report: operator mul_ln1118_703_fu_5813_p2 is absorbed into DSP mul_ln1118_703_fu_5813_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_707_fu_7125_p2, operation Mode is: A2*(B:0x2c).\n",
      "DSP Report: register mul_ln1118_708_fu_5232_p2 is absorbed into DSP mul_ln1118_707_fu_7125_p2.\n",
      "DSP Report: operator mul_ln1118_707_fu_7125_p2 is absorbed into DSP mul_ln1118_707_fu_7125_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_699_fu_7661_p2, operation Mode is: A2*(B:0x55).\n",
      "DSP Report: register mul_ln1118_701_fu_6664_p2 is absorbed into DSP mul_ln1118_699_fu_7661_p2.\n",
      "DSP Report: operator mul_ln1118_699_fu_7661_p2 is absorbed into DSP mul_ln1118_699_fu_7661_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_694_fu_7209_p2, operation Mode is: A2*(B:0x49).\n",
      "DSP Report: register mul_ln1118_693_fu_5901_p2 is absorbed into DSP mul_ln1118_694_fu_7209_p2.\n",
      "DSP Report: operator mul_ln1118_694_fu_7209_p2 is absorbed into DSP mul_ln1118_694_fu_7209_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_713_fu_6380_p2, operation Mode is: A2*(B:0x5d).\n",
      "DSP Report: register mul_ln1118_712_fu_5113_p2 is absorbed into DSP mul_ln1118_713_fu_6380_p2.\n",
      "DSP Report: operator mul_ln1118_713_fu_6380_p2 is absorbed into DSP mul_ln1118_713_fu_6380_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_721_fu_5681_p2, operation Mode is: A2*(B:0x9c).\n",
      "DSP Report: register mul_ln1118_720_fu_4875_p2 is absorbed into DSP mul_ln1118_721_fu_5681_p2.\n",
      "DSP Report: operator mul_ln1118_721_fu_5681_p2 is absorbed into DSP mul_ln1118_721_fu_5681_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_590_fu_5824_p2, operation Mode is: A2*(B:0xf9).\n",
      "DSP Report: register mul_ln1118_591_fu_5996_p2 is absorbed into DSP mul_ln1118_590_fu_5824_p2.\n",
      "DSP Report: operator mul_ln1118_590_fu_5824_p2 is absorbed into DSP mul_ln1118_590_fu_5824_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_595_fu_5243_p2, operation Mode is: A2*(B:0x9a).\n",
      "DSP Report: register mul_ln1118_596_fu_7144_p2 is absorbed into DSP mul_ln1118_595_fu_5243_p2.\n",
      "DSP Report: operator mul_ln1118_595_fu_5243_p2 is absorbed into DSP mul_ln1118_595_fu_5243_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_587_fu_5020_p2, operation Mode is: A2*(B:0xcb).\n",
      "DSP Report: register mul_ln1118_588_fu_6748_p2 is absorbed into DSP mul_ln1118_587_fu_5020_p2.\n",
      "DSP Report: operator mul_ln1118_587_fu_5020_p2 is absorbed into DSP mul_ln1118_587_fu_5020_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_580_fu_5748_p2, operation Mode is: A2*(B:0x6e).\n",
      "DSP Report: register mul_ln1118_581_fu_4795_p2 is absorbed into DSP mul_ln1118_580_fu_5748_p2.\n",
      "DSP Report: operator mul_ln1118_580_fu_5748_p2 is absorbed into DSP mul_ln1118_580_fu_5748_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_574_fu_4435_p2, operation Mode is: A2*(B:0x4a).\n",
      "DSP Report: register mul_ln1118_573_fu_4957_p2 is absorbed into DSP mul_ln1118_574_fu_4435_p2.\n",
      "DSP Report: operator mul_ln1118_574_fu_4435_p2 is absorbed into DSP mul_ln1118_574_fu_4435_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_577_fu_5745_p2, operation Mode is: A2*(B:0x62).\n",
      "DSP Report: register mul_ln1118_576_fu_4045_p2 is absorbed into DSP mul_ln1118_577_fu_5745_p2.\n",
      "DSP Report: operator mul_ln1118_577_fu_5745_p2 is absorbed into DSP mul_ln1118_577_fu_5745_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_565_fu_4426_p2, operation Mode is: A2*(B:0x53).\n",
      "DSP Report: register mul_ln1118_567_fu_4036_p2 is absorbed into DSP mul_ln1118_565_fu_4426_p2.\n",
      "DSP Report: operator mul_ln1118_565_fu_4426_p2 is absorbed into DSP mul_ln1118_565_fu_4426_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_570_fu_5738_p2, operation Mode is: A2*(B:0x43).\n",
      "DSP Report: register mul_ln1118_571_fu_5739_p2 is absorbed into DSP mul_ln1118_570_fu_5738_p2.\n",
      "DSP Report: operator mul_ln1118_570_fu_5738_p2 is absorbed into DSP mul_ln1118_570_fu_5738_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_501_fu_5755_p2, operation Mode is: A2*(B:0x72).\n",
      "DSP Report: register mul_ln1118_502_fu_7022_p2 is absorbed into DSP mul_ln1118_501_fu_5755_p2.\n",
      "DSP Report: operator mul_ln1118_501_fu_5755_p2 is absorbed into DSP mul_ln1118_501_fu_5755_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_505_fu_3907_p2, operation Mode is: A2*(B:0x68).\n",
      "DSP Report: register mul_ln1118_506_fu_6903_p2 is absorbed into DSP mul_ln1118_505_fu_3907_p2.\n",
      "DSP Report: operator mul_ln1118_505_fu_3907_p2 is absorbed into DSP mul_ln1118_505_fu_3907_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_498_fu_7141_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_499_fu_6679_p2 is absorbed into DSP mul_ln1118_498_fu_7141_p2.\n",
      "DSP Report: operator mul_ln1118_498_fu_7141_p2 is absorbed into DSP mul_ln1118_498_fu_7141_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_363_fu_7576_p2, operation Mode is: A2*(B:0xa3).\n",
      "DSP Report: register mul_ln1118_363_fu_7576_p2 is absorbed into DSP mul_ln1118_363_fu_7576_p2.\n",
      "DSP Report: operator mul_ln1118_363_fu_7576_p2 is absorbed into DSP mul_ln1118_363_fu_7576_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_355_fu_6546_p2, operation Mode is: A2*(B:0x58).\n",
      "DSP Report: register mul_ln1118_357_fu_3893_p2 is absorbed into DSP mul_ln1118_355_fu_6546_p2.\n",
      "DSP Report: operator mul_ln1118_355_fu_6546_p2 is absorbed into DSP mul_ln1118_355_fu_6546_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_360_fu_7694_p2, operation Mode is: A2*(B:0xcd).\n",
      "DSP Report: register mul_ln1118_362_fu_5041_p2 is absorbed into DSP mul_ln1118_360_fu_7694_p2.\n",
      "DSP Report: operator mul_ln1118_360_fu_7694_p2 is absorbed into DSP mul_ln1118_360_fu_7694_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_201_fu_7471_p2, operation Mode is: A2*(B:0x4c).\n",
      "DSP Report: register mul_ln1118_203_fu_6166_p2 is absorbed into DSP mul_ln1118_201_fu_7471_p2.\n",
      "DSP Report: operator mul_ln1118_201_fu_7471_p2 is absorbed into DSP mul_ln1118_201_fu_7471_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_192_fu_7070_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_190_fu_4846_p2 is absorbed into DSP mul_ln1118_192_fu_7070_p2.\n",
      "DSP Report: operator mul_ln1118_192_fu_7070_p2 is absorbed into DSP mul_ln1118_192_fu_7070_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_196_fu_4852_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_198_fu_4854_p2 is absorbed into DSP mul_ln1118_196_fu_4852_p2.\n",
      "DSP Report: operator mul_ln1118_196_fu_4852_p2 is absorbed into DSP mul_ln1118_196_fu_4852_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_182_fu_7060_p2, operation Mode is: A2*(B:0x27).\n",
      "DSP Report: register mul_ln1118_184_fu_7454_p2 is absorbed into DSP mul_ln1118_182_fu_7060_p2.\n",
      "DSP Report: operator mul_ln1118_182_fu_7060_p2 is absorbed into DSP mul_ln1118_182_fu_7060_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_186_fu_7456_p2, operation Mode is: A2*(B:0x4d).\n",
      "DSP Report: register mul_ln1118_187_fu_7457_p2 is absorbed into DSP mul_ln1118_186_fu_7456_p2.\n",
      "DSP Report: operator mul_ln1118_186_fu_7456_p2 is absorbed into DSP mul_ln1118_186_fu_7456_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_179_fu_4835_p2, operation Mode is: A2*(B:0x3a).\n",
      "DSP Report: register mul_ln1118_178_fu_4834_p2 is absorbed into DSP mul_ln1118_179_fu_4835_p2.\n",
      "DSP Report: operator mul_ln1118_179_fu_4835_p2 is absorbed into DSP mul_ln1118_179_fu_4835_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_509_fu_4883_p2, operation Mode is: A2*(B:0x94).\n",
      "DSP Report: register mul_ln1118_510_fu_4421_p2 is absorbed into DSP mul_ln1118_509_fu_4883_p2.\n",
      "DSP Report: operator mul_ln1118_509_fu_4883_p2 is absorbed into DSP mul_ln1118_509_fu_4883_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_513_fu_6493_p2, operation Mode is: A2*(B:0x125).\n",
      "DSP Report: register mul_ln1118_514_fu_4936_p2 is absorbed into DSP mul_ln1118_513_fu_6493_p2.\n",
      "DSP Report: operator mul_ln1118_513_fu_6493_p2 is absorbed into DSP mul_ln1118_513_fu_6493_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_181_fu_6144_p2, operation Mode is: A2*(B:0x51).\n",
      "DSP Report: register mul_ln1118_184_fu_7454_p2 is absorbed into DSP mul_ln1118_181_fu_6144_p2.\n",
      "DSP Report: operator mul_ln1118_181_fu_6144_p2 is absorbed into DSP mul_ln1118_181_fu_6144_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_188_fu_7458_p2, operation Mode is: A2*(B:0x95).\n",
      "DSP Report: register mul_ln1118_189_fu_6152_p2 is absorbed into DSP mul_ln1118_188_fu_7458_p2.\n",
      "DSP Report: operator mul_ln1118_188_fu_7458_p2 is absorbed into DSP mul_ln1118_188_fu_7458_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_191_fu_4455_p2, operation Mode is: A2*(B:0x9a).\n",
      "DSP Report: register mul_ln1118_190_fu_4846_p2 is absorbed into DSP mul_ln1118_191_fu_4455_p2.\n",
      "DSP Report: operator mul_ln1118_191_fu_4455_p2 is absorbed into DSP mul_ln1118_191_fu_4455_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_185_fu_4841_p2, operation Mode is: A2*(B:0x77).\n",
      "DSP Report: register mul_ln1118_187_fu_7457_p2 is absorbed into DSP mul_ln1118_185_fu_4841_p2.\n",
      "DSP Report: operator mul_ln1118_185_fu_4841_p2 is absorbed into DSP mul_ln1118_185_fu_4841_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1620_fu_7017_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_1620_fu_7017_p2 is absorbed into DSP mul_ln1118_1620_fu_7017_p2.\n",
      "DSP Report: operator mul_ln1118_1620_fu_7017_p2 is absorbed into DSP mul_ln1118_1620_fu_7017_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1634_fu_4259_p2, operation Mode is: A2*(B:0x5e).\n",
      "DSP Report: register mul_ln1118_1634_fu_4259_p2 is absorbed into DSP mul_ln1118_1634_fu_4259_p2.\n",
      "DSP Report: operator mul_ln1118_1634_fu_4259_p2 is absorbed into DSP mul_ln1118_1634_fu_4259_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1625_fu_4959_p2, operation Mode is: A2*(B:0x56).\n",
      "DSP Report: register mul_ln1118_1625_fu_4959_p2 is absorbed into DSP mul_ln1118_1625_fu_4959_p2.\n",
      "DSP Report: operator mul_ln1118_1625_fu_4959_p2 is absorbed into DSP mul_ln1118_1625_fu_4959_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1629_fu_5935_p2, operation Mode is: A2*(B:0x5b).\n",
      "DSP Report: register mul_ln1118_1629_fu_5935_p2 is absorbed into DSP mul_ln1118_1629_fu_5935_p2.\n",
      "DSP Report: operator mul_ln1118_1629_fu_5935_p2 is absorbed into DSP mul_ln1118_1629_fu_5935_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1632_fu_6912_p2, operation Mode is: A2*(B:0x5c).\n",
      "DSP Report: register mul_ln1118_1632_fu_6912_p2 is absorbed into DSP mul_ln1118_1632_fu_6912_p2.\n",
      "DSP Report: operator mul_ln1118_1632_fu_6912_p2 is absorbed into DSP mul_ln1118_1632_fu_6912_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1787_fu_7784_p2, operation Mode is: A2*(B:0x1b).\n",
      "DSP Report: register mul_ln1118_1787_fu_7784_p2 is absorbed into DSP mul_ln1118_1787_fu_7784_p2.\n",
      "DSP Report: operator mul_ln1118_1787_fu_7784_p2 is absorbed into DSP mul_ln1118_1787_fu_7784_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1350_fu_7582_p2, operation Mode is: A2*(B:0x3ffea).\n",
      "DSP Report: register mul_ln1118_1350_fu_7582_p2 is absorbed into DSP mul_ln1118_1350_fu_7582_p2.\n",
      "DSP Report: operator mul_ln1118_1350_fu_7582_p2 is absorbed into DSP mul_ln1118_1350_fu_7582_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_825_fu_7465_p2, operation Mode is: A2*(B:0x2e).\n",
      "DSP Report: register mul_ln1118_825_fu_7465_p2 is absorbed into DSP mul_ln1118_825_fu_7465_p2.\n",
      "DSP Report: operator mul_ln1118_825_fu_7465_p2 is absorbed into DSP mul_ln1118_825_fu_7465_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_830_fu_6250_p2, operation Mode is: A2*(B:0x26).\n",
      "DSP Report: register mul_ln1118_830_fu_6250_p2 is absorbed into DSP mul_ln1118_830_fu_6250_p2.\n",
      "DSP Report: operator mul_ln1118_830_fu_6250_p2 is absorbed into DSP mul_ln1118_830_fu_6250_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_808_fu_7755_p2, operation Mode is: A2*(B:0x3d).\n",
      "DSP Report: register mul_ln1118_808_fu_7755_p2 is absorbed into DSP mul_ln1118_808_fu_7755_p2.\n",
      "DSP Report: operator mul_ln1118_808_fu_7755_p2 is absorbed into DSP mul_ln1118_808_fu_7755_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1627_fu_4035_p2, operation Mode is: A2*(B:0x4b).\n",
      "DSP Report: register mul_ln1118_1629_fu_5935_p2 is absorbed into DSP mul_ln1118_1627_fu_4035_p2.\n",
      "DSP Report: operator mul_ln1118_1627_fu_4035_p2 is absorbed into DSP mul_ln1118_1627_fu_4035_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1622_fu_4616_p2, operation Mode is: A2*(B:0x5c).\n",
      "DSP Report: register mul_ln1118_1623_fu_5249_p2 is absorbed into DSP mul_ln1118_1622_fu_4616_p2.\n",
      "DSP Report: operator mul_ln1118_1622_fu_4616_p2 is absorbed into DSP mul_ln1118_1622_fu_4616_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1624_fu_6516_p2, operation Mode is: A2*(B:0x59).\n",
      "DSP Report: register mul_ln1118_1625_fu_4959_p2 is absorbed into DSP mul_ln1118_1624_fu_6516_p2.\n",
      "DSP Report: operator mul_ln1118_1624_fu_6516_p2 is absorbed into DSP mul_ln1118_1624_fu_6516_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_818_fu_5512_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_818_fu_5512_p2 is absorbed into DSP mul_ln1118_818_fu_5512_p2.\n",
      "DSP Report: operator mul_ln1118_818_fu_5512_p2 is absorbed into DSP mul_ln1118_818_fu_5512_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_265_fu_6305_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_265_fu_6305_p2 is absorbed into DSP mul_ln1118_265_fu_6305_p2.\n",
      "DSP Report: operator mul_ln1118_265_fu_6305_p2 is absorbed into DSP mul_ln1118_265_fu_6305_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_257_fu_6543_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_258_fu_4352_p2 is absorbed into DSP mul_ln1118_257_fu_6543_p2.\n",
      "DSP Report: operator mul_ln1118_257_fu_6543_p2 is absorbed into DSP mul_ln1118_257_fu_6543_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_261_fu_5329_p2, operation Mode is: A2*(B:0x57).\n",
      "DSP Report: register mul_ln1118_261_fu_5329_p2 is absorbed into DSP mul_ln1118_261_fu_5329_p2.\n",
      "DSP Report: operator mul_ln1118_261_fu_5329_p2 is absorbed into DSP mul_ln1118_261_fu_5329_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_820_fu_3954_p2, operation Mode is: A2*(B:0x3ffe3).\n",
      "DSP Report: register mul_ln1118_820_fu_3954_p2 is absorbed into DSP mul_ln1118_820_fu_3954_p2.\n",
      "DSP Report: operator mul_ln1118_820_fu_3954_p2 is absorbed into DSP mul_ln1118_820_fu_3954_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_823_fu_6660_p2, operation Mode is: A2*(B:0x3ffd5).\n",
      "DSP Report: register mul_ln1118_823_fu_6660_p2 is absorbed into DSP mul_ln1118_823_fu_6660_p2.\n",
      "DSP Report: operator mul_ln1118_823_fu_6660_p2 is absorbed into DSP mul_ln1118_823_fu_6660_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1621_fu_5319_p2, operation Mode is: A2*(B:0x53).\n",
      "DSP Report: register mul_ln1118_1620_fu_7017_p2 is absorbed into DSP mul_ln1118_1621_fu_5319_p2.\n",
      "DSP Report: operator mul_ln1118_1621_fu_5319_p2 is absorbed into DSP mul_ln1118_1621_fu_5319_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1623_fu_5249_p2, operation Mode is: A2*(B:0x32).\n",
      "DSP Report: register mul_ln1118_1623_fu_5249_p2 is absorbed into DSP mul_ln1118_1623_fu_5249_p2.\n",
      "DSP Report: operator mul_ln1118_1623_fu_5249_p2 is absorbed into DSP mul_ln1118_1623_fu_5249_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_831_fu_7517_p2, operation Mode is: A2*(B:0x3ffea).\n",
      "DSP Report: register mul_ln1118_830_fu_6250_p2 is absorbed into DSP mul_ln1118_831_fu_7517_p2.\n",
      "DSP Report: operator mul_ln1118_831_fu_7517_p2 is absorbed into DSP mul_ln1118_831_fu_7517_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1757_fu_5910_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_1757_fu_5910_p2 is absorbed into DSP mul_ln1118_1757_fu_5910_p2.\n",
      "DSP Report: operator mul_ln1118_1757_fu_5910_p2 is absorbed into DSP mul_ln1118_1757_fu_5910_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1763_fu_6135_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_1763_fu_6135_p2 is absorbed into DSP mul_ln1118_1763_fu_6135_p2.\n",
      "DSP Report: operator mul_ln1118_1763_fu_6135_p2 is absorbed into DSP mul_ln1118_1763_fu_6135_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1737_fu_7139_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register mul_ln1118_1737_fu_7139_p2 is absorbed into DSP mul_ln1118_1737_fu_7139_p2.\n",
      "DSP Report: operator mul_ln1118_1737_fu_7139_p2 is absorbed into DSP mul_ln1118_1737_fu_7139_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_994_fu_5407_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_994_fu_5407_p2 is absorbed into DSP mul_ln1118_994_fu_5407_p2.\n",
      "DSP Report: operator mul_ln1118_994_fu_5407_p2 is absorbed into DSP mul_ln1118_994_fu_5407_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_986_fu_6706_p2, operation Mode is: A2*(B:0x6f).\n",
      "DSP Report: register mul_ln1118_986_fu_6706_p2 is absorbed into DSP mul_ln1118_986_fu_6706_p2.\n",
      "DSP Report: operator mul_ln1118_986_fu_6706_p2 is absorbed into DSP mul_ln1118_986_fu_6706_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_529_fu_5305_p2, operation Mode is: A2*(B:0x3ffe3).\n",
      "DSP Report: register mul_ln1118_530_fu_6613_p2 is absorbed into DSP mul_ln1118_529_fu_5305_p2.\n",
      "DSP Report: operator mul_ln1118_529_fu_5305_p2 is absorbed into DSP mul_ln1118_529_fu_5305_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_526_fu_7001_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_527_fu_5695_p2 is absorbed into DSP mul_ln1118_526_fu_7001_p2.\n",
      "DSP Report: operator mul_ln1118_526_fu_7001_p2 is absorbed into DSP mul_ln1118_526_fu_7001_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_597_fu_6048_p2, operation Mode is: A2*(B:0x4a).\n",
      "DSP Report: register mul_ln1118_597_fu_6048_p2 is absorbed into DSP mul_ln1118_597_fu_6048_p2.\n",
      "DSP Report: operator mul_ln1118_597_fu_6048_p2 is absorbed into DSP mul_ln1118_597_fu_6048_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_978_fu_5630_p2, operation Mode is: A2*(B:0x3ffe3).\n",
      "DSP Report: register mul_ln1118_978_fu_5630_p2 is absorbed into DSP mul_ln1118_978_fu_5630_p2.\n",
      "DSP Report: operator mul_ln1118_978_fu_5630_p2 is absorbed into DSP mul_ln1118_978_fu_5630_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_824_fu_5103_p2, operation Mode is: A2*(B:0x3ff83).\n",
      "DSP Report: register mul_ln1118_823_fu_6660_p2 is absorbed into DSP mul_ln1118_824_fu_5103_p2.\n",
      "DSP Report: operator mul_ln1118_824_fu_5103_p2 is absorbed into DSP mul_ln1118_824_fu_5103_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_827_fu_5907_p2, operation Mode is: A2*(B:0x3ffd4).\n",
      "DSP Report: register mul_ln1118_825_fu_7465_p2 is absorbed into DSP mul_ln1118_827_fu_5907_p2.\n",
      "DSP Report: operator mul_ln1118_827_fu_5907_p2 is absorbed into DSP mul_ln1118_827_fu_5907_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_822_fu_4759_p2, operation Mode is: A2*(B:0x3ff8c).\n",
      "DSP Report: register mul_ln1118_820_fu_3954_p2 is absorbed into DSP mul_ln1118_822_fu_4759_p2.\n",
      "DSP Report: operator mul_ln1118_822_fu_4759_p2 is absorbed into DSP mul_ln1118_822_fu_4759_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_810_fu_6450_p2, operation Mode is: A2*(B:0x37).\n",
      "DSP Report: register mul_ln1118_808_fu_7755_p2 is absorbed into DSP mul_ln1118_810_fu_6450_p2.\n",
      "DSP Report: operator mul_ln1118_810_fu_6450_p2 is absorbed into DSP mul_ln1118_810_fu_6450_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1755_fu_5105_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_1757_fu_5910_p2 is absorbed into DSP mul_ln1118_1755_fu_5105_p2.\n",
      "DSP Report: operator mul_ln1118_1755_fu_5105_p2 is absorbed into DSP mul_ln1118_1755_fu_5105_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1762_fu_5502_p2, operation Mode is: A2*(B:0x27).\n",
      "DSP Report: register mul_ln1118_1763_fu_6135_p2 is absorbed into DSP mul_ln1118_1762_fu_5502_p2.\n",
      "DSP Report: operator mul_ln1118_1762_fu_5502_p2 is absorbed into DSP mul_ln1118_1762_fu_5502_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1735_fu_5865_p2, operation Mode is: A2*(B:0x3ffe3).\n",
      "DSP Report: register mul_ln1118_1737_fu_7139_p2 is absorbed into DSP mul_ln1118_1735_fu_5865_p2.\n",
      "DSP Report: operator mul_ln1118_1735_fu_5865_p2 is absorbed into DSP mul_ln1118_1735_fu_5865_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_523_fu_6998_p2, operation Mode is: A2*(B:0x5c).\n",
      "DSP Report: register mul_ln1118_523_fu_6998_p2 is absorbed into DSP mul_ln1118_523_fu_6998_p2.\n",
      "DSP Report: operator mul_ln1118_523_fu_6998_p2 is absorbed into DSP mul_ln1118_523_fu_6998_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_525_fu_4386_p2, operation Mode is: A2*(B:0x8b).\n",
      "DSP Report: register mul_ln1118_527_fu_5695_p2 is absorbed into DSP mul_ln1118_525_fu_4386_p2.\n",
      "DSP Report: operator mul_ln1118_525_fu_4386_p2 is absorbed into DSP mul_ln1118_525_fu_4386_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1357_fu_4975_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_1357_fu_4975_p2 is absorbed into DSP mul_ln1118_1357_fu_4975_p2.\n",
      "DSP Report: operator mul_ln1118_1357_fu_4975_p2 is absorbed into DSP mul_ln1118_1357_fu_4975_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1360_fu_4978_p2, operation Mode is: A2*(B:0x47).\n",
      "DSP Report: register mul_ln1118_1360_fu_4978_p2 is absorbed into DSP mul_ln1118_1360_fu_4978_p2.\n",
      "DSP Report: operator mul_ln1118_1360_fu_4978_p2 is absorbed into DSP mul_ln1118_1360_fu_4978_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1352_fu_6277_p2, operation Mode is: A2*(B:0x65).\n",
      "DSP Report: register mul_ln1118_1352_fu_6277_p2 is absorbed into DSP mul_ln1118_1352_fu_6277_p2.\n",
      "DSP Report: operator mul_ln1118_1352_fu_6277_p2 is absorbed into DSP mul_ln1118_1352_fu_6277_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1619_fu_4402_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_1620_fu_7017_p2 is absorbed into DSP mul_ln1118_1619_fu_4402_p2.\n",
      "DSP Report: operator mul_ln1118_1619_fu_4402_p2 is absorbed into DSP mul_ln1118_1619_fu_4402_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1631_fu_5011_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_1632_fu_6912_p2 is absorbed into DSP mul_ln1118_1631_fu_5011_p2.\n",
      "DSP Report: operator mul_ln1118_1631_fu_5011_p2 is absorbed into DSP mul_ln1118_1631_fu_5011_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_817_fu_5340_p2, operation Mode is: A2*(B:0x3ffdd).\n",
      "DSP Report: register mul_ln1118_818_fu_5512_p2 is absorbed into DSP mul_ln1118_817_fu_5340_p2.\n",
      "DSP Report: operator mul_ln1118_817_fu_5340_p2 is absorbed into DSP mul_ln1118_817_fu_5340_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_821_fu_6950_p2, operation Mode is: A2*(B:0x3ffd7).\n",
      "DSP Report: register mul_ln1118_820_fu_3954_p2 is absorbed into DSP mul_ln1118_821_fu_6950_p2.\n",
      "DSP Report: operator mul_ln1118_821_fu_6950_p2 is absorbed into DSP mul_ln1118_821_fu_6950_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_815_fu_5803_p2, operation Mode is: A2*(B:0x3ffd1).\n",
      "DSP Report: register mul_ln1118_815_fu_5803_p2 is absorbed into DSP mul_ln1118_815_fu_5803_p2.\n",
      "DSP Report: operator mul_ln1118_815_fu_5803_p2 is absorbed into DSP mul_ln1118_815_fu_5803_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_809_fu_7756_p2, operation Mode is: A2*(B:0x3ffd3).\n",
      "DSP Report: register mul_ln1118_808_fu_7755_p2 is absorbed into DSP mul_ln1118_809_fu_7756_p2.\n",
      "DSP Report: operator mul_ln1118_809_fu_7756_p2 is absorbed into DSP mul_ln1118_809_fu_7756_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_524_fu_6999_p2, operation Mode is: A2*(B:0x1b).\n",
      "DSP Report: register mul_ln1118_523_fu_6998_p2 is absorbed into DSP mul_ln1118_524_fu_6999_p2.\n",
      "DSP Report: operator mul_ln1118_524_fu_6999_p2 is absorbed into DSP mul_ln1118_524_fu_6999_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_530_fu_6613_p2, operation Mode is: A2*(B:0x3a).\n",
      "DSP Report: register mul_ln1118_530_fu_6613_p2 is absorbed into DSP mul_ln1118_530_fu_6613_p2.\n",
      "DSP Report: operator mul_ln1118_530_fu_6613_p2 is absorbed into DSP mul_ln1118_530_fu_6613_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1633_fu_4721_p2, operation Mode is: A2*(B:0x75).\n",
      "DSP Report: register mul_ln1118_1634_fu_4259_p2 is absorbed into DSP mul_ln1118_1633_fu_4721_p2.\n",
      "DSP Report: operator mul_ln1118_1633_fu_4721_p2 is absorbed into DSP mul_ln1118_1633_fu_4721_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1628_fu_4668_p2, operation Mode is: A2*(B:0x4a).\n",
      "DSP Report: register mul_ln1118_1629_fu_5935_p2 is absorbed into DSP mul_ln1118_1628_fu_4668_p2.\n",
      "DSP Report: operator mul_ln1118_1628_fu_4668_p2 is absorbed into DSP mul_ln1118_1628_fu_4668_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1354_fu_7586_p2, operation Mode is: A2*(B:0x3ffac).\n",
      "DSP Report: register mul_ln1118_1352_fu_6277_p2 is absorbed into DSP mul_ln1118_1354_fu_7586_p2.\n",
      "DSP Report: operator mul_ln1118_1354_fu_7586_p2 is absorbed into DSP mul_ln1118_1354_fu_7586_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1356_fu_4974_p2, operation Mode is: A2*(B:0x3ff9d).\n",
      "DSP Report: register mul_ln1118_1356_fu_4974_p2 is absorbed into DSP mul_ln1118_1356_fu_4974_p2.\n",
      "DSP Report: operator mul_ln1118_1356_fu_4974_p2 is absorbed into DSP mul_ln1118_1356_fu_4974_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1347_fu_4965_p2, operation Mode is: A2*(B:0x1b).\n",
      "DSP Report: register mul_ln1118_1348_fu_7580_p2 is absorbed into DSP mul_ln1118_1347_fu_4965_p2.\n",
      "DSP Report: operator mul_ln1118_1347_fu_4965_p2 is absorbed into DSP mul_ln1118_1347_fu_4965_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_598_fu_4491_p2, operation Mode is: A2*(B:0x31).\n",
      "DSP Report: register mul_ln1118_597_fu_6048_p2 is absorbed into DSP mul_ln1118_598_fu_4491_p2.\n",
      "DSP Report: operator mul_ln1118_598_fu_4491_p2 is absorbed into DSP mul_ln1118_598_fu_4491_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_988_fu_6708_p2, operation Mode is: A2*(B:0x4f).\n",
      "DSP Report: register mul_ln1118_988_fu_6708_p2 is absorbed into DSP mul_ln1118_988_fu_6708_p2.\n",
      "DSP Report: operator mul_ln1118_988_fu_6708_p2 is absorbed into DSP mul_ln1118_988_fu_6708_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_991_fu_7626_p2, operation Mode is: A2*(B:0x56).\n",
      "DSP Report: register mul_ln1118_994_fu_5407_p2 is absorbed into DSP mul_ln1118_991_fu_7626_p2.\n",
      "DSP Report: operator mul_ln1118_991_fu_7626_p2 is absorbed into DSP mul_ln1118_991_fu_7626_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1361_fu_6286_p2, operation Mode is: A2*(B:0x3ff71).\n",
      "DSP Report: register mul_ln1118_1360_fu_4978_p2 is absorbed into DSP mul_ln1118_1361_fu_6286_p2.\n",
      "DSP Report: operator mul_ln1118_1361_fu_6286_p2 is absorbed into DSP mul_ln1118_1361_fu_6286_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1364_fu_6289_p2, operation Mode is: A2*(B:0x3ff67).\n",
      "DSP Report: register mul_ln1118_1363_fu_7595_p2 is absorbed into DSP mul_ln1118_1364_fu_6289_p2.\n",
      "DSP Report: operator mul_ln1118_1364_fu_6289_p2 is absorbed into DSP mul_ln1118_1364_fu_6289_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1359_fu_7591_p2, operation Mode is: A2*(B:0x3ffae).\n",
      "DSP Report: register mul_ln1118_1357_fu_4975_p2 is absorbed into DSP mul_ln1118_1359_fu_7591_p2.\n",
      "DSP Report: operator mul_ln1118_1359_fu_7591_p2 is absorbed into DSP mul_ln1118_1359_fu_7591_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_260_fu_7059_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_261_fu_5329_p2 is absorbed into DSP mul_ln1118_260_fu_7059_p2.\n",
      "DSP Report: operator mul_ln1118_260_fu_7059_p2 is absorbed into DSP mul_ln1118_260_fu_7059_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_264_fu_7401_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_265_fu_6305_p2 is absorbed into DSP mul_ln1118_264_fu_7401_p2.\n",
      "DSP Report: operator mul_ln1118_264_fu_7401_p2 is absorbed into DSP mul_ln1118_264_fu_7401_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_976_fu_4825_p2, operation Mode is: A2*(B:0x3ffcc).\n",
      "DSP Report: register mul_ln1118_978_fu_5630_p2 is absorbed into DSP mul_ln1118_976_fu_4825_p2.\n",
      "DSP Report: operator mul_ln1118_976_fu_4825_p2 is absorbed into DSP mul_ln1118_976_fu_4825_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_985_fu_7620_p2, operation Mode is: A2*(B:0x3ff9b).\n",
      "DSP Report: register mul_ln1118_986_fu_6706_p2 is absorbed into DSP mul_ln1118_985_fu_7620_p2.\n",
      "DSP Report: operator mul_ln1118_985_fu_7620_p2 is absorbed into DSP mul_ln1118_985_fu_7620_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_989_fu_4095_p2, operation Mode is: A2*(B:0x3ff77).\n",
      "DSP Report: register mul_ln1118_988_fu_6708_p2 is absorbed into DSP mul_ln1118_989_fu_4095_p2.\n",
      "DSP Report: operator mul_ln1118_989_fu_4095_p2 is absorbed into DSP mul_ln1118_989_fu_4095_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_992_fu_6712_p2, operation Mode is: A2*(B:0x3ff8b).\n",
      "DSP Report: register mul_ln1118_994_fu_5407_p2 is absorbed into DSP mul_ln1118_992_fu_6712_p2.\n",
      "DSP Report: operator mul_ln1118_992_fu_6712_p2 is absorbed into DSP mul_ln1118_992_fu_6712_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1626_fu_7321_p2, operation Mode is: A2*(B:0x36).\n",
      "DSP Report: register mul_ln1118_1625_fu_4959_p2 is absorbed into DSP mul_ln1118_1626_fu_7321_p2.\n",
      "DSP Report: operator mul_ln1118_1626_fu_7321_p2 is absorbed into DSP mul_ln1118_1626_fu_7321_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1630_fu_5012_p2, operation Mode is: A2*(B:0x29).\n",
      "DSP Report: register mul_ln1118_1629_fu_5935_p2 is absorbed into DSP mul_ln1118_1630_fu_5012_p2.\n",
      "DSP Report: operator mul_ln1118_1630_fu_5012_p2 is absorbed into DSP mul_ln1118_1630_fu_5012_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1736_fu_4559_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_1737_fu_7139_p2 is absorbed into DSP mul_ln1118_1736_fu_4559_p2.\n",
      "DSP Report: operator mul_ln1118_1736_fu_4559_p2 is absorbed into DSP mul_ln1118_1736_fu_4559_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1362_fu_4980_p2, operation Mode is: A2*(B:0x3ffca).\n",
      "DSP Report: register mul_ln1118_1363_fu_7595_p2 is absorbed into DSP mul_ln1118_1362_fu_4980_p2.\n",
      "DSP Report: operator mul_ln1118_1362_fu_4980_p2 is absorbed into DSP mul_ln1118_1362_fu_4980_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_258_fu_4352_p2, operation Mode is: A2*(B:0x1d).\n",
      "DSP Report: register mul_ln1118_258_fu_4352_p2 is absorbed into DSP mul_ln1118_258_fu_4352_p2.\n",
      "DSP Report: operator mul_ln1118_258_fu_4352_p2 is absorbed into DSP mul_ln1118_258_fu_4352_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1346_fu_6271_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_1348_fu_7580_p2 is absorbed into DSP mul_ln1118_1346_fu_6271_p2.\n",
      "DSP Report: operator mul_ln1118_1346_fu_6271_p2 is absorbed into DSP mul_ln1118_1346_fu_6271_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1363_fu_7595_p2, operation Mode is: A2*(B:0x55).\n",
      "DSP Report: register mul_ln1118_1363_fu_7595_p2 is absorbed into DSP mul_ln1118_1363_fu_7595_p2.\n",
      "DSP Report: operator mul_ln1118_1363_fu_7595_p2 is absorbed into DSP mul_ln1118_1363_fu_7595_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_816_fu_5802_p2, operation Mode is: A2*(B:0x3ff72).\n",
      "DSP Report: register mul_ln1118_815_fu_5803_p2 is absorbed into DSP mul_ln1118_816_fu_5802_p2.\n",
      "DSP Report: operator mul_ln1118_816_fu_5802_p2 is absorbed into DSP mul_ln1118_816_fu_5802_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_819_fu_4416_p2, operation Mode is: A2*(B:0x3ffaa).\n",
      "DSP Report: register mul_ln1118_818_fu_5512_p2 is absorbed into DSP mul_ln1118_819_fu_4416_p2.\n",
      "DSP Report: operator mul_ln1118_819_fu_4416_p2 is absorbed into DSP mul_ln1118_819_fu_4416_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1358_fu_4976_p2, operation Mode is: A2*(B:0x99).\n",
      "DSP Report: register mul_ln1118_1357_fu_4975_p2 is absorbed into DSP mul_ln1118_1358_fu_4976_p2.\n",
      "DSP Report: operator mul_ln1118_1358_fu_4976_p2 is absorbed into DSP mul_ln1118_1358_fu_4976_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1355_fu_7195_p2, operation Mode is: A2*(B:0xa6).\n",
      "DSP Report: register mul_ln1118_1356_fu_4974_p2 is absorbed into DSP mul_ln1118_1355_fu_7195_p2.\n",
      "DSP Report: operator mul_ln1118_1355_fu_7195_p2 is absorbed into DSP mul_ln1118_1355_fu_7195_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1353_fu_4971_p2, operation Mode is: A2*(B:0x97).\n",
      "DSP Report: register mul_ln1118_1352_fu_6277_p2 is absorbed into DSP mul_ln1118_1353_fu_4971_p2.\n",
      "DSP Report: operator mul_ln1118_1353_fu_4971_p2 is absorbed into DSP mul_ln1118_1353_fu_4971_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1351_fu_7583_p2, operation Mode is: A2*(B:0x68).\n",
      "DSP Report: register mul_ln1118_1352_fu_6277_p2 is absorbed into DSP mul_ln1118_1351_fu_7583_p2.\n",
      "DSP Report: operator mul_ln1118_1351_fu_7583_p2 is absorbed into DSP mul_ln1118_1351_fu_7583_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1349_fu_6274_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_1350_fu_7582_p2 is absorbed into DSP mul_ln1118_1349_fu_6274_p2.\n",
      "DSP Report: operator mul_ln1118_1349_fu_6274_p2 is absorbed into DSP mul_ln1118_1349_fu_6274_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1660_fu_5445_p2, operation Mode is: A2*(B:0x3ffe7).\n",
      "DSP Report: register mul_ln1118_1661_fu_6251_p2 is absorbed into DSP mul_ln1118_1660_fu_5445_p2.\n",
      "DSP Report: operator mul_ln1118_1660_fu_5445_p2 is absorbed into DSP mul_ln1118_1660_fu_5445_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1657_fu_4007_p2, operation Mode is: A2*(B:0x3ffbd).\n",
      "DSP Report: register mul_ln1118_1657_fu_4007_p2 is absorbed into DSP mul_ln1118_1657_fu_4007_p2.\n",
      "DSP Report: operator mul_ln1118_1657_fu_4007_p2 is absorbed into DSP mul_ln1118_1657_fu_4007_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1661_fu_6251_p2, operation Mode is: A2*(B:0x3ffad).\n",
      "DSP Report: register mul_ln1118_1661_fu_6251_p2 is absorbed into DSP mul_ln1118_1661_fu_6251_p2.\n",
      "DSP Report: operator mul_ln1118_1661_fu_6251_p2 is absorbed into DSP mul_ln1118_1661_fu_6251_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1663_fu_5788_p2, operation Mode is: A2*(B:0x3ffce).\n",
      "DSP Report: register mul_ln1118_1663_fu_5788_p2 is absorbed into DSP mul_ln1118_1663_fu_5788_p2.\n",
      "DSP Report: operator mul_ln1118_1663_fu_5788_p2 is absorbed into DSP mul_ln1118_1663_fu_5788_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1110_fu_5955_p2, operation Mode is: A2*(B:0x3ff98).\n",
      "DSP Report: register mul_ln1118_1110_fu_5955_p2 is absorbed into DSP mul_ln1118_1110_fu_5955_p2.\n",
      "DSP Report: operator mul_ln1118_1110_fu_5955_p2 is absorbed into DSP mul_ln1118_1110_fu_5955_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1098_fu_5320_p2, operation Mode is: A2*(B:0x3ffd1).\n",
      "DSP Report: register mul_ln1118_1098_fu_5320_p2 is absorbed into DSP mul_ln1118_1098_fu_5320_p2.\n",
      "DSP Report: operator mul_ln1118_1098_fu_5320_p2 is absorbed into DSP mul_ln1118_1098_fu_5320_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1090_fu_4986_p2, operation Mode is: A2*(B:0x6a).\n",
      "DSP Report: register mul_ln1118_1090_fu_4986_p2 is absorbed into DSP mul_ln1118_1090_fu_4986_p2.\n",
      "DSP Report: operator mul_ln1118_1090_fu_4986_p2 is absorbed into DSP mul_ln1118_1090_fu_4986_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1665_fu_4864_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_1663_fu_5788_p2 is absorbed into DSP mul_ln1118_1665_fu_4864_p2.\n",
      "DSP Report: operator mul_ln1118_1665_fu_4864_p2 is absorbed into DSP mul_ln1118_1665_fu_4864_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1659_fu_7636_p2, operation Mode is: A2*(B:0x3ffa6).\n",
      "DSP Report: register mul_ln1118_1657_fu_4007_p2 is absorbed into DSP mul_ln1118_1659_fu_7636_p2.\n",
      "DSP Report: operator mul_ln1118_1659_fu_7636_p2 is absorbed into DSP mul_ln1118_1659_fu_7636_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1101_fu_5169_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_1101_fu_5169_p2 is absorbed into DSP mul_ln1118_1101_fu_5169_p2.\n",
      "DSP Report: operator mul_ln1118_1101_fu_5169_p2 is absorbed into DSP mul_ln1118_1101_fu_5169_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1095_fu_7229_p2, operation Mode is: A2*(B:0x3ff5c).\n",
      "DSP Report: register mul_ln1118_1095_fu_7229_p2 is absorbed into DSP mul_ln1118_1095_fu_7229_p2.\n",
      "DSP Report: operator mul_ln1118_1095_fu_7229_p2 is absorbed into DSP mul_ln1118_1095_fu_7229_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1100_fu_7113_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_1101_fu_5169_p2 is absorbed into DSP mul_ln1118_1100_fu_7113_p2.\n",
      "DSP Report: operator mul_ln1118_1100_fu_7113_p2 is absorbed into DSP mul_ln1118_1100_fu_7113_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1094_fu_7691_p2, operation Mode is: A2*(B:0x3ffc9).\n",
      "DSP Report: register mul_ln1118_1095_fu_7229_p2 is absorbed into DSP mul_ln1118_1094_fu_7691_p2.\n",
      "DSP Report: operator mul_ln1118_1094_fu_7691_p2 is absorbed into DSP mul_ln1118_1094_fu_7691_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1097_fu_7758_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_1098_fu_5320_p2 is absorbed into DSP mul_ln1118_1097_fu_7758_p2.\n",
      "DSP Report: operator mul_ln1118_1097_fu_7758_p2 is absorbed into DSP mul_ln1118_1097_fu_7758_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1109_fu_7261_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register mul_ln1118_1110_fu_5955_p2 is absorbed into DSP mul_ln1118_1109_fu_7261_p2.\n",
      "DSP Report: operator mul_ln1118_1109_fu_7261_p2 is absorbed into DSP mul_ln1118_1109_fu_7261_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1422_fu_4729_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_1422_fu_4729_p2 is absorbed into DSP mul_ln1118_1422_fu_4729_p2.\n",
      "DSP Report: operator mul_ln1118_1422_fu_4729_p2 is absorbed into DSP mul_ln1118_1422_fu_4729_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_725_fu_4294_p2, operation Mode is: A2*(B:0x3ffb1).\n",
      "DSP Report: register mul_ln1118_723_fu_6947_p2 is absorbed into DSP mul_ln1118_725_fu_4294_p2.\n",
      "DSP Report: operator mul_ln1118_725_fu_4294_p2 is absorbed into DSP mul_ln1118_725_fu_4294_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_745_fu_5428_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_744_fu_4161_p2 is absorbed into DSP mul_ln1118_745_fu_5428_p2.\n",
      "DSP Report: operator mul_ln1118_745_fu_5428_p2 is absorbed into DSP mul_ln1118_745_fu_5428_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_686_fu_5894_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register mul_ln1118_684_fu_4585_p2 is absorbed into DSP mul_ln1118_686_fu_5894_p2.\n",
      "DSP Report: operator mul_ln1118_686_fu_5894_p2 is absorbed into DSP mul_ln1118_686_fu_5894_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_695_fu_7210_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_696_fu_4205_p2 is absorbed into DSP mul_ln1118_695_fu_7210_p2.\n",
      "DSP Report: operator mul_ln1118_695_fu_7210_p2 is absorbed into DSP mul_ln1118_695_fu_7210_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_700_fu_7199_p2, operation Mode is: A2*(B:0x27).\n",
      "DSP Report: register mul_ln1118_697_fu_5127_p2 is absorbed into DSP mul_ln1118_700_fu_7199_p2.\n",
      "DSP Report: operator mul_ln1118_700_fu_7199_p2 is absorbed into DSP mul_ln1118_700_fu_7199_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_617_fu_7182_p2, operation Mode is: A2*(B:0x3ffa3).\n",
      "DSP Report: register mul_ln1118_618_fu_4991_p2 is absorbed into DSP mul_ln1118_617_fu_7182_p2.\n",
      "DSP Report: operator mul_ln1118_617_fu_7182_p2 is absorbed into DSP mul_ln1118_617_fu_7182_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_613_fu_7301_p2, operation Mode is: A2*(B:0x3ffce).\n",
      "DSP Report: register mul_ln1118_614_fu_5744_p2 is absorbed into DSP mul_ln1118_613_fu_7301_p2.\n",
      "DSP Report: operator mul_ln1118_613_fu_7301_p2 is absorbed into DSP mul_ln1118_613_fu_7301_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_696_fu_4205_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_696_fu_4205_p2 is absorbed into DSP mul_ln1118_696_fu_4205_p2.\n",
      "DSP Report: operator mul_ln1118_696_fu_4205_p2 is absorbed into DSP mul_ln1118_696_fu_4205_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1662_fu_4521_p2, operation Mode is: A2*(B:0x67).\n",
      "DSP Report: register mul_ln1118_1661_fu_6251_p2 is absorbed into DSP mul_ln1118_1662_fu_4521_p2.\n",
      "DSP Report: operator mul_ln1118_1662_fu_4521_p2 is absorbed into DSP mul_ln1118_1662_fu_4521_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_744_fu_4161_p2, operation Mode is: A2*(B:0x3ffea).\n",
      "DSP Report: register mul_ln1118_744_fu_4161_p2 is absorbed into DSP mul_ln1118_744_fu_4161_p2.\n",
      "DSP Report: operator mul_ln1118_744_fu_4161_p2 is absorbed into DSP mul_ln1118_744_fu_4161_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_680_fu_5888_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_682_fu_5890_p2 is absorbed into DSP mul_ln1118_680_fu_5888_p2.\n",
      "DSP Report: operator mul_ln1118_680_fu_5888_p2 is absorbed into DSP mul_ln1118_680_fu_5888_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_684_fu_4585_p2, operation Mode is: A2*(B:0x3ff7b).\n",
      "DSP Report: register mul_ln1118_684_fu_4585_p2 is absorbed into DSP mul_ln1118_684_fu_4585_p2.\n",
      "DSP Report: operator mul_ln1118_684_fu_4585_p2 is absorbed into DSP mul_ln1118_684_fu_4585_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1102_fu_4640_p2, operation Mode is: A2*(B:0xaf).\n",
      "DSP Report: register mul_ln1118_1101_fu_5169_p2 is absorbed into DSP mul_ln1118_1102_fu_4640_p2.\n",
      "DSP Report: operator mul_ln1118_1102_fu_4640_p2 is absorbed into DSP mul_ln1118_1102_fu_4640_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_615_fu_7645_p2, operation Mode is: A2*(B:0x34).\n",
      "DSP Report: register mul_ln1118_618_fu_4991_p2 is absorbed into DSP mul_ln1118_615_fu_7645_p2.\n",
      "DSP Report: operator mul_ln1118_615_fu_7645_p2 is absorbed into DSP mul_ln1118_615_fu_7645_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_692_fu_4201_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_696_fu_4205_p2 is absorbed into DSP mul_ln1118_692_fu_4201_p2.\n",
      "DSP Report: operator mul_ln1118_692_fu_4201_p2 is absorbed into DSP mul_ln1118_692_fu_4201_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_697_fu_5127_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register mul_ln1118_697_fu_5127_p2 is absorbed into DSP mul_ln1118_697_fu_5127_p2.\n",
      "DSP Report: operator mul_ln1118_697_fu_5127_p2 is absorbed into DSP mul_ln1118_697_fu_5127_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_723_fu_6947_p2, operation Mode is: A2*(B:0x67).\n",
      "DSP Report: register mul_ln1118_723_fu_6947_p2 is absorbed into DSP mul_ln1118_723_fu_6947_p2.\n",
      "DSP Report: operator mul_ln1118_723_fu_6947_p2 is absorbed into DSP mul_ln1118_723_fu_6947_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1096_fu_4515_p2, operation Mode is: A2*(B:0x25).\n",
      "DSP Report: register mul_ln1118_1095_fu_7229_p2 is absorbed into DSP mul_ln1118_1096_fu_4515_p2.\n",
      "DSP Report: operator mul_ln1118_1096_fu_4515_p2 is absorbed into DSP mul_ln1118_1096_fu_4515_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1099_fu_7081_p2, operation Mode is: A2*(B:0x63).\n",
      "DSP Report: register mul_ln1118_1098_fu_5320_p2 is absorbed into DSP mul_ln1118_1099_fu_7081_p2.\n",
      "DSP Report: operator mul_ln1118_1099_fu_7081_p2 is absorbed into DSP mul_ln1118_1099_fu_7081_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1092_fu_4062_p2, operation Mode is: A2*(B:0x3ff72).\n",
      "DSP Report: register mul_ln1118_1090_fu_4986_p2 is absorbed into DSP mul_ln1118_1092_fu_4062_p2.\n",
      "DSP Report: operator mul_ln1118_1092_fu_4062_p2 is absorbed into DSP mul_ln1118_1092_fu_4062_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1669_fu_6474_p2, operation Mode is: A2*(B:0x3ffe3).\n",
      "DSP Report: register mul_ln1118_1668_fu_5207_p2 is absorbed into DSP mul_ln1118_1669_fu_6474_p2.\n",
      "DSP Report: operator mul_ln1118_1669_fu_6474_p2 is absorbed into DSP mul_ln1118_1669_fu_6474_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1093_fu_7058_p2, operation Mode is: A2*(B:0x3ffb5).\n",
      "DSP Report: register mul_ln1118_1095_fu_7229_p2 is absorbed into DSP mul_ln1118_1093_fu_7058_p2.\n",
      "DSP Report: operator mul_ln1118_1093_fu_7058_p2 is absorbed into DSP mul_ln1118_1093_fu_7058_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_465_fu_6826_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_465_fu_6826_p2 is absorbed into DSP mul_ln1118_465_fu_6826_p2.\n",
      "DSP Report: operator mul_ln1118_465_fu_6826_p2 is absorbed into DSP mul_ln1118_465_fu_6826_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_229_fu_7499_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_229_fu_7499_p2 is absorbed into DSP mul_ln1118_229_fu_7499_p2.\n",
      "DSP Report: operator mul_ln1118_229_fu_7499_p2 is absorbed into DSP mul_ln1118_229_fu_7499_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_455_fu_4276_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_455_fu_4276_p2 is absorbed into DSP mul_ln1118_455_fu_4276_p2.\n",
      "DSP Report: operator mul_ln1118_455_fu_4276_p2 is absorbed into DSP mul_ln1118_455_fu_4276_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_457_fu_6500_p2, operation Mode is: A2*(B:0x2e).\n",
      "DSP Report: register mul_ln1118_457_fu_6500_p2 is absorbed into DSP mul_ln1118_457_fu_6500_p2.\n",
      "DSP Report: operator mul_ln1118_457_fu_6500_p2 is absorbed into DSP mul_ln1118_457_fu_6500_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_94_fu_6017_p2, operation Mode is: A2*(B:0x3ffd2).\n",
      "DSP Report: register mul_ln1118_94_fu_6017_p2 is absorbed into DSP mul_ln1118_94_fu_6017_p2.\n",
      "DSP Report: operator mul_ln1118_94_fu_6017_p2 is absorbed into DSP mul_ln1118_94_fu_6017_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_96_fu_7326_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_96_fu_7326_p2 is absorbed into DSP mul_ln1118_96_fu_7326_p2.\n",
      "DSP Report: operator mul_ln1118_96_fu_7326_p2 is absorbed into DSP mul_ln1118_96_fu_7326_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_165_fu_5497_p2, operation Mode is: A2*(B:0x3ffbd).\n",
      "DSP Report: register mul_ln1118_165_fu_5497_p2 is absorbed into DSP mul_ln1118_165_fu_5497_p2.\n",
      "DSP Report: operator mul_ln1118_165_fu_5497_p2 is absorbed into DSP mul_ln1118_165_fu_5497_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_160_fu_6078_p2, operation Mode is: A2*(B:0x3ffe9).\n",
      "DSP Report: register mul_ln1118_160_fu_6078_p2 is absorbed into DSP mul_ln1118_160_fu_6078_p2.\n",
      "DSP Report: operator mul_ln1118_160_fu_6078_p2 is absorbed into DSP mul_ln1118_160_fu_6078_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_164_fu_6132_p2, operation Mode is: A2*(B:0x1d).\n",
      "DSP Report: register mul_ln1118_165_fu_5497_p2 is absorbed into DSP mul_ln1118_164_fu_6132_p2.\n",
      "DSP Report: operator mul_ln1118_164_fu_6132_p2 is absorbed into DSP mul_ln1118_164_fu_6132_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_157_fu_4006_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register mul_ln1118_158_fu_7002_p2 is absorbed into DSP mul_ln1118_157_fu_4006_p2.\n",
      "DSP Report: operator mul_ln1118_157_fu_4006_p2 is absorbed into DSP mul_ln1118_157_fu_4006_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_162_fu_5154_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_162_fu_5154_p2 is absorbed into DSP mul_ln1118_162_fu_5154_p2.\n",
      "DSP Report: operator mul_ln1118_162_fu_5154_p2 is absorbed into DSP mul_ln1118_162_fu_5154_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_151_fu_5683_p2, operation Mode is: A2*(B:0x3ffe7).\n",
      "DSP Report: register mul_ln1118_151_fu_5683_p2 is absorbed into DSP mul_ln1118_151_fu_5683_p2.\n",
      "DSP Report: operator mul_ln1118_151_fu_5683_p2 is absorbed into DSP mul_ln1118_151_fu_5683_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_131_fu_3915_p2, operation Mode is: A2*(B:0x3ff99).\n",
      "DSP Report: register mul_ln1118_131_fu_3915_p2 is absorbed into DSP mul_ln1118_131_fu_3915_p2.\n",
      "DSP Report: operator mul_ln1118_131_fu_3915_p2 is absorbed into DSP mul_ln1118_131_fu_3915_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_124_fu_6054_p2, operation Mode is: A2*(B:0x3ff6b).\n",
      "DSP Report: register mul_ln1118_124_fu_6054_p2 is absorbed into DSP mul_ln1118_124_fu_6054_p2.\n",
      "DSP Report: operator mul_ln1118_124_fu_6054_p2 is absorbed into DSP mul_ln1118_124_fu_6054_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_127_fu_6397_p2, operation Mode is: A2*(B:0x3ff6e).\n",
      "DSP Report: register mul_ln1118_127_fu_6397_p2 is absorbed into DSP mul_ln1118_127_fu_6397_p2.\n",
      "DSP Report: operator mul_ln1118_127_fu_6397_p2 is absorbed into DSP mul_ln1118_127_fu_6397_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_120_fu_6173_p2, operation Mode is: A2*(B:0x3ff48).\n",
      "DSP Report: register mul_ln1118_120_fu_6173_p2 is absorbed into DSP mul_ln1118_120_fu_6173_p2.\n",
      "DSP Report: operator mul_ln1118_120_fu_6173_p2 is absorbed into DSP mul_ln1118_120_fu_6173_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_152_fu_4587_p2, operation Mode is: A2*(B:0x3ffdd).\n",
      "DSP Report: register mul_ln1118_151_fu_5683_p2 is absorbed into DSP mul_ln1118_152_fu_4587_p2.\n",
      "DSP Report: operator mul_ln1118_152_fu_4587_p2 is absorbed into DSP mul_ln1118_152_fu_4587_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_146_fu_6898_p2, operation Mode is: A2*(B:0x3ffd7).\n",
      "DSP Report: register mul_ln1118_146_fu_6898_p2 is absorbed into DSP mul_ln1118_146_fu_6898_p2.\n",
      "DSP Report: operator mul_ln1118_146_fu_6898_p2 is absorbed into DSP mul_ln1118_146_fu_6898_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_140_fu_4944_p2, operation Mode is: A2*(B:0x3ffd2).\n",
      "DSP Report: register mul_ln1118_140_fu_4944_p2 is absorbed into DSP mul_ln1118_140_fu_4944_p2.\n",
      "DSP Report: operator mul_ln1118_140_fu_4944_p2 is absorbed into DSP mul_ln1118_140_fu_4944_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_143_fu_7016_p2, operation Mode is: A2*(B:0x3ffc6).\n",
      "DSP Report: register mul_ln1118_143_fu_7016_p2 is absorbed into DSP mul_ln1118_143_fu_7016_p2.\n",
      "DSP Report: operator mul_ln1118_143_fu_7016_p2 is absorbed into DSP mul_ln1118_143_fu_7016_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_137_fu_5235_p2, operation Mode is: A2*(B:0x3ffb7).\n",
      "DSP Report: register mul_ln1118_137_fu_5235_p2 is absorbed into DSP mul_ln1118_137_fu_5235_p2.\n",
      "DSP Report: operator mul_ln1118_137_fu_5235_p2 is absorbed into DSP mul_ln1118_137_fu_5235_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_453_fu_6888_p2, operation Mode is: A2*(B:0x9f).\n",
      "DSP Report: register mul_ln1118_455_fu_4276_p2 is absorbed into DSP mul_ln1118_453_fu_6888_p2.\n",
      "DSP Report: operator mul_ln1118_453_fu_6888_p2 is absorbed into DSP mul_ln1118_453_fu_6888_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_456_fu_6891_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_457_fu_6500_p2 is absorbed into DSP mul_ln1118_456_fu_6891_p2.\n",
      "DSP Report: operator mul_ln1118_456_fu_6891_p2 is absorbed into DSP mul_ln1118_456_fu_6891_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_218_fu_5920_p2, operation Mode is: A2*(B:0x3ffe9).\n",
      "DSP Report: register mul_ln1118_218_fu_5920_p2 is absorbed into DSP mul_ln1118_218_fu_5920_p2.\n",
      "DSP Report: operator mul_ln1118_218_fu_5920_p2 is absorbed into DSP mul_ln1118_218_fu_5920_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_213_fu_4869_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_213_fu_4869_p2 is absorbed into DSP mul_ln1118_213_fu_4869_p2.\n",
      "DSP Report: operator mul_ln1118_213_fu_4869_p2 is absorbed into DSP mul_ln1118_213_fu_4869_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_232_fu_6195_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register mul_ln1118_232_fu_6195_p2 is absorbed into DSP mul_ln1118_232_fu_6195_p2.\n",
      "DSP Report: operator mul_ln1118_232_fu_6195_p2 is absorbed into DSP mul_ln1118_232_fu_6195_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_208_fu_7478_p2, operation Mode is: A2*(B:0x3ffc3).\n",
      "DSP Report: register mul_ln1118_208_fu_7478_p2 is absorbed into DSP mul_ln1118_208_fu_7478_p2.\n",
      "DSP Report: operator mul_ln1118_208_fu_7478_p2 is absorbed into DSP mul_ln1118_208_fu_7478_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_176_fu_6139_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_176_fu_6139_p2 is absorbed into DSP mul_ln1118_176_fu_6139_p2.\n",
      "DSP Report: operator mul_ln1118_176_fu_6139_p2 is absorbed into DSP mul_ln1118_176_fu_6139_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_139_fu_4945_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_140_fu_4944_p2 is absorbed into DSP mul_ln1118_139_fu_4945_p2.\n",
      "DSP Report: operator mul_ln1118_139_fu_4945_p2 is absorbed into DSP mul_ln1118_139_fu_4945_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_136_fu_6792_p2, operation Mode is: A2*(B:0x3ffcd).\n",
      "DSP Report: register mul_ln1118_137_fu_5235_p2 is absorbed into DSP mul_ln1118_136_fu_6792_p2.\n",
      "DSP Report: operator mul_ln1118_136_fu_6792_p2 is absorbed into DSP mul_ln1118_136_fu_6792_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_217_fu_4873_p2, operation Mode is: A2*(B:0x29).\n",
      "DSP Report: register mul_ln1118_218_fu_5920_p2 is absorbed into DSP mul_ln1118_217_fu_4873_p2.\n",
      "DSP Report: operator mul_ln1118_217_fu_4873_p2 is absorbed into DSP mul_ln1118_217_fu_4873_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_221_fu_4877_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_222_fu_7492_p2 is absorbed into DSP mul_ln1118_221_fu_4877_p2.\n",
      "DSP Report: operator mul_ln1118_221_fu_4877_p2 is absorbed into DSP mul_ln1118_221_fu_4877_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_133_fu_5354_p2, operation Mode is: A2*(B:0x3ffd7).\n",
      "DSP Report: register mul_ln1118_133_fu_5354_p2 is absorbed into DSP mul_ln1118_133_fu_5354_p2.\n",
      "DSP Report: operator mul_ln1118_133_fu_5354_p2 is absorbed into DSP mul_ln1118_133_fu_5354_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_130_fu_6740_p2, operation Mode is: A2*(B:0x3ffcb).\n",
      "DSP Report: register mul_ln1118_131_fu_3915_p2 is absorbed into DSP mul_ln1118_130_fu_6740_p2.\n",
      "DSP Report: operator mul_ln1118_130_fu_6740_p2 is absorbed into DSP mul_ln1118_130_fu_6740_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_463_fu_5591_p2, operation Mode is: A2*(B:0x3ffd3).\n",
      "DSP Report: register mul_ln1118_465_fu_6826_p2 is absorbed into DSP mul_ln1118_463_fu_5591_p2.\n",
      "DSP Report: operator mul_ln1118_463_fu_5591_p2 is absorbed into DSP mul_ln1118_463_fu_5591_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_466_fu_5223_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_466_fu_5223_p2 is absorbed into DSP mul_ln1118_466_fu_5223_p2.\n",
      "DSP Report: operator mul_ln1118_466_fu_5223_p2 is absorbed into DSP mul_ln1118_466_fu_5223_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_474_fu_5492_p2, operation Mode is: A2*(B:0xa9).\n",
      "DSP Report: register mul_ln1118_474_fu_5492_p2 is absorbed into DSP mul_ln1118_474_fu_5492_p2.\n",
      "DSP Report: operator mul_ln1118_474_fu_5492_p2 is absorbed into DSP mul_ln1118_474_fu_5492_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_214_fu_4870_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_213_fu_4869_p2 is absorbed into DSP mul_ln1118_214_fu_4870_p2.\n",
      "DSP Report: operator mul_ln1118_214_fu_4870_p2 is absorbed into DSP mul_ln1118_214_fu_4870_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_209_fu_6172_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register mul_ln1118_208_fu_7478_p2 is absorbed into DSP mul_ln1118_209_fu_6172_p2.\n",
      "DSP Report: operator mul_ln1118_209_fu_6172_p2 is absorbed into DSP mul_ln1118_209_fu_6172_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_95_fu_6018_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_96_fu_7326_p2 is absorbed into DSP mul_ln1118_95_fu_6018_p2.\n",
      "DSP Report: operator mul_ln1118_95_fu_6018_p2 is absorbed into DSP mul_ln1118_95_fu_6018_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_92_fu_7322_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_94_fu_6017_p2 is absorbed into DSP mul_ln1118_92_fu_7322_p2.\n",
      "DSP Report: operator mul_ln1118_92_fu_7322_p2 is absorbed into DSP mul_ln1118_92_fu_7322_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_123_fu_7150_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_124_fu_6054_p2 is absorbed into DSP mul_ln1118_123_fu_7150_p2.\n",
      "DSP Report: operator mul_ln1118_123_fu_7150_p2 is absorbed into DSP mul_ln1118_123_fu_7150_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_119_fu_5972_p2, operation Mode is: A2*(B:0x3ffe3).\n",
      "DSP Report: register mul_ln1118_120_fu_6173_p2 is absorbed into DSP mul_ln1118_119_fu_5972_p2.\n",
      "DSP Report: operator mul_ln1118_119_fu_5972_p2 is absorbed into DSP mul_ln1118_119_fu_5972_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_114_fu_7344_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register mul_ln1118_114_fu_7344_p2 is absorbed into DSP mul_ln1118_114_fu_7344_p2.\n",
      "DSP Report: operator mul_ln1118_114_fu_7344_p2 is absorbed into DSP mul_ln1118_114_fu_7344_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_676_fu_4185_p2, operation Mode is: A2*(B:0x34).\n",
      "DSP Report: register mul_ln1118_676_fu_4185_p2 is absorbed into DSP mul_ln1118_676_fu_4185_p2.\n",
      "DSP Report: operator mul_ln1118_676_fu_4185_p2 is absorbed into DSP mul_ln1118_676_fu_4185_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_443_fu_5571_p2, operation Mode is: A2*(B:0x3ff98).\n",
      "DSP Report: register mul_ln1118_443_fu_5571_p2 is absorbed into DSP mul_ln1118_443_fu_5571_p2.\n",
      "DSP Report: operator mul_ln1118_443_fu_5571_p2 is absorbed into DSP mul_ln1118_443_fu_5571_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_446_fu_5574_p2, operation Mode is: A2*(B:0x3ffea).\n",
      "DSP Report: register mul_ln1118_446_fu_5574_p2 is absorbed into DSP mul_ln1118_446_fu_5574_p2.\n",
      "DSP Report: operator mul_ln1118_446_fu_5574_p2 is absorbed into DSP mul_ln1118_446_fu_5574_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_452_fu_6887_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_452_fu_6887_p2 is absorbed into DSP mul_ln1118_452_fu_6887_p2.\n",
      "DSP Report: operator mul_ln1118_452_fu_6887_p2 is absorbed into DSP mul_ln1118_452_fu_6887_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_458_fu_5586_p2, operation Mode is: A2*(B:0x23).\n",
      "DSP Report: register mul_ln1118_457_fu_6500_p2 is absorbed into DSP mul_ln1118_458_fu_5586_p2.\n",
      "DSP Report: operator mul_ln1118_458_fu_5586_p2 is absorbed into DSP mul_ln1118_458_fu_5586_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_150_fu_6145_p2, operation Mode is: A2*(B:0x1b).\n",
      "DSP Report: register mul_ln1118_151_fu_5683_p2 is absorbed into DSP mul_ln1118_150_fu_6145_p2.\n",
      "DSP Report: operator mul_ln1118_150_fu_6145_p2 is absorbed into DSP mul_ln1118_150_fu_6145_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_148_fu_7703_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_148_fu_7703_p2 is absorbed into DSP mul_ln1118_148_fu_7703_p2.\n",
      "DSP Report: operator mul_ln1118_148_fu_7703_p2 is absorbed into DSP mul_ln1118_148_fu_7703_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_156_fu_6197_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_158_fu_7002_p2 is absorbed into DSP mul_ln1118_156_fu_6197_p2.\n",
      "DSP Report: operator mul_ln1118_156_fu_6197_p2 is absorbed into DSP mul_ln1118_156_fu_6197_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_142_fu_5288_p2, operation Mode is: A2*(B:0x3ffd6).\n",
      "DSP Report: register mul_ln1118_143_fu_7016_p2 is absorbed into DSP mul_ln1118_142_fu_5288_p2.\n",
      "DSP Report: operator mul_ln1118_142_fu_5288_p2 is absorbed into DSP mul_ln1118_142_fu_5288_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_230_fu_6193_p2, operation Mode is: A2*(B:0x5f).\n",
      "DSP Report: register mul_ln1118_232_fu_6195_p2 is absorbed into DSP mul_ln1118_230_fu_6193_p2.\n",
      "DSP Report: operator mul_ln1118_230_fu_6193_p2 is absorbed into DSP mul_ln1118_230_fu_6193_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_215_fu_6178_p2, operation Mode is: A2*(B:0x3ffcd).\n",
      "DSP Report: register mul_ln1118_218_fu_5920_p2 is absorbed into DSP mul_ln1118_215_fu_6178_p2.\n",
      "DSP Report: operator mul_ln1118_215_fu_6178_p2 is absorbed into DSP mul_ln1118_215_fu_6178_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_206_fu_4862_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_208_fu_7478_p2 is absorbed into DSP mul_ln1118_206_fu_4862_p2.\n",
      "DSP Report: operator mul_ln1118_206_fu_4862_p2 is absorbed into DSP mul_ln1118_206_fu_4862_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_211_fu_5782_p2, operation Mode is: A2*(B:0x3ffd4).\n",
      "DSP Report: register mul_ln1118_213_fu_4869_p2 is absorbed into DSP mul_ln1118_211_fu_5782_p2.\n",
      "DSP Report: operator mul_ln1118_211_fu_5782_p2 is absorbed into DSP mul_ln1118_211_fu_5782_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_227_fu_6190_p2, operation Mode is: A2*(B:0x27).\n",
      "DSP Report: register mul_ln1118_229_fu_7499_p2 is absorbed into DSP mul_ln1118_227_fu_6190_p2.\n",
      "DSP Report: operator mul_ln1118_227_fu_6190_p2 is absorbed into DSP mul_ln1118_227_fu_6190_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_141_fu_4482_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_143_fu_7016_p2 is absorbed into DSP mul_ln1118_141_fu_4482_p2.\n",
      "DSP Report: operator mul_ln1118_141_fu_4482_p2 is absorbed into DSP mul_ln1118_141_fu_4482_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_144_fu_7188_p2, operation Mode is: A2*(B:0x3ffd6).\n",
      "DSP Report: register mul_ln1118_146_fu_6898_p2 is absorbed into DSP mul_ln1118_144_fu_7188_p2.\n",
      "DSP Report: operator mul_ln1118_144_fu_7188_p2 is absorbed into DSP mul_ln1118_144_fu_7188_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_163_fu_4692_p2, operation Mode is: A2*(B:0x27).\n",
      "DSP Report: register mul_ln1118_165_fu_5497_p2 is absorbed into DSP mul_ln1118_163_fu_4692_p2.\n",
      "DSP Report: operator mul_ln1118_163_fu_4692_p2 is absorbed into DSP mul_ln1118_163_fu_4692_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_166_fu_6764_p2, operation Mode is: A2*(B:0x3d).\n",
      "DSP Report: register mul_ln1118_168_fu_4745_p2 is absorbed into DSP mul_ln1118_166_fu_6764_p2.\n",
      "DSP Report: operator mul_ln1118_166_fu_6764_p2 is absorbed into DSP mul_ln1118_166_fu_6764_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_159_fu_4811_p2, operation Mode is: A2*(B:0x36).\n",
      "DSP Report: register mul_ln1118_160_fu_6078_p2 is absorbed into DSP mul_ln1118_159_fu_4811_p2.\n",
      "DSP Report: operator mul_ln1118_159_fu_4811_p2 is absorbed into DSP mul_ln1118_159_fu_4811_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_161_fu_6884_p2, operation Mode is: A2*(B:0x1b).\n",
      "DSP Report: register mul_ln1118_162_fu_5154_p2 is absorbed into DSP mul_ln1118_161_fu_6884_p2.\n",
      "DSP Report: operator mul_ln1118_161_fu_6884_p2 is absorbed into DSP mul_ln1118_161_fu_6884_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_125_fu_5592_p2, operation Mode is: A2*(B:0x3ffa1).\n",
      "DSP Report: register mul_ln1118_127_fu_6397_p2 is absorbed into DSP mul_ln1118_125_fu_5592_p2.\n",
      "DSP Report: operator mul_ln1118_125_fu_5592_p2 is absorbed into DSP mul_ln1118_125_fu_5592_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_128_fu_4206_p2, operation Mode is: A2*(B:0x3ffae).\n",
      "DSP Report: register mul_ln1118_131_fu_3915_p2 is absorbed into DSP mul_ln1118_128_fu_4206_p2.\n",
      "DSP Report: operator mul_ln1118_128_fu_4206_p2 is absorbed into DSP mul_ln1118_128_fu_4206_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_121_fu_5711_p2, operation Mode is: A2*(B:0x3ff9d).\n",
      "DSP Report: register mul_ln1118_124_fu_6054_p2 is absorbed into DSP mul_ln1118_121_fu_5711_p2.\n",
      "DSP Report: operator mul_ln1118_121_fu_5711_p2 is absorbed into DSP mul_ln1118_121_fu_5711_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_117_fu_7347_p2, operation Mode is: A2*(B:0x3ffb7).\n",
      "DSP Report: register mul_ln1118_120_fu_6173_p2 is absorbed into DSP mul_ln1118_117_fu_7347_p2.\n",
      "DSP Report: operator mul_ln1118_117_fu_7347_p2 is absorbed into DSP mul_ln1118_117_fu_7347_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_112_fu_7342_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_114_fu_7344_p2 is absorbed into DSP mul_ln1118_112_fu_7342_p2.\n",
      "DSP Report: operator mul_ln1118_112_fu_7342_p2 is absorbed into DSP mul_ln1118_112_fu_7342_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_132_fu_5816_p2, operation Mode is: A2*(B:0x3ff8f).\n",
      "DSP Report: register mul_ln1118_133_fu_5354_p2 is absorbed into DSP mul_ln1118_132_fu_5816_p2.\n",
      "DSP Report: operator mul_ln1118_132_fu_5816_p2 is absorbed into DSP mul_ln1118_132_fu_5816_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_134_fu_4892_p2, operation Mode is: A2*(B:0x3ffa6).\n",
      "DSP Report: register mul_ln1118_137_fu_5235_p2 is absorbed into DSP mul_ln1118_134_fu_4892_p2.\n",
      "DSP Report: operator mul_ln1118_134_fu_4892_p2 is absorbed into DSP mul_ln1118_134_fu_4892_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1698_fu_7135_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_1698_fu_7135_p2 is absorbed into DSP mul_ln1118_1698_fu_7135_p2.\n",
      "DSP Report: operator mul_ln1118_1698_fu_7135_p2 is absorbed into DSP mul_ln1118_1698_fu_7135_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1703_fu_7140_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_1703_fu_7140_p2 is absorbed into DSP mul_ln1118_1703_fu_7140_p2.\n",
      "DSP Report: operator mul_ln1118_1703_fu_7140_p2 is absorbed into DSP mul_ln1118_1703_fu_7140_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1693_fu_5823_p2, operation Mode is: A2*(B:0x29).\n",
      "DSP Report: register mul_ln1118_1693_fu_5823_p2 is absorbed into DSP mul_ln1118_1693_fu_5823_p2.\n",
      "DSP Report: operator mul_ln1118_1693_fu_5823_p2 is absorbed into DSP mul_ln1118_1693_fu_5823_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1708_fu_7145_p2, operation Mode is: A2*(B:0x32).\n",
      "DSP Report: register mul_ln1118_1708_fu_7145_p2 is absorbed into DSP mul_ln1118_1708_fu_7145_p2.\n",
      "DSP Report: operator mul_ln1118_1708_fu_7145_p2 is absorbed into DSP mul_ln1118_1708_fu_7145_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1705_fu_5443_p2, operation Mode is: A2*(B:0x94).\n",
      "DSP Report: register mul_ln1118_1703_fu_7140_p2 is absorbed into DSP mul_ln1118_1705_fu_5443_p2.\n",
      "DSP Report: operator mul_ln1118_1705_fu_5443_p2 is absorbed into DSP mul_ln1118_1705_fu_5443_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1709_fu_5839_p2, operation Mode is: A2*(B:0x9c).\n",
      "DSP Report: register mul_ln1118_1708_fu_7145_p2 is absorbed into DSP mul_ln1118_1709_fu_5839_p2.\n",
      "DSP Report: operator mul_ln1118_1709_fu_5839_p2 is absorbed into DSP mul_ln1118_1709_fu_5839_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1700_fu_5830_p2, operation Mode is: A2*(B:0xa6).\n",
      "DSP Report: register mul_ln1118_1698_fu_7135_p2 is absorbed into DSP mul_ln1118_1700_fu_5830_p2.\n",
      "DSP Report: operator mul_ln1118_1700_fu_5830_p2 is absorbed into DSP mul_ln1118_1700_fu_5830_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1712_fu_4535_p2, operation Mode is: A2*(B:0x64).\n",
      "DSP Report: register mul_ln1118_1712_fu_4535_p2 is absorbed into DSP mul_ln1118_1712_fu_4535_p2.\n",
      "DSP Report: operator mul_ln1118_1712_fu_4535_p2 is absorbed into DSP mul_ln1118_1712_fu_4535_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1716_fu_5846_p2, operation Mode is: A2*(B:0x92).\n",
      "DSP Report: register mul_ln1118_1716_fu_5846_p2 is absorbed into DSP mul_ln1118_1716_fu_5846_p2.\n",
      "DSP Report: operator mul_ln1118_1716_fu_5846_p2 is absorbed into DSP mul_ln1118_1716_fu_5846_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_445_fu_5573_p2, operation Mode is: A2*(B:0xe1).\n",
      "DSP Report: register mul_ln1118_443_fu_5571_p2 is absorbed into DSP mul_ln1118_445_fu_5573_p2.\n",
      "DSP Report: operator mul_ln1118_445_fu_5573_p2 is absorbed into DSP mul_ln1118_445_fu_5573_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_451_fu_5579_p2, operation Mode is: A2*(B:0x26).\n",
      "DSP Report: register mul_ln1118_452_fu_6887_p2 is absorbed into DSP mul_ln1118_451_fu_5579_p2.\n",
      "DSP Report: operator mul_ln1118_451_fu_5579_p2 is absorbed into DSP mul_ln1118_451_fu_5579_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_448_fu_6883_p2, operation Mode is: A2*(B:0xc3).\n",
      "DSP Report: register mul_ln1118_446_fu_5574_p2 is absorbed into DSP mul_ln1118_448_fu_6883_p2.\n",
      "DSP Report: operator mul_ln1118_448_fu_6883_p2 is absorbed into DSP mul_ln1118_448_fu_6883_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_475_fu_3935_p2, operation Mode is: A2*(B:0x51).\n",
      "DSP Report: register mul_ln1118_474_fu_5492_p2 is absorbed into DSP mul_ln1118_475_fu_3935_p2.\n",
      "DSP Report: operator mul_ln1118_475_fu_3935_p2 is absorbed into DSP mul_ln1118_475_fu_3935_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1711_fu_7148_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_1712_fu_4535_p2 is absorbed into DSP mul_ln1118_1711_fu_7148_p2.\n",
      "DSP Report: operator mul_ln1118_1711_fu_7148_p2 is absorbed into DSP mul_ln1118_1711_fu_7148_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1694_fu_7131_p2, operation Mode is: A2*(B:0x4b).\n",
      "DSP Report: register mul_ln1118_1693_fu_5823_p2 is absorbed into DSP mul_ln1118_1694_fu_7131_p2.\n",
      "DSP Report: operator mul_ln1118_1694_fu_7131_p2 is absorbed into DSP mul_ln1118_1694_fu_7131_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1699_fu_7136_p2, operation Mode is: A2*(B:0x34).\n",
      "DSP Report: register mul_ln1118_1698_fu_7135_p2 is absorbed into DSP mul_ln1118_1699_fu_7136_p2.\n",
      "DSP Report: operator mul_ln1118_1699_fu_7136_p2 is absorbed into DSP mul_ln1118_1699_fu_7136_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1704_fu_5834_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_1703_fu_7140_p2 is absorbed into DSP mul_ln1118_1704_fu_5834_p2.\n",
      "DSP Report: operator mul_ln1118_1704_fu_5834_p2 is absorbed into DSP mul_ln1118_1704_fu_5834_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1696_fu_7133_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_1693_fu_5823_p2 is absorbed into DSP mul_ln1118_1696_fu_7133_p2.\n",
      "DSP Report: operator mul_ln1118_1696_fu_7133_p2 is absorbed into DSP mul_ln1118_1696_fu_7133_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1701_fu_4524_p2, operation Mode is: A2*(B:0x5d).\n",
      "DSP Report: register mul_ln1118_1698_fu_7135_p2 is absorbed into DSP mul_ln1118_1701_fu_4524_p2.\n",
      "DSP Report: operator mul_ln1118_1701_fu_4524_p2 is absorbed into DSP mul_ln1118_1701_fu_4524_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1706_fu_4529_p2, operation Mode is: A2*(B:0x51).\n",
      "DSP Report: register mul_ln1118_1703_fu_7140_p2 is absorbed into DSP mul_ln1118_1706_fu_4529_p2.\n",
      "DSP Report: operator mul_ln1118_1706_fu_4529_p2 is absorbed into DSP mul_ln1118_1706_fu_4529_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_464_fu_5200_p2, operation Mode is: A2*(B:0x4b).\n",
      "DSP Report: register mul_ln1118_465_fu_6826_p2 is absorbed into DSP mul_ln1118_464_fu_5200_p2.\n",
      "DSP Report: operator mul_ln1118_464_fu_5200_p2 is absorbed into DSP mul_ln1118_464_fu_5200_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_467_fu_7170_p2, operation Mode is: A2*(B:0x6f).\n",
      "DSP Report: register mul_ln1118_466_fu_5223_p2 is absorbed into DSP mul_ln1118_467_fu_7170_p2.\n",
      "DSP Report: operator mul_ln1118_467_fu_7170_p2 is absorbed into DSP mul_ln1118_467_fu_7170_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_677_fu_7192_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_676_fu_4185_p2 is absorbed into DSP mul_ln1118_677_fu_7192_p2.\n",
      "DSP Report: operator mul_ln1118_677_fu_7192_p2 is absorbed into DSP mul_ln1118_677_fu_7192_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_223_fu_7493_p2, operation Mode is: A2*(B:0x3ffcc).\n",
      "DSP Report: register mul_ln1118_225_fu_4881_p2 is absorbed into DSP mul_ln1118_223_fu_7493_p2.\n",
      "DSP Report: operator mul_ln1118_223_fu_7493_p2 is absorbed into DSP mul_ln1118_223_fu_7493_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_220_fu_4876_p2, operation Mode is: A2*(B:0x3ff9c).\n",
      "DSP Report: register mul_ln1118_222_fu_7492_p2 is absorbed into DSP mul_ln1118_220_fu_4876_p2.\n",
      "DSP Report: operator mul_ln1118_220_fu_4876_p2 is absorbed into DSP mul_ln1118_220_fu_4876_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1714_fu_5452_p2, operation Mode is: A2*(B:0x89).\n",
      "DSP Report: register mul_ln1118_1716_fu_5846_p2 is absorbed into DSP mul_ln1118_1714_fu_5452_p2.\n",
      "DSP Report: operator mul_ln1118_1714_fu_5452_p2 is absorbed into DSP mul_ln1118_1714_fu_5452_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1702_fu_5832_p2, operation Mode is: A2*(B:0xd6).\n",
      "DSP Report: register mul_ln1118_1703_fu_7140_p2 is absorbed into DSP mul_ln1118_1702_fu_5832_p2.\n",
      "DSP Report: operator mul_ln1118_1702_fu_5832_p2 is absorbed into DSP mul_ln1118_1702_fu_5832_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1707_fu_5837_p2, operation Mode is: A2*(B:0x8c).\n",
      "DSP Report: register mul_ln1118_1708_fu_7145_p2 is absorbed into DSP mul_ln1118_1707_fu_5837_p2.\n",
      "DSP Report: operator mul_ln1118_1707_fu_5837_p2 is absorbed into DSP mul_ln1118_1707_fu_5837_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1710_fu_5840_p2, operation Mode is: A2*(B:0x97).\n",
      "DSP Report: register mul_ln1118_1712_fu_4535_p2 is absorbed into DSP mul_ln1118_1710_fu_5840_p2.\n",
      "DSP Report: operator mul_ln1118_1710_fu_5840_p2 is absorbed into DSP mul_ln1118_1710_fu_5840_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1697_fu_4520_p2, operation Mode is: A2*(B:0xaf).\n",
      "DSP Report: register mul_ln1118_1698_fu_7135_p2 is absorbed into DSP mul_ln1118_1697_fu_4520_p2.\n",
      "DSP Report: operator mul_ln1118_1697_fu_4520_p2 is absorbed into DSP mul_ln1118_1697_fu_4520_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_88_fu_4704_p2, operation Mode is: A2*(B:0x1b).\n",
      "DSP Report: register mul_ln1118_89_fu_4705_p2 is absorbed into DSP mul_ln1118_88_fu_4704_p2.\n",
      "DSP Report: operator mul_ln1118_88_fu_4704_p2 is absorbed into DSP mul_ln1118_88_fu_4704_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_91_fu_6014_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_94_fu_6017_p2 is absorbed into DSP mul_ln1118_91_fu_6014_p2.\n",
      "DSP Report: operator mul_ln1118_91_fu_6014_p2 is absorbed into DSP mul_ln1118_91_fu_6014_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_138_fu_5868_p2, operation Mode is: A2*(B:0x3ffa8).\n",
      "DSP Report: register mul_ln1118_140_fu_4944_p2 is absorbed into DSP mul_ln1118_138_fu_5868_p2.\n",
      "DSP Report: operator mul_ln1118_138_fu_5868_p2 is absorbed into DSP mul_ln1118_138_fu_5868_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_129_fu_7202_p2, operation Mode is: A2*(B:0x29).\n",
      "DSP Report: register mul_ln1118_131_fu_3915_p2 is absorbed into DSP mul_ln1118_129_fu_7202_p2.\n",
      "DSP Report: operator mul_ln1118_129_fu_7202_p2 is absorbed into DSP mul_ln1118_129_fu_7202_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_135_fu_5525_p2, operation Mode is: A2*(B:0x3ffc5).\n",
      "DSP Report: register mul_ln1118_137_fu_5235_p2 is absorbed into DSP mul_ln1118_135_fu_5525_p2.\n",
      "DSP Report: operator mul_ln1118_135_fu_5525_p2 is absorbed into DSP mul_ln1118_135_fu_5525_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_231_fu_4887_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_232_fu_6195_p2 is absorbed into DSP mul_ln1118_231_fu_4887_p2.\n",
      "DSP Report: operator mul_ln1118_231_fu_4887_p2 is absorbed into DSP mul_ln1118_231_fu_4887_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_175_fu_6101_p2, operation Mode is: A2*(B:0x3b).\n",
      "DSP Report: register mul_ln1118_176_fu_6139_p2 is absorbed into DSP mul_ln1118_175_fu_6101_p2.\n",
      "DSP Report: operator mul_ln1118_175_fu_6101_p2 is absorbed into DSP mul_ln1118_175_fu_6101_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_167_fu_6302_p2, operation Mode is: A2*(B:0x64).\n",
      "DSP Report: register mul_ln1118_168_fu_4745_p2 is absorbed into DSP mul_ln1118_167_fu_6302_p2.\n",
      "DSP Report: operator mul_ln1118_167_fu_6302_p2 is absorbed into DSP mul_ln1118_167_fu_6302_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_149_fu_7702_p2, operation Mode is: A2*(B:0x3ffa3).\n",
      "DSP Report: register mul_ln1118_151_fu_5683_p2 is absorbed into DSP mul_ln1118_149_fu_7702_p2.\n",
      "DSP Report: operator mul_ln1118_149_fu_7702_p2 is absorbed into DSP mul_ln1118_149_fu_7702_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_113_fu_7343_p2, operation Mode is: A2*(B:0x34).\n",
      "DSP Report: register mul_ln1118_114_fu_7344_p2 is absorbed into DSP mul_ln1118_113_fu_7343_p2.\n",
      "DSP Report: operator mul_ln1118_113_fu_7343_p2 is absorbed into DSP mul_ln1118_113_fu_7343_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_122_fu_4154_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_124_fu_6054_p2 is absorbed into DSP mul_ln1118_122_fu_4154_p2.\n",
      "DSP Report: operator mul_ln1118_122_fu_4154_p2 is absorbed into DSP mul_ln1118_122_fu_4154_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_126_fu_4496_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_127_fu_6397_p2 is absorbed into DSP mul_ln1118_126_fu_4496_p2.\n",
      "DSP Report: operator mul_ln1118_126_fu_4496_p2 is absorbed into DSP mul_ln1118_126_fu_4496_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_118_fu_6002_p2, operation Mode is: A2*(B:0x43).\n",
      "DSP Report: register mul_ln1118_120_fu_6173_p2 is absorbed into DSP mul_ln1118_118_fu_6002_p2.\n",
      "DSP Report: operator mul_ln1118_118_fu_6002_p2 is absorbed into DSP mul_ln1118_118_fu_6002_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_145_fu_6092_p2, operation Mode is: A2*(B:0x3ff83).\n",
      "DSP Report: register mul_ln1118_146_fu_6898_p2 is absorbed into DSP mul_ln1118_145_fu_6092_p2.\n",
      "DSP Report: operator mul_ln1118_145_fu_6092_p2 is absorbed into DSP mul_ln1118_145_fu_6092_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_147_fu_5168_p2, operation Mode is: A2*(B:0x3ff91).\n",
      "DSP Report: register mul_ln1118_148_fu_7703_p2 is absorbed into DSP mul_ln1118_147_fu_5168_p2.\n",
      "DSP Report: operator mul_ln1118_147_fu_5168_p2 is absorbed into DSP mul_ln1118_147_fu_5168_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1301_fu_6073_p2, operation Mode is: A2*(B:0x3ff99).\n",
      "DSP Report: register mul_ln1118_1301_fu_6073_p2 is absorbed into DSP mul_ln1118_1301_fu_6073_p2.\n",
      "DSP Report: operator mul_ln1118_1301_fu_6073_p2 is absorbed into DSP mul_ln1118_1301_fu_6073_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1305_fu_5954_p2, operation Mode is: A2*(B:0x3ffcb).\n",
      "DSP Report: register mul_ln1118_1305_fu_5954_p2 is absorbed into DSP mul_ln1118_1305_fu_5954_p2.\n",
      "DSP Report: operator mul_ln1118_1305_fu_5954_p2 is absorbed into DSP mul_ln1118_1305_fu_5954_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1296_fu_4925_p2, operation Mode is: A2*(B:0x3ff5b).\n",
      "DSP Report: register mul_ln1118_1296_fu_4925_p2 is absorbed into DSP mul_ln1118_1296_fu_4925_p2.\n",
      "DSP Report: operator mul_ln1118_1296_fu_4925_p2 is absorbed into DSP mul_ln1118_1296_fu_4925_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1308_fu_5836_p2, operation Mode is: A2*(B:0x3ff8e).\n",
      "DSP Report: register mul_ln1118_1308_fu_5836_p2 is absorbed into DSP mul_ln1118_1308_fu_5836_p2.\n",
      "DSP Report: operator mul_ln1118_1308_fu_5836_p2 is absorbed into DSP mul_ln1118_1308_fu_5836_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1312_fu_4449_p2, operation Mode is: A2*(B:0x3ff92).\n",
      "DSP Report: register mul_ln1118_1312_fu_4449_p2 is absorbed into DSP mul_ln1118_1312_fu_4449_p2.\n",
      "DSP Report: operator mul_ln1118_1312_fu_4449_p2 is absorbed into DSP mul_ln1118_1312_fu_4449_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1309_fu_6469_p2, operation Mode is: A2*(B:0x3ffb5).\n",
      "DSP Report: register mul_ln1118_1312_fu_4449_p2 is absorbed into DSP mul_ln1118_1309_fu_6469_p2.\n",
      "DSP Report: operator mul_ln1118_1309_fu_6469_p2 is absorbed into DSP mul_ln1118_1309_fu_6469_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1293_fu_4582_p2, operation Mode is: A2*(B:0x3ffb1).\n",
      "DSP Report: register mul_ln1118_1296_fu_4925_p2 is absorbed into DSP mul_ln1118_1293_fu_4582_p2.\n",
      "DSP Report: operator mul_ln1118_1293_fu_4582_p2 is absorbed into DSP mul_ln1118_1293_fu_4582_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1297_fu_7460_p2, operation Mode is: A2*(B:0x2e).\n",
      "DSP Report: register mul_ln1118_1301_fu_6073_p2 is absorbed into DSP mul_ln1118_1297_fu_7460_p2.\n",
      "DSP Report: operator mul_ln1118_1297_fu_7460_p2 is absorbed into DSP mul_ln1118_1297_fu_7460_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1302_fu_7340_p2, operation Mode is: A2*(B:0x3ffd4).\n",
      "DSP Report: register mul_ln1118_1305_fu_5954_p2 is absorbed into DSP mul_ln1118_1302_fu_7340_p2.\n",
      "DSP Report: operator mul_ln1118_1302_fu_7340_p2 is absorbed into DSP mul_ln1118_1302_fu_7340_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1221_fu_6106_p2, operation Mode is: A2*(B:0x3ffa3).\n",
      "DSP Report: register mul_ln1118_1223_fu_4801_p2 is absorbed into DSP mul_ln1118_1221_fu_6106_p2.\n",
      "DSP Report: operator mul_ln1118_1221_fu_6106_p2 is absorbed into DSP mul_ln1118_1221_fu_6106_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1224_fu_4410_p2, operation Mode is: A2*(B:0x3ff8c).\n",
      "DSP Report: register mul_ln1118_1226_fu_7418_p2 is absorbed into DSP mul_ln1118_1224_fu_4410_p2.\n",
      "DSP Report: operator mul_ln1118_1224_fu_4410_p2 is absorbed into DSP mul_ln1118_1224_fu_4410_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1228_fu_6113_p2, operation Mode is: A2*(B:0x3ff95).\n",
      "DSP Report: register mul_ln1118_1230_fu_7422_p2 is absorbed into DSP mul_ln1118_1228_fu_6113_p2.\n",
      "DSP Report: operator mul_ln1118_1228_fu_6113_p2 is absorbed into DSP mul_ln1118_1228_fu_6113_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1217_fu_6102_p2, operation Mode is: A2*(B:0x3ffa3).\n",
      "DSP Report: register mul_ln1118_1219_fu_6104_p2 is absorbed into DSP mul_ln1118_1217_fu_6102_p2.\n",
      "DSP Report: operator mul_ln1118_1217_fu_6102_p2 is absorbed into DSP mul_ln1118_1217_fu_6102_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1195_fu_6942_p2, operation Mode is: A2*(B:0xb0).\n",
      "DSP Report: register mul_ln1118_1198_fu_6824_p2 is absorbed into DSP mul_ln1118_1195_fu_6942_p2.\n",
      "DSP Report: operator mul_ln1118_1195_fu_6942_p2 is absorbed into DSP mul_ln1118_1195_fu_6942_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1202_fu_4803_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_1203_fu_4341_p2 is absorbed into DSP mul_ln1118_1202_fu_4803_p2.\n",
      "DSP Report: operator mul_ln1118_1202_fu_4803_p2 is absorbed into DSP mul_ln1118_1202_fu_4803_p2.\n",
      "DSP Report: Generating DSP trunc_ln708_491_reg_27226807_reg, operation Mode is: (A2*(B:0x3ffa5))'.\n",
      "DSP Report: register mul_ln1118_1149_fu_5602_p2 is absorbed into DSP trunc_ln708_491_reg_27226807_reg.\n",
      "DSP Report: register trunc_ln708_491_reg_27226807_reg is absorbed into DSP trunc_ln708_491_reg_27226807_reg.\n",
      "DSP Report: operator mul_ln1118_1147_fu_4685_p2 is absorbed into DSP trunc_ln708_491_reg_27226807_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_1130_fu_5975_p2, operation Mode is: A2*(B:0x3ffae).\n",
      "DSP Report: register mul_ln1118_1130_fu_5975_p2 is absorbed into DSP mul_ln1118_1130_fu_5975_p2.\n",
      "DSP Report: operator mul_ln1118_1130_fu_5975_p2 is absorbed into DSP mul_ln1118_1130_fu_5975_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1133_fu_4671_p2, operation Mode is: A2*(B:0x3ffac).\n",
      "DSP Report: register mul_ln1118_1133_fu_4671_p2 is absorbed into DSP mul_ln1118_1133_fu_4671_p2.\n",
      "DSP Report: operator mul_ln1118_1133_fu_4671_p2 is absorbed into DSP mul_ln1118_1133_fu_4671_p2.\n",
      "DSP Report: Generating DSP trunc_ln708_495_reg_27226812_reg, operation Mode is: (A2*(B:0x3ff77))'.\n",
      "DSP Report: register trunc_ln708_495_reg_27226812_reg is absorbed into DSP trunc_ln708_495_reg_27226812_reg.\n",
      "DSP Report: register trunc_ln708_495_reg_27226812_reg is absorbed into DSP trunc_ln708_495_reg_27226812_reg.\n",
      "DSP Report: operator mul_ln1118_1152_fu_7304_p2 is absorbed into DSP trunc_ln708_495_reg_27226812_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_1187_fu_5451_p2, operation Mode is: A2*(B:0x2e).\n",
      "DSP Report: register mul_ln1118_1188_fu_6084_p2 is absorbed into DSP mul_ln1118_1187_fu_5451_p2.\n",
      "DSP Report: operator mul_ln1118_1187_fu_5451_p2 is absorbed into DSP mul_ln1118_1187_fu_5451_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1189_fu_4527_p2, operation Mode is: A2*(B:0x2b).\n",
      "DSP Report: register mul_ln1118_1189_fu_4527_p2 is absorbed into DSP mul_ln1118_1189_fu_4527_p2.\n",
      "DSP Report: operator mul_ln1118_1189_fu_4527_p2 is absorbed into DSP mul_ln1118_1189_fu_4527_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1008_fu_4114_p2, operation Mode is: A2*(B:0x3ff79).\n",
      "DSP Report: register mul_ln1118_1009_fu_6729_p2 is absorbed into DSP mul_ln1118_1008_fu_4114_p2.\n",
      "DSP Report: operator mul_ln1118_1008_fu_4114_p2 is absorbed into DSP mul_ln1118_1008_fu_4114_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1010_fu_4116_p2, operation Mode is: A2*(B:0x3ff89).\n",
      "DSP Report: register mul_ln1118_1012_fu_4118_p2 is absorbed into DSP mul_ln1118_1010_fu_4116_p2.\n",
      "DSP Report: operator mul_ln1118_1010_fu_4116_p2 is absorbed into DSP mul_ln1118_1010_fu_4116_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1115_fu_4261_p2, operation Mode is: A2*(B:0x2e).\n",
      "DSP Report: register mul_ln1118_1115_fu_4261_p2 is absorbed into DSP mul_ln1118_1115_fu_4261_p2.\n",
      "DSP Report: operator mul_ln1118_1115_fu_4261_p2 is absorbed into DSP mul_ln1118_1115_fu_4261_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1121_fu_4659_p2, operation Mode is: A2*(B:0x85).\n",
      "DSP Report: register mul_ln1118_1121_fu_4659_p2 is absorbed into DSP mul_ln1118_1121_fu_4659_p2.\n",
      "DSP Report: operator mul_ln1118_1121_fu_4659_p2 is absorbed into DSP mul_ln1118_1121_fu_4659_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1118_fu_5963_p2, operation Mode is: A2*(B:0xb3).\n",
      "DSP Report: register mul_ln1118_1118_fu_5963_p2 is absorbed into DSP mul_ln1118_1118_fu_5963_p2.\n",
      "DSP Report: operator mul_ln1118_1118_fu_5963_p2 is absorbed into DSP mul_ln1118_1118_fu_5963_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1295_fu_6021_p2, operation Mode is: A2*(B:0x3ff99).\n",
      "DSP Report: register mul_ln1118_1296_fu_4925_p2 is absorbed into DSP mul_ln1118_1295_fu_6021_p2.\n",
      "DSP Report: operator mul_ln1118_1295_fu_6021_p2 is absorbed into DSP mul_ln1118_1295_fu_6021_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1300_fu_4806_p2, operation Mode is: A2*(B:0x3ff9a).\n",
      "DSP Report: register mul_ln1118_1301_fu_6073_p2 is absorbed into DSP mul_ln1118_1300_fu_4806_p2.\n",
      "DSP Report: operator mul_ln1118_1300_fu_4806_p2 is absorbed into DSP mul_ln1118_1300_fu_4806_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1225_fu_6110_p2, operation Mode is: A2*(B:0x3ff56).\n",
      "DSP Report: register mul_ln1118_1226_fu_7418_p2 is absorbed into DSP mul_ln1118_1225_fu_6110_p2.\n",
      "DSP Report: operator mul_ln1118_1225_fu_6110_p2 is absorbed into DSP mul_ln1118_1225_fu_6110_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1229_fu_4807_p2, operation Mode is: A2*(B:0x3ff4b).\n",
      "DSP Report: register mul_ln1118_1230_fu_7422_p2 is absorbed into DSP mul_ln1118_1229_fu_4807_p2.\n",
      "DSP Report: operator mul_ln1118_1229_fu_4807_p2 is absorbed into DSP mul_ln1118_1229_fu_4807_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1215_fu_6108_p2, operation Mode is: A2*(B:0x3ff71).\n",
      "DSP Report: register mul_ln1118_1215_fu_6108_p2 is absorbed into DSP mul_ln1118_1215_fu_6108_p2.\n",
      "DSP Report: operator mul_ln1118_1215_fu_6108_p2 is absorbed into DSP mul_ln1118_1215_fu_6108_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1223_fu_4801_p2, operation Mode is: A2*(B:0x3ff2e).\n",
      "DSP Report: register mul_ln1118_1223_fu_4801_p2 is absorbed into DSP mul_ln1118_1223_fu_4801_p2.\n",
      "DSP Report: operator mul_ln1118_1223_fu_4801_p2 is absorbed into DSP mul_ln1118_1223_fu_4801_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1218_fu_6103_p2, operation Mode is: A2*(B:0x3ff6f).\n",
      "DSP Report: register mul_ln1118_1219_fu_6104_p2 is absorbed into DSP mul_ln1118_1218_fu_6103_p2.\n",
      "DSP Report: operator mul_ln1118_1218_fu_6103_p2 is absorbed into DSP mul_ln1118_1218_fu_6103_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1012_fu_4118_p2, operation Mode is: A2*(B:0x58).\n",
      "DSP Report: register mul_ln1118_1012_fu_4118_p2 is absorbed into DSP mul_ln1118_1012_fu_4118_p2.\n",
      "DSP Report: operator mul_ln1118_1012_fu_4118_p2 is absorbed into DSP mul_ln1118_1012_fu_4118_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1136_fu_4674_p2, operation Mode is: A2*(B:0x3ffcb).\n",
      "DSP Report: register mul_ln1118_1136_fu_4674_p2 is absorbed into DSP mul_ln1118_1136_fu_4674_p2.\n",
      "DSP Report: operator mul_ln1118_1136_fu_4674_p2 is absorbed into DSP mul_ln1118_1136_fu_4674_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1009_fu_6729_p2, operation Mode is: A2*(B:0x3ffa6).\n",
      "DSP Report: register mul_ln1118_1009_fu_6729_p2 is absorbed into DSP mul_ln1118_1009_fu_6729_p2.\n",
      "DSP Report: operator mul_ln1118_1009_fu_6729_p2 is absorbed into DSP mul_ln1118_1009_fu_6729_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1153_fu_4691_p2, operation Mode is: A2*(B:0x3ffb6).\n",
      "DSP Report: register trunc_ln708_495_reg_27226812_reg is absorbed into DSP mul_ln1118_1153_fu_4691_p2.\n",
      "DSP Report: operator mul_ln1118_1153_fu_4691_p2 is absorbed into DSP mul_ln1118_1153_fu_4691_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1157_fu_7309_p2, operation Mode is: A2*(B:0x2d).\n",
      "DSP Report: register mul_ln1118_1157_fu_7309_p2 is absorbed into DSP mul_ln1118_1157_fu_7309_p2.\n",
      "DSP Report: operator mul_ln1118_1157_fu_7309_p2 is absorbed into DSP mul_ln1118_1157_fu_7309_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1126_fu_7278_p2, operation Mode is: A2*(B:0x1d).\n",
      "DSP Report: register mul_ln1118_1126_fu_7278_p2 is absorbed into DSP mul_ln1118_1126_fu_7278_p2.\n",
      "DSP Report: operator mul_ln1118_1126_fu_7278_p2 is absorbed into DSP mul_ln1118_1126_fu_7278_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1119_fu_4657_p2, operation Mode is: A2*(B:0x3ffb2).\n",
      "DSP Report: register mul_ln1118_1118_fu_5963_p2 is absorbed into DSP mul_ln1118_1119_fu_4657_p2.\n",
      "DSP Report: operator mul_ln1118_1119_fu_4657_p2 is absorbed into DSP mul_ln1118_1119_fu_4657_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1123_fu_4661_p2, operation Mode is: A2*(B:0x3ffe3).\n",
      "DSP Report: register mul_ln1118_1121_fu_4659_p2 is absorbed into DSP mul_ln1118_1123_fu_4661_p2.\n",
      "DSP Report: operator mul_ln1118_1123_fu_4661_p2 is absorbed into DSP mul_ln1118_1123_fu_4661_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1144_fu_7296_p2, operation Mode is: A2*(B:0x3ff61).\n",
      "DSP Report: register mul_ln1118_1144_fu_7296_p2 is absorbed into DSP mul_ln1118_1144_fu_7296_p2.\n",
      "DSP Report: operator mul_ln1118_1144_fu_7296_p2 is absorbed into DSP mul_ln1118_1144_fu_7296_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1149_fu_5602_p2, operation Mode is: A2*(B:0x3ff66).\n",
      "DSP Report: register mul_ln1118_1149_fu_5602_p2 is absorbed into DSP mul_ln1118_1149_fu_5602_p2.\n",
      "DSP Report: operator mul_ln1118_1149_fu_5602_p2 is absorbed into DSP mul_ln1118_1149_fu_5602_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1140_fu_4678_p2, operation Mode is: A2*(B:0x3ff38).\n",
      "DSP Report: register mul_ln1118_1140_fu_4678_p2 is absorbed into DSP mul_ln1118_1140_fu_4678_p2.\n",
      "DSP Report: operator mul_ln1118_1140_fu_4678_p2 is absorbed into DSP mul_ln1118_1140_fu_4678_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1137_fu_7289_p2, operation Mode is: A2*(B:0x3ff4e).\n",
      "DSP Report: register mul_ln1118_1136_fu_4674_p2 is absorbed into DSP mul_ln1118_1137_fu_7289_p2.\n",
      "DSP Report: operator mul_ln1118_1137_fu_7289_p2 is absorbed into DSP mul_ln1118_1137_fu_7289_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1190_fu_4065_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_1189_fu_4527_p2 is absorbed into DSP mul_ln1118_1190_fu_4065_p2.\n",
      "DSP Report: operator mul_ln1118_1190_fu_4065_p2 is absorbed into DSP mul_ln1118_1190_fu_4065_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1197_fu_5384_p2, operation Mode is: A2*(B:0x3ff8c).\n",
      "DSP Report: register mul_ln1118_1198_fu_6824_p2 is absorbed into DSP mul_ln1118_1197_fu_5384_p2.\n",
      "DSP Report: operator mul_ln1118_1197_fu_5384_p2 is absorbed into DSP mul_ln1118_1197_fu_5384_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1209_fu_6756_p2, operation Mode is: A2*(B:0x26).\n",
      "DSP Report: register mul_ln1118_1210_fu_6294_p2 is absorbed into DSP mul_ln1118_1209_fu_6756_p2.\n",
      "DSP Report: operator mul_ln1118_1209_fu_6756_p2 is absorbed into DSP mul_ln1118_1209_fu_6756_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1212_fu_6259_p2, operation Mode is: A2*(B:0x3ffa3).\n",
      "DSP Report: register mul_ln1118_1213_fu_6291_p2 is absorbed into DSP mul_ln1118_1212_fu_6259_p2.\n",
      "DSP Report: operator mul_ln1118_1212_fu_6259_p2 is absorbed into DSP mul_ln1118_1212_fu_6259_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1206_fu_7681_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_1205_fu_5146_p2 is absorbed into DSP mul_ln1118_1206_fu_7681_p2.\n",
      "DSP Report: operator mul_ln1118_1206_fu_7681_p2 is absorbed into DSP mul_ln1118_1206_fu_7681_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1343_fu_4961_p2, operation Mode is: A2*(B:0x3ffc3).\n",
      "DSP Report: register mul_ln1118_1342_fu_4960_p2 is absorbed into DSP mul_ln1118_1343_fu_4961_p2.\n",
      "DSP Report: operator mul_ln1118_1343_fu_4961_p2 is absorbed into DSP mul_ln1118_1343_fu_4961_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1304_fu_4687_p2, operation Mode is: A2*(B:0x3ff8f).\n",
      "DSP Report: register mul_ln1118_1305_fu_5954_p2 is absorbed into DSP mul_ln1118_1304_fu_4687_p2.\n",
      "DSP Report: operator mul_ln1118_1304_fu_4687_p2 is absorbed into DSP mul_ln1118_1304_fu_4687_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1307_fu_5030_p2, operation Mode is: A2*(B:0x3ff91).\n",
      "DSP Report: register mul_ln1118_1308_fu_5836_p2 is absorbed into DSP mul_ln1118_1307_fu_5030_p2.\n",
      "DSP Report: operator mul_ln1118_1307_fu_5030_p2 is absorbed into DSP mul_ln1118_1307_fu_5030_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1234_fu_6119_p2, operation Mode is: A2*(B:0x3ff5c).\n",
      "DSP Report: register mul_ln1118_1234_fu_6119_p2 is absorbed into DSP mul_ln1118_1234_fu_6119_p2.\n",
      "DSP Report: operator mul_ln1118_1234_fu_6119_p2 is absorbed into DSP mul_ln1118_1234_fu_6119_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1226_fu_7418_p2, operation Mode is: A2*(B:0x3ff09).\n",
      "DSP Report: register mul_ln1118_1226_fu_7418_p2 is absorbed into DSP mul_ln1118_1226_fu_7418_p2.\n",
      "DSP Report: operator mul_ln1118_1226_fu_7418_p2 is absorbed into DSP mul_ln1118_1226_fu_7418_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1230_fu_7422_p2, operation Mode is: A2*(B:0x3fee6).\n",
      "DSP Report: register mul_ln1118_1230_fu_7422_p2 is absorbed into DSP mul_ln1118_1230_fu_7422_p2.\n",
      "DSP Report: operator mul_ln1118_1230_fu_7422_p2 is absorbed into DSP mul_ln1118_1230_fu_7422_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1203_fu_4341_p2, operation Mode is: A2*(B:0x2c).\n",
      "DSP Report: register mul_ln1118_1203_fu_4341_p2 is absorbed into DSP mul_ln1118_1203_fu_4341_p2.\n",
      "DSP Report: operator mul_ln1118_1203_fu_4341_p2 is absorbed into DSP mul_ln1118_1203_fu_4341_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1210_fu_6294_p2, operation Mode is: A2*(B:0x39).\n",
      "DSP Report: register mul_ln1118_1210_fu_6294_p2 is absorbed into DSP mul_ln1118_1210_fu_6294_p2.\n",
      "DSP Report: operator mul_ln1118_1210_fu_6294_p2 is absorbed into DSP mul_ln1118_1210_fu_6294_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1213_fu_6291_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register mul_ln1118_1213_fu_6291_p2 is absorbed into DSP mul_ln1118_1213_fu_6291_p2.\n",
      "DSP Report: operator mul_ln1118_1213_fu_6291_p2 is absorbed into DSP mul_ln1118_1213_fu_6291_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1219_fu_6104_p2, operation Mode is: A2*(B:0x3ff6b).\n",
      "DSP Report: register mul_ln1118_1219_fu_6104_p2 is absorbed into DSP mul_ln1118_1219_fu_6104_p2.\n",
      "DSP Report: operator mul_ln1118_1219_fu_6104_p2 is absorbed into DSP mul_ln1118_1219_fu_6104_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1188_fu_6084_p2, operation Mode is: A2*(B:0x3a).\n",
      "DSP Report: register mul_ln1118_1188_fu_6084_p2 is absorbed into DSP mul_ln1118_1188_fu_6084_p2.\n",
      "DSP Report: operator mul_ln1118_1188_fu_6084_p2 is absorbed into DSP mul_ln1118_1188_fu_6084_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1198_fu_6824_p2, operation Mode is: A2*(B:0x3ffc5).\n",
      "DSP Report: register mul_ln1118_1198_fu_6824_p2 is absorbed into DSP mul_ln1118_1198_fu_6824_p2.\n",
      "DSP Report: operator mul_ln1118_1198_fu_6824_p2 is absorbed into DSP mul_ln1118_1198_fu_6824_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1113_fu_7265_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_1113_fu_7265_p2 is absorbed into DSP mul_ln1118_1113_fu_7265_p2.\n",
      "DSP Report: operator mul_ln1118_1113_fu_7265_p2 is absorbed into DSP mul_ln1118_1113_fu_7265_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1116_fu_4654_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_1115_fu_4261_p2 is absorbed into DSP mul_ln1118_1116_fu_4654_p2.\n",
      "DSP Report: operator mul_ln1118_1116_fu_4654_p2 is absorbed into DSP mul_ln1118_1116_fu_4654_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1104_fu_4642_p2, operation Mode is: A2*(B:0x25).\n",
      "DSP Report: register mul_ln1118_1103_fu_4249_p2 is absorbed into DSP mul_ln1118_1104_fu_4642_p2.\n",
      "DSP Report: operator mul_ln1118_1104_fu_4642_p2 is absorbed into DSP mul_ln1118_1104_fu_4642_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1107_fu_5952_p2, operation Mode is: A2*(B:0x2c).\n",
      "DSP Report: register mul_ln1118_1105_fu_4643_p2 is absorbed into DSP mul_ln1118_1107_fu_5952_p2.\n",
      "DSP Report: operator mul_ln1118_1107_fu_5952_p2 is absorbed into DSP mul_ln1118_1107_fu_5952_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1127_fu_5580_p2, operation Mode is: A2*(B:0x27).\n",
      "DSP Report: register mul_ln1118_1126_fu_7278_p2 is absorbed into DSP mul_ln1118_1127_fu_5580_p2.\n",
      "DSP Report: operator mul_ln1118_1127_fu_5580_p2 is absorbed into DSP mul_ln1118_1127_fu_5580_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1145_fu_4683_p2, operation Mode is: A2*(B:0x3ff49).\n",
      "DSP Report: register mul_ln1118_1144_fu_7296_p2 is absorbed into DSP mul_ln1118_1145_fu_4683_p2.\n",
      "DSP Report: operator mul_ln1118_1145_fu_4683_p2 is absorbed into DSP mul_ln1118_1145_fu_4683_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1150_fu_7302_p2, operation Mode is: A2*(B:0x3ff32).\n",
      "DSP Report: register mul_ln1118_1149_fu_5602_p2 is absorbed into DSP mul_ln1118_1150_fu_7302_p2.\n",
      "DSP Report: operator mul_ln1118_1150_fu_7302_p2 is absorbed into DSP mul_ln1118_1150_fu_7302_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1135_fu_5980_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register mul_ln1118_1133_fu_4671_p2 is absorbed into DSP mul_ln1118_1135_fu_5980_p2.\n",
      "DSP Report: operator mul_ln1118_1135_fu_5980_p2 is absorbed into DSP mul_ln1118_1135_fu_5980_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1141_fu_5986_p2, operation Mode is: A2*(B:0x3ff47).\n",
      "DSP Report: register mul_ln1118_1140_fu_4678_p2 is absorbed into DSP mul_ln1118_1141_fu_5986_p2.\n",
      "DSP Report: operator mul_ln1118_1141_fu_5986_p2 is absorbed into DSP mul_ln1118_1141_fu_5986_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1138_fu_4676_p2, operation Mode is: A2*(B:0x3ff72).\n",
      "DSP Report: register mul_ln1118_1136_fu_4674_p2 is absorbed into DSP mul_ln1118_1138_fu_4676_p2.\n",
      "DSP Report: operator mul_ln1118_1138_fu_4676_p2 is absorbed into DSP mul_ln1118_1138_fu_4676_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1013_fu_5426_p2, operation Mode is: A2*(B:0x3ffd6).\n",
      "DSP Report: register mul_ln1118_1012_fu_4118_p2 is absorbed into DSP mul_ln1118_1013_fu_5426_p2.\n",
      "DSP Report: operator mul_ln1118_1013_fu_5426_p2 is absorbed into DSP mul_ln1118_1013_fu_5426_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1233_fu_6118_p2, operation Mode is: A2*(B:0x3ff74).\n",
      "DSP Report: register mul_ln1118_1234_fu_6119_p2 is absorbed into DSP mul_ln1118_1233_fu_6118_p2.\n",
      "DSP Report: operator mul_ln1118_1233_fu_6118_p2 is absorbed into DSP mul_ln1118_1233_fu_6118_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1303_fu_7051_p2, operation Mode is: A2*(B:0x3ff9f).\n",
      "DSP Report: register mul_ln1118_1305_fu_5954_p2 is absorbed into DSP mul_ln1118_1303_fu_7051_p2.\n",
      "DSP Report: operator mul_ln1118_1303_fu_7051_p2 is absorbed into DSP mul_ln1118_1303_fu_7051_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1306_fu_6126_p2, operation Mode is: A2*(B:0x3ffdb).\n",
      "DSP Report: register mul_ln1118_1308_fu_5836_p2 is absorbed into DSP mul_ln1118_1306_fu_6126_p2.\n",
      "DSP Report: operator mul_ln1118_1306_fu_6126_p2 is absorbed into DSP mul_ln1118_1306_fu_6126_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1294_fu_4120_p2, operation Mode is: A2*(B:0x3ff3a).\n",
      "DSP Report: register mul_ln1118_1296_fu_4925_p2 is absorbed into DSP mul_ln1118_1294_fu_4120_p2.\n",
      "DSP Report: operator mul_ln1118_1294_fu_4120_p2 is absorbed into DSP mul_ln1118_1294_fu_4120_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1299_fu_6997_p2, operation Mode is: A2*(B:0x3ff71).\n",
      "DSP Report: register mul_ln1118_1301_fu_6073_p2 is absorbed into DSP mul_ln1118_1299_fu_6997_p2.\n",
      "DSP Report: operator mul_ln1118_1299_fu_6997_p2 is absorbed into DSP mul_ln1118_1299_fu_6997_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1103_fu_4249_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_1103_fu_4249_p2 is absorbed into DSP mul_ln1118_1103_fu_4249_p2.\n",
      "DSP Report: operator mul_ln1118_1103_fu_4249_p2 is absorbed into DSP mul_ln1118_1103_fu_4249_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1105_fu_4643_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_1105_fu_4643_p2 is absorbed into DSP mul_ln1118_1105_fu_4643_p2.\n",
      "DSP Report: operator mul_ln1118_1105_fu_4643_p2 is absorbed into DSP mul_ln1118_1105_fu_4643_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1112_fu_7264_p2, operation Mode is: A2*(B:0x3ffe9).\n",
      "DSP Report: register mul_ln1118_1113_fu_7265_p2 is absorbed into DSP mul_ln1118_1112_fu_7264_p2.\n",
      "DSP Report: operator mul_ln1118_1112_fu_7264_p2 is absorbed into DSP mul_ln1118_1112_fu_7264_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1231_fu_7423_p2, operation Mode is: A2*(B:0x3ff7b).\n",
      "DSP Report: register mul_ln1118_1230_fu_7422_p2 is absorbed into DSP mul_ln1118_1231_fu_7423_p2.\n",
      "DSP Report: operator mul_ln1118_1231_fu_7423_p2 is absorbed into DSP mul_ln1118_1231_fu_7423_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1227_fu_7419_p2, operation Mode is: A2*(B:0x3ff8a).\n",
      "DSP Report: register mul_ln1118_1226_fu_7418_p2 is absorbed into DSP mul_ln1118_1227_fu_7419_p2.\n",
      "DSP Report: operator mul_ln1118_1227_fu_7419_p2 is absorbed into DSP mul_ln1118_1227_fu_7419_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1214_fu_6076_p2, operation Mode is: A2*(B:0x3ffc7).\n",
      "DSP Report: register mul_ln1118_1213_fu_6291_p2 is absorbed into DSP mul_ln1118_1214_fu_6076_p2.\n",
      "DSP Report: operator mul_ln1118_1214_fu_6076_p2 is absorbed into DSP mul_ln1118_1214_fu_6076_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1216_fu_5399_p2, operation Mode is: A2*(B:0x3ff9f).\n",
      "DSP Report: register mul_ln1118_1215_fu_6108_p2 is absorbed into DSP mul_ln1118_1216_fu_5399_p2.\n",
      "DSP Report: operator mul_ln1118_1216_fu_5399_p2 is absorbed into DSP mul_ln1118_1216_fu_5399_p2.\n",
      "DSP Report: Generating DSP trunc_ln708_515_reg_27226817_reg, operation Mode is: (A2*(B:0x3ffb9))'.\n",
      "DSP Report: register mul_ln1118_1210_fu_6294_p2 is absorbed into DSP trunc_ln708_515_reg_27226817_reg.\n",
      "DSP Report: register trunc_ln708_515_reg_27226817_reg is absorbed into DSP trunc_ln708_515_reg_27226817_reg.\n",
      "DSP Report: operator mul_ln1118_1211_fu_6968_p2 is absorbed into DSP trunc_ln708_515_reg_27226817_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_1204_fu_4513_p2, operation Mode is: A2*(B:0x3ffa9).\n",
      "DSP Report: register mul_ln1118_1203_fu_4341_p2 is absorbed into DSP mul_ln1118_1204_fu_4513_p2.\n",
      "DSP Report: operator mul_ln1118_1204_fu_4513_p2 is absorbed into DSP mul_ln1118_1204_fu_4513_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1207_fu_4222_p2, operation Mode is: A2*(B:0x3ffa1).\n",
      "DSP Report: register mul_ln1118_1205_fu_5146_p2 is absorbed into DSP mul_ln1118_1207_fu_4222_p2.\n",
      "DSP Report: operator mul_ln1118_1207_fu_4222_p2 is absorbed into DSP mul_ln1118_1207_fu_4222_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1146_fu_5599_p2, operation Mode is: A2*(B:0x3ffc9).\n",
      "DSP Report: register mul_ln1118_1144_fu_7296_p2 is absorbed into DSP mul_ln1118_1146_fu_5599_p2.\n",
      "DSP Report: operator mul_ln1118_1146_fu_5599_p2 is absorbed into DSP mul_ln1118_1146_fu_5599_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1155_fu_5216_p2, operation Mode is: A2*(B:0x3ff79).\n",
      "DSP Report: register trunc_ln708_495_reg_27226812_reg is absorbed into DSP mul_ln1118_1155_fu_5216_p2.\n",
      "DSP Report: operator mul_ln1118_1155_fu_5216_p2 is absorbed into DSP mul_ln1118_1155_fu_5216_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1159_fu_4305_p2, operation Mode is: A2*(B:0x3ff9b).\n",
      "DSP Report: register mul_ln1118_1157_fu_7309_p2 is absorbed into DSP mul_ln1118_1159_fu_4305_p2.\n",
      "DSP Report: operator mul_ln1118_1159_fu_4305_p2 is absorbed into DSP mul_ln1118_1159_fu_4305_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1151_fu_6245_p2, operation Mode is: A2*(B:0x3ff8a).\n",
      "DSP Report: register mul_ln1118_1149_fu_5602_p2 is absorbed into DSP mul_ln1118_1151_fu_6245_p2.\n",
      "DSP Report: operator mul_ln1118_1151_fu_6245_p2 is absorbed into DSP mul_ln1118_1151_fu_6245_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1120_fu_4658_p2, operation Mode is: A2*(B:0x3ff8a).\n",
      "DSP Report: register mul_ln1118_1118_fu_5963_p2 is absorbed into DSP mul_ln1118_1120_fu_4658_p2.\n",
      "DSP Report: operator mul_ln1118_1120_fu_4658_p2 is absorbed into DSP mul_ln1118_1120_fu_4658_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1124_fu_7276_p2, operation Mode is: A2*(B:0x3ffcf).\n",
      "DSP Report: register mul_ln1118_1121_fu_4659_p2 is absorbed into DSP mul_ln1118_1124_fu_7276_p2.\n",
      "DSP Report: operator mul_ln1118_1124_fu_7276_p2 is absorbed into DSP mul_ln1118_1124_fu_7276_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1117_fu_7269_p2, operation Mode is: A2*(B:0x3ff6c).\n",
      "DSP Report: register mul_ln1118_1115_fu_4261_p2 is absorbed into DSP mul_ln1118_1117_fu_7269_p2.\n",
      "DSP Report: operator mul_ln1118_1117_fu_7269_p2 is absorbed into DSP mul_ln1118_1117_fu_7269_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1114_fu_7266_p2, operation Mode is: A2*(B:0x3ff9b).\n",
      "DSP Report: register mul_ln1118_1113_fu_7265_p2 is absorbed into DSP mul_ln1118_1114_fu_7266_p2.\n",
      "DSP Report: operator mul_ln1118_1114_fu_7266_p2 is absorbed into DSP mul_ln1118_1114_fu_7266_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1132_fu_5977_p2, operation Mode is: A2*(B:0x3ffb3).\n",
      "DSP Report: register mul_ln1118_1130_fu_5975_p2 is absorbed into DSP mul_ln1118_1132_fu_5977_p2.\n",
      "DSP Report: operator mul_ln1118_1132_fu_5977_p2 is absorbed into DSP mul_ln1118_1132_fu_5977_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1129_fu_4667_p2, operation Mode is: A2*(B:0x3ffb6).\n",
      "DSP Report: register mul_ln1118_1128_fu_5973_p2 is absorbed into DSP mul_ln1118_1129_fu_4667_p2.\n",
      "DSP Report: operator mul_ln1118_1129_fu_4667_p2 is absorbed into DSP mul_ln1118_1129_fu_4667_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1014_fu_5427_p2, operation Mode is: A2*(B:0x3ff95).\n",
      "DSP Report: register mul_ln1118_1012_fu_4118_p2 is absorbed into DSP mul_ln1118_1014_fu_5427_p2.\n",
      "DSP Report: operator mul_ln1118_1014_fu_5427_p2 is absorbed into DSP mul_ln1118_1014_fu_5427_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1220_fu_7412_p2, operation Mode is: A2*(B:0x3ff9c).\n",
      "DSP Report: register mul_ln1118_1219_fu_6104_p2 is absorbed into DSP mul_ln1118_1220_fu_7412_p2.\n",
      "DSP Report: operator mul_ln1118_1220_fu_7412_p2 is absorbed into DSP mul_ln1118_1220_fu_7412_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1342_fu_4960_p2, operation Mode is: A2*(B:0x4a).\n",
      "DSP Report: register mul_ln1118_1342_fu_4960_p2 is absorbed into DSP mul_ln1118_1342_fu_4960_p2.\n",
      "DSP Report: operator mul_ln1118_1342_fu_4960_p2 is absorbed into DSP mul_ln1118_1342_fu_4960_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1208_fu_7218_p2, operation Mode is: A2*(B:0x29).\n",
      "DSP Report: register mul_ln1118_1210_fu_6294_p2 is absorbed into DSP mul_ln1118_1208_fu_7218_p2.\n",
      "DSP Report: operator mul_ln1118_1208_fu_7218_p2 is absorbed into DSP mul_ln1118_1208_fu_7218_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1205_fu_5146_p2, operation Mode is: A2*(B:0x4f).\n",
      "DSP Report: register mul_ln1118_1205_fu_5146_p2 is absorbed into DSP mul_ln1118_1205_fu_5146_p2.\n",
      "DSP Report: operator mul_ln1118_1205_fu_5146_p2 is absorbed into DSP mul_ln1118_1205_fu_5146_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1222_fu_4800_p2, operation Mode is: A2*(B:0x3ffd7).\n",
      "DSP Report: register mul_ln1118_1223_fu_4801_p2 is absorbed into DSP mul_ln1118_1222_fu_4800_p2.\n",
      "DSP Report: operator mul_ln1118_1222_fu_4800_p2 is absorbed into DSP mul_ln1118_1222_fu_4800_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1298_fu_5730_p2, operation Mode is: A2*(B:0x2c).\n",
      "DSP Report: register mul_ln1118_1301_fu_6073_p2 is absorbed into DSP mul_ln1118_1298_fu_5730_p2.\n",
      "DSP Report: operator mul_ln1118_1298_fu_5730_p2 is absorbed into DSP mul_ln1118_1298_fu_5730_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1156_fu_4694_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_1157_fu_7309_p2 is absorbed into DSP mul_ln1118_1156_fu_4694_p2.\n",
      "DSP Report: operator mul_ln1118_1156_fu_4694_p2 is absorbed into DSP mul_ln1118_1156_fu_4694_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1148_fu_4686_p2, operation Mode is: A2*(B:0x3ffba).\n",
      "DSP Report: register mul_ln1118_1149_fu_5602_p2 is absorbed into DSP mul_ln1118_1148_fu_4686_p2.\n",
      "DSP Report: operator mul_ln1118_1148_fu_4686_p2 is absorbed into DSP mul_ln1118_1148_fu_4686_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1139_fu_5984_p2, operation Mode is: A2*(B:0x3ffa6).\n",
      "DSP Report: register mul_ln1118_1140_fu_4678_p2 is absorbed into DSP mul_ln1118_1139_fu_5984_p2.\n",
      "DSP Report: operator mul_ln1118_1139_fu_5984_p2 is absorbed into DSP mul_ln1118_1139_fu_5984_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1143_fu_4681_p2, operation Mode is: A2*(B:0x3ffc5).\n",
      "DSP Report: register mul_ln1118_1144_fu_7296_p2 is absorbed into DSP mul_ln1118_1143_fu_4681_p2.\n",
      "DSP Report: operator mul_ln1118_1143_fu_4681_p2 is absorbed into DSP mul_ln1118_1143_fu_4681_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1122_fu_5967_p2, operation Mode is: A2*(B:0x2f).\n",
      "DSP Report: register mul_ln1118_1121_fu_4659_p2 is absorbed into DSP mul_ln1118_1122_fu_5967_p2.\n",
      "DSP Report: operator mul_ln1118_1122_fu_5967_p2 is absorbed into DSP mul_ln1118_1122_fu_5967_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1128_fu_5973_p2, operation Mode is: A2*(B:0x3d).\n",
      "DSP Report: register mul_ln1118_1128_fu_5973_p2 is absorbed into DSP mul_ln1118_1128_fu_5973_p2.\n",
      "DSP Report: operator mul_ln1118_1128_fu_5973_p2 is absorbed into DSP mul_ln1118_1128_fu_5973_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1134_fu_7286_p2, operation Mode is: A2*(B:0x68).\n",
      "DSP Report: register mul_ln1118_1133_fu_4671_p2 is absorbed into DSP mul_ln1118_1134_fu_7286_p2.\n",
      "DSP Report: operator mul_ln1118_1134_fu_7286_p2 is absorbed into DSP mul_ln1118_1134_fu_7286_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1131_fu_5976_p2, operation Mode is: A2*(B:0x3d).\n",
      "DSP Report: register mul_ln1118_1130_fu_5975_p2 is absorbed into DSP mul_ln1118_1131_fu_5976_p2.\n",
      "DSP Report: operator mul_ln1118_1131_fu_5976_p2 is absorbed into DSP mul_ln1118_1131_fu_5976_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1196_fu_4117_p2, operation Mode is: A2*(B:0x8c).\n",
      "DSP Report: register mul_ln1118_1198_fu_6824_p2 is absorbed into DSP mul_ln1118_1196_fu_4117_p2.\n",
      "DSP Report: operator mul_ln1118_1196_fu_4117_p2 is absorbed into DSP mul_ln1118_1196_fu_4117_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1291_fu_7235_p2, operation Mode is: A2*(B:0x3ff98).\n",
      "DSP Report: register mul_ln1118_1291_fu_7235_p2 is absorbed into DSP mul_ln1118_1291_fu_7235_p2.\n",
      "DSP Report: operator mul_ln1118_1291_fu_7235_p2 is absorbed into DSP mul_ln1118_1291_fu_7235_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1269_fu_4847_p2, operation Mode is: A2*(B:0x68).\n",
      "DSP Report: register mul_ln1118_1269_fu_4847_p2 is absorbed into DSP mul_ln1118_1269_fu_4847_p2.\n",
      "DSP Report: operator mul_ln1118_1269_fu_4847_p2 is absorbed into DSP mul_ln1118_1269_fu_4847_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1244_fu_7436_p2, operation Mode is: A2*(B:0x32).\n",
      "DSP Report: register mul_ln1118_1244_fu_7436_p2 is absorbed into DSP mul_ln1118_1244_fu_7436_p2.\n",
      "DSP Report: operator mul_ln1118_1244_fu_7436_p2 is absorbed into DSP mul_ln1118_1244_fu_7436_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1252_fu_7444_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_1252_fu_7444_p2 is absorbed into DSP mul_ln1118_1252_fu_7444_p2.\n",
      "DSP Report: operator mul_ln1118_1252_fu_7444_p2 is absorbed into DSP mul_ln1118_1252_fu_7444_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1256_fu_6141_p2, operation Mode is: A2*(B:0x37).\n",
      "DSP Report: register mul_ln1118_1256_fu_6141_p2 is absorbed into DSP mul_ln1118_1256_fu_6141_p2.\n",
      "DSP Report: operator mul_ln1118_1256_fu_6141_p2 is absorbed into DSP mul_ln1118_1256_fu_6141_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1250_fu_4828_p2, operation Mode is: A2*(B:0x43).\n",
      "DSP Report: register mul_ln1118_1250_fu_4828_p2 is absorbed into DSP mul_ln1118_1250_fu_4828_p2.\n",
      "DSP Report: operator mul_ln1118_1250_fu_4828_p2 is absorbed into DSP mul_ln1118_1250_fu_4828_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1254_fu_7446_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_1252_fu_7444_p2 is absorbed into DSP mul_ln1118_1254_fu_7446_p2.\n",
      "DSP Report: operator mul_ln1118_1254_fu_7446_p2 is absorbed into DSP mul_ln1118_1254_fu_7446_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1246_fu_7438_p2, operation Mode is: A2*(B:0x3a).\n",
      "DSP Report: register mul_ln1118_1244_fu_7436_p2 is absorbed into DSP mul_ln1118_1246_fu_7438_p2.\n",
      "DSP Report: operator mul_ln1118_1246_fu_7438_p2 is absorbed into DSP mul_ln1118_1246_fu_7438_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1310_fu_4278_p2, operation Mode is: A2*(B:0x3b).\n",
      "DSP Report: register mul_ln1118_1310_fu_4278_p2 is absorbed into DSP mul_ln1118_1310_fu_4278_p2.\n",
      "DSP Report: operator mul_ln1118_1310_fu_4278_p2 is absorbed into DSP mul_ln1118_1310_fu_4278_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1313_fu_5716_p2, operation Mode is: A2*(B:0x3b).\n",
      "DSP Report: register mul_ln1118_1313_fu_5716_p2 is absorbed into DSP mul_ln1118_1313_fu_5716_p2.\n",
      "DSP Report: operator mul_ln1118_1313_fu_5716_p2 is absorbed into DSP mul_ln1118_1313_fu_5716_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1261_fu_7061_p2, operation Mode is: A2*(B:0x3ffe7).\n",
      "DSP Report: register mul_ln1118_1261_fu_7061_p2 is absorbed into DSP mul_ln1118_1261_fu_7061_p2.\n",
      "DSP Report: operator mul_ln1118_1261_fu_7061_p2 is absorbed into DSP mul_ln1118_1261_fu_7061_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1272_fu_4850_p2, operation Mode is: A2*(B:0x7b).\n",
      "DSP Report: register mul_ln1118_1272_fu_4850_p2 is absorbed into DSP mul_ln1118_1272_fu_4850_p2.\n",
      "DSP Report: operator mul_ln1118_1272_fu_4850_p2 is absorbed into DSP mul_ln1118_1272_fu_4850_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1281_fu_4478_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_1281_fu_4478_p2 is absorbed into DSP mul_ln1118_1281_fu_4478_p2.\n",
      "DSP Report: operator mul_ln1118_1281_fu_4478_p2 is absorbed into DSP mul_ln1118_1281_fu_4478_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1321_fu_3922_p2, operation Mode is: A2*(B:0x23).\n",
      "DSP Report: register mul_ln1118_1321_fu_3922_p2 is absorbed into DSP mul_ln1118_1321_fu_3922_p2.\n",
      "DSP Report: operator mul_ln1118_1321_fu_3922_p2 is absorbed into DSP mul_ln1118_1321_fu_3922_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1326_fu_4436_p2, operation Mode is: A2*(B:0x53).\n",
      "DSP Report: register mul_ln1118_1326_fu_4436_p2 is absorbed into DSP mul_ln1118_1326_fu_4436_p2.\n",
      "DSP Report: operator mul_ln1118_1326_fu_4436_p2 is absorbed into DSP mul_ln1118_1326_fu_4436_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1314_fu_7156_p2, operation Mode is: A2*(B:0x2c).\n",
      "DSP Report: register mul_ln1118_1313_fu_5716_p2 is absorbed into DSP mul_ln1118_1314_fu_7156_p2.\n",
      "DSP Report: operator mul_ln1118_1314_fu_7156_p2 is absorbed into DSP mul_ln1118_1314_fu_7156_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1318_fu_7498_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_1318_fu_7498_p2 is absorbed into DSP mul_ln1118_1318_fu_7498_p2.\n",
      "DSP Report: operator mul_ln1118_1318_fu_7498_p2 is absorbed into DSP mul_ln1118_1318_fu_7498_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1311_fu_7274_p2, operation Mode is: A2*(B:0x3ffcf).\n",
      "DSP Report: register mul_ln1118_1310_fu_4278_p2 is absorbed into DSP mul_ln1118_1311_fu_7274_p2.\n",
      "DSP Report: operator mul_ln1118_1311_fu_7274_p2 is absorbed into DSP mul_ln1118_1311_fu_7274_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1330_fu_4115_p2, operation Mode is: A2*(B:0x58).\n",
      "DSP Report: register mul_ln1118_1330_fu_4115_p2 is absorbed into DSP mul_ln1118_1330_fu_4115_p2.\n",
      "DSP Report: operator mul_ln1118_1330_fu_4115_p2 is absorbed into DSP mul_ln1118_1330_fu_4115_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1086_fu_6200_p2, operation Mode is: A2*(B:0x3b).\n",
      "DSP Report: register mul_ln1118_1086_fu_6200_p2 is absorbed into DSP mul_ln1118_1086_fu_6200_p2.\n",
      "DSP Report: operator mul_ln1118_1086_fu_6200_p2 is absorbed into DSP mul_ln1118_1086_fu_6200_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1279_fu_5863_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_1281_fu_4478_p2 is absorbed into DSP mul_ln1118_1279_fu_5863_p2.\n",
      "DSP Report: operator mul_ln1118_1279_fu_5863_p2 is absorbed into DSP mul_ln1118_1279_fu_5863_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1268_fu_7068_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_1269_fu_4847_p2 is absorbed into DSP mul_ln1118_1268_fu_7068_p2.\n",
      "DSP Report: operator mul_ln1118_1268_fu_7068_p2 is absorbed into DSP mul_ln1118_1268_fu_7068_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1270_fu_6155_p2, operation Mode is: A2*(B:0x3b).\n",
      "DSP Report: register mul_ln1118_1272_fu_4850_p2 is absorbed into DSP mul_ln1118_1270_fu_6155_p2.\n",
      "DSP Report: operator mul_ln1118_1270_fu_6155_p2 is absorbed into DSP mul_ln1118_1270_fu_6155_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1088_fu_4181_p2, operation Mode is: A2*(B:0x3ff64).\n",
      "DSP Report: register mul_ln1118_1086_fu_6200_p2 is absorbed into DSP mul_ln1118_1088_fu_4181_p2.\n",
      "DSP Report: operator mul_ln1118_1088_fu_4181_p2 is absorbed into DSP mul_ln1118_1088_fu_4181_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1085_fu_5567_p2, operation Mode is: A2*(B:0x3ffbb).\n",
      "DSP Report: register mul_ln1118_1085_fu_5567_p2 is absorbed into DSP mul_ln1118_1085_fu_5567_p2.\n",
      "DSP Report: operator mul_ln1118_1085_fu_5567_p2 is absorbed into DSP mul_ln1118_1085_fu_5567_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1089_fu_7177_p2, operation Mode is: A2*(B:0x3ff95).\n",
      "DSP Report: register mul_ln1118_1086_fu_6200_p2 is absorbed into DSP mul_ln1118_1089_fu_7177_p2.\n",
      "DSP Report: operator mul_ln1118_1089_fu_7177_p2 is absorbed into DSP mul_ln1118_1089_fu_7177_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1070_fu_5581_p2, operation Mode is: A2*(B:0x3ff67).\n",
      "DSP Report: register mul_ln1118_1070_fu_5581_p2 is absorbed into DSP mul_ln1118_1070_fu_5581_p2.\n",
      "DSP Report: operator mul_ln1118_1070_fu_5581_p2 is absorbed into DSP mul_ln1118_1070_fu_5581_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1266_fu_4844_p2, operation Mode is: A2*(B:0x3ffdd).\n",
      "DSP Report: register mul_ln1118_1266_fu_4844_p2 is absorbed into DSP mul_ln1118_1266_fu_4844_p2.\n",
      "DSP Report: operator mul_ln1118_1266_fu_4844_p2 is absorbed into DSP mul_ln1118_1266_fu_4844_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1258_fu_4836_p2, operation Mode is: A2*(B:0x2c).\n",
      "DSP Report: register mul_ln1118_1261_fu_7061_p2 is absorbed into DSP mul_ln1118_1258_fu_4836_p2.\n",
      "DSP Report: operator mul_ln1118_1258_fu_4836_p2 is absorbed into DSP mul_ln1118_1258_fu_4836_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1257_fu_6142_p2, operation Mode is: A2*(B:0x3ff42).\n",
      "DSP Report: register mul_ln1118_1256_fu_6141_p2 is absorbed into DSP mul_ln1118_1257_fu_6142_p2.\n",
      "DSP Report: operator mul_ln1118_1257_fu_6142_p2 is absorbed into DSP mul_ln1118_1257_fu_6142_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1262_fu_4448_p2, operation Mode is: A2*(B:0x3ff7b).\n",
      "DSP Report: register mul_ln1118_1261_fu_7061_p2 is absorbed into DSP mul_ln1118_1262_fu_4448_p2.\n",
      "DSP Report: operator mul_ln1118_1262_fu_4448_p2 is absorbed into DSP mul_ln1118_1262_fu_4448_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1255_fu_7447_p2, operation Mode is: A2*(B:0x3ff66).\n",
      "DSP Report: register mul_ln1118_1252_fu_7444_p2 is absorbed into DSP mul_ln1118_1255_fu_7447_p2.\n",
      "DSP Report: operator mul_ln1118_1255_fu_7447_p2 is absorbed into DSP mul_ln1118_1255_fu_7447_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1271_fu_6156_p2, operation Mode is: A2*(B:0x26).\n",
      "DSP Report: register mul_ln1118_1272_fu_4850_p2 is absorbed into DSP mul_ln1118_1271_fu_6156_p2.\n",
      "DSP Report: operator mul_ln1118_1271_fu_6156_p2 is absorbed into DSP mul_ln1118_1271_fu_6156_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1259_fu_7451_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_1261_fu_7061_p2 is absorbed into DSP mul_ln1118_1259_fu_7451_p2.\n",
      "DSP Report: operator mul_ln1118_1259_fu_7451_p2 is absorbed into DSP mul_ln1118_1259_fu_7451_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1263_fu_7455_p2, operation Mode is: A2*(B:0x67).\n",
      "DSP Report: register mul_ln1118_1263_fu_7455_p2 is absorbed into DSP mul_ln1118_1263_fu_7455_p2.\n",
      "DSP Report: operator mul_ln1118_1263_fu_7455_p2 is absorbed into DSP mul_ln1118_1263_fu_7455_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1247_fu_7439_p2, operation Mode is: A2*(B:0x3ffdb).\n",
      "DSP Report: register mul_ln1118_1244_fu_7436_p2 is absorbed into DSP mul_ln1118_1247_fu_7439_p2.\n",
      "DSP Report: operator mul_ln1118_1247_fu_7439_p2 is absorbed into DSP mul_ln1118_1247_fu_7439_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1084_fu_6663_p2, operation Mode is: A2*(B:0x3ffb1).\n",
      "DSP Report: register mul_ln1118_1085_fu_5567_p2 is absorbed into DSP mul_ln1118_1084_fu_6663_p2.\n",
      "DSP Report: operator mul_ln1118_1084_fu_6663_p2 is absorbed into DSP mul_ln1118_1084_fu_6663_p2.\n",
      "DSP Report: Generating DSP tmp_2121_reg_27226791_reg, operation Mode is: (A2*(B:0x3ffb4))'.\n",
      "DSP Report: register mul_ln1118_1070_fu_5581_p2 is absorbed into DSP tmp_2121_reg_27226791_reg.\n",
      "DSP Report: register tmp_2121_reg_27226791_reg is absorbed into DSP tmp_2121_reg_27226791_reg.\n",
      "DSP Report: operator mul_ln1118_1068_fu_6505_p2 is absorbed into DSP tmp_2121_reg_27226791_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_1290_fu_7697_p2, operation Mode is: A2*(B:0x3ff37).\n",
      "DSP Report: register mul_ln1118_1291_fu_7235_p2 is absorbed into DSP mul_ln1118_1290_fu_7697_p2.\n",
      "DSP Report: operator mul_ln1118_1290_fu_7697_p2 is absorbed into DSP mul_ln1118_1290_fu_7697_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1317_fu_3868_p2, operation Mode is: A2*(B:0x3ffd9).\n",
      "DSP Report: register mul_ln1118_1318_fu_7498_p2 is absorbed into DSP mul_ln1118_1317_fu_3868_p2.\n",
      "DSP Report: operator mul_ln1118_1317_fu_3868_p2 is absorbed into DSP mul_ln1118_1317_fu_3868_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1267_fu_5368_p2, operation Mode is: A2*(B:0x3ffc3).\n",
      "DSP Report: register mul_ln1118_1266_fu_4844_p2 is absorbed into DSP mul_ln1118_1267_fu_5368_p2.\n",
      "DSP Report: operator mul_ln1118_1267_fu_5368_p2 is absorbed into DSP mul_ln1118_1267_fu_5368_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1288_fu_7526_p2, operation Mode is: A2*(B:0x3ff63).\n",
      "DSP Report: register mul_ln1118_1291_fu_7235_p2 is absorbed into DSP mul_ln1118_1288_fu_7526_p2.\n",
      "DSP Report: operator mul_ln1118_1288_fu_7526_p2 is absorbed into DSP mul_ln1118_1288_fu_7526_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1327_fu_7724_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_1330_fu_4115_p2 is absorbed into DSP mul_ln1118_1327_fu_7724_p2.\n",
      "DSP Report: operator mul_ln1118_1327_fu_7724_p2 is absorbed into DSP mul_ln1118_1327_fu_7724_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1316_fu_4330_p2, operation Mode is: A2*(B:0x3ffce).\n",
      "DSP Report: register mul_ln1118_1318_fu_7498_p2 is absorbed into DSP mul_ln1118_1316_fu_4330_p2.\n",
      "DSP Report: operator mul_ln1118_1316_fu_4330_p2 is absorbed into DSP mul_ln1118_1316_fu_4330_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1323_fu_6283_p2, operation Mode is: A2*(B:0x3ffe9).\n",
      "DSP Report: register mul_ln1118_1326_fu_4436_p2 is absorbed into DSP mul_ln1118_1323_fu_6283_p2.\n",
      "DSP Report: operator mul_ln1118_1323_fu_6283_p2 is absorbed into DSP mul_ln1118_1323_fu_6283_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1289_fu_5335_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_1291_fu_7235_p2 is absorbed into DSP mul_ln1118_1289_fu_5335_p2.\n",
      "DSP Report: operator mul_ln1118_1289_fu_5335_p2 is absorbed into DSP mul_ln1118_1289_fu_5335_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1328_fu_4792_p2, operation Mode is: A2*(B:0x37).\n",
      "DSP Report: register mul_ln1118_1330_fu_4115_p2 is absorbed into DSP mul_ln1118_1328_fu_4792_p2.\n",
      "DSP Report: operator mul_ln1118_1328_fu_4792_p2 is absorbed into DSP mul_ln1118_1328_fu_4792_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1319_fu_6402_p2, operation Mode is: A2*(B:0x3a).\n",
      "DSP Report: register mul_ln1118_1321_fu_3922_p2 is absorbed into DSP mul_ln1118_1319_fu_6402_p2.\n",
      "DSP Report: operator mul_ln1118_1319_fu_6402_p2 is absorbed into DSP mul_ln1118_1319_fu_6402_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1324_fu_5821_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_1326_fu_4436_p2 is absorbed into DSP mul_ln1118_1324_fu_5821_p2.\n",
      "DSP Report: operator mul_ln1118_1324_fu_5821_p2 is absorbed into DSP mul_ln1118_1324_fu_5821_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1325_fu_5359_p2, operation Mode is: A2*(B:0x3ffd4).\n",
      "DSP Report: register mul_ln1118_1326_fu_4436_p2 is absorbed into DSP mul_ln1118_1325_fu_5359_p2.\n",
      "DSP Report: operator mul_ln1118_1325_fu_5359_p2 is absorbed into DSP mul_ln1118_1325_fu_5359_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1329_fu_5071_p2, operation Mode is: A2*(B:0x3ffb7).\n",
      "DSP Report: register mul_ln1118_1330_fu_4115_p2 is absorbed into DSP mul_ln1118_1329_fu_5071_p2.\n",
      "DSP Report: operator mul_ln1118_1329_fu_5071_p2 is absorbed into DSP mul_ln1118_1329_fu_5071_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1320_fu_7669_p2, operation Mode is: A2*(B:0x3ffea).\n",
      "DSP Report: register mul_ln1118_1321_fu_3922_p2 is absorbed into DSP mul_ln1118_1320_fu_7669_p2.\n",
      "DSP Report: operator mul_ln1118_1320_fu_7669_p2 is absorbed into DSP mul_ln1118_1320_fu_7669_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1260_fu_4838_p2, operation Mode is: A2*(B:0x3ff69).\n",
      "DSP Report: register mul_ln1118_1261_fu_7061_p2 is absorbed into DSP mul_ln1118_1260_fu_4838_p2.\n",
      "DSP Report: operator mul_ln1118_1260_fu_4838_p2 is absorbed into DSP mul_ln1118_1260_fu_4838_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1264_fu_4842_p2, operation Mode is: A2*(B:0x3ff9a).\n",
      "DSP Report: register mul_ln1118_1263_fu_7455_p2 is absorbed into DSP mul_ln1118_1264_fu_4842_p2.\n",
      "DSP Report: operator mul_ln1118_1264_fu_4842_p2 is absorbed into DSP mul_ln1118_1264_fu_4842_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1253_fu_4831_p2, operation Mode is: A2*(B:0x3ffb6).\n",
      "DSP Report: register mul_ln1118_1252_fu_7444_p2 is absorbed into DSP mul_ln1118_1253_fu_4831_p2.\n",
      "DSP Report: operator mul_ln1118_1253_fu_4831_p2 is absorbed into DSP mul_ln1118_1253_fu_4831_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1245_fu_6130_p2, operation Mode is: A2*(B:0x3ffb5).\n",
      "DSP Report: register mul_ln1118_1244_fu_7436_p2 is absorbed into DSP mul_ln1118_1245_fu_6130_p2.\n",
      "DSP Report: operator mul_ln1118_1245_fu_6130_p2 is absorbed into DSP mul_ln1118_1245_fu_6130_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1280_fu_6035_p2, operation Mode is: A2*(B:0x3ffe3).\n",
      "DSP Report: register mul_ln1118_1281_fu_4478_p2 is absorbed into DSP mul_ln1118_1280_fu_6035_p2.\n",
      "DSP Report: operator mul_ln1118_1280_fu_6035_p2 is absorbed into DSP mul_ln1118_1280_fu_6035_p2.\n",
      "DSP Report: Generating DSP trunc_ln708_456_reg_27226796_reg, operation Mode is: (A2*(B:0x3ff58))'.\n",
      "DSP Report: register mul_ln1118_1070_fu_5581_p2 is absorbed into DSP trunc_ln708_456_reg_27226796_reg.\n",
      "DSP Report: register trunc_ln708_456_reg_27226796_reg is absorbed into DSP trunc_ln708_456_reg_27226796_reg.\n",
      "DSP Report: operator mul_ln1118_1069_fu_6677_p2 is absorbed into DSP trunc_ln708_456_reg_27226796_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_1083_fu_5396_p2, operation Mode is: A2*(B:0x73).\n",
      "DSP Report: register mul_ln1118_1085_fu_5567_p2 is absorbed into DSP mul_ln1118_1083_fu_5396_p2.\n",
      "DSP Report: operator mul_ln1118_1083_fu_5396_p2 is absorbed into DSP mul_ln1118_1083_fu_5396_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1087_fu_5911_p2, operation Mode is: A2*(B:0xc4).\n",
      "DSP Report: register mul_ln1118_1086_fu_6200_p2 is absorbed into DSP mul_ln1118_1087_fu_5911_p2.\n",
      "DSP Report: operator mul_ln1118_1087_fu_5911_p2 is absorbed into DSP mul_ln1118_1087_fu_5911_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1292_fu_5678_p2, operation Mode is: A2*(B:0x3ff2d).\n",
      "DSP Report: register mul_ln1118_1291_fu_7235_p2 is absorbed into DSP mul_ln1118_1292_fu_5678_p2.\n",
      "DSP Report: operator mul_ln1118_1292_fu_5678_p2 is absorbed into DSP mul_ln1118_1292_fu_5678_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1331_fu_7605_p2, operation Mode is: A2*(B:0x3ffa5).\n",
      "DSP Report: register mul_ln1118_1330_fu_4115_p2 is absorbed into DSP mul_ln1118_1331_fu_7605_p2.\n",
      "DSP Report: operator mul_ln1118_1331_fu_7605_p2 is absorbed into DSP mul_ln1118_1331_fu_7605_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1322_fu_7379_p2, operation Mode is: A2*(B:0x3ffd3).\n",
      "DSP Report: register mul_ln1118_1321_fu_3922_p2 is absorbed into DSP mul_ln1118_1322_fu_7379_p2.\n",
      "DSP Report: operator mul_ln1118_1322_fu_7379_p2 is absorbed into DSP mul_ln1118_1322_fu_7379_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1315_fu_4331_p2, operation Mode is: A2*(B:0x3ffa5).\n",
      "DSP Report: register mul_ln1118_1313_fu_5716_p2 is absorbed into DSP mul_ln1118_1315_fu_4331_p2.\n",
      "DSP Report: operator mul_ln1118_1315_fu_4331_p2 is absorbed into DSP mul_ln1118_1315_fu_4331_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1251_fu_6136_p2, operation Mode is: A2*(B:0x3a).\n",
      "DSP Report: register mul_ln1118_1252_fu_7444_p2 is absorbed into DSP mul_ln1118_1251_fu_6136_p2.\n",
      "DSP Report: operator mul_ln1118_1251_fu_6136_p2 is absorbed into DSP mul_ln1118_1251_fu_6136_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_1249_fu_7441_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_1250_fu_4828_p2 is absorbed into DSP mul_ln1118_1249_fu_7441_p2.\n",
      "DSP Report: operator mul_ln1118_1249_fu_7441_p2 is absorbed into DSP mul_ln1118_1249_fu_7441_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_920_fu_3986_p2, operation Mode is: A2*(B:0x72).\n",
      "DSP Report: register mul_ln1118_920_fu_3986_p2 is absorbed into DSP mul_ln1118_920_fu_3986_p2.\n",
      "DSP Report: operator mul_ln1118_920_fu_3986_p2 is absorbed into DSP mul_ln1118_920_fu_3986_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_81_fu_6004_p2, operation Mode is: A2*(B:0x3ffdb).\n",
      "DSP Report: register mul_ln1118_81_fu_6004_p2 is absorbed into DSP mul_ln1118_81_fu_6004_p2.\n",
      "DSP Report: operator mul_ln1118_81_fu_6004_p2 is absorbed into DSP mul_ln1118_81_fu_6004_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_86_fu_6009_p2, operation Mode is: A2*(B:0x3ffb9).\n",
      "DSP Report: register mul_ln1118_86_fu_6009_p2 is absorbed into DSP mul_ln1118_86_fu_6009_p2.\n",
      "DSP Report: operator mul_ln1118_86_fu_6009_p2 is absorbed into DSP mul_ln1118_86_fu_6009_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_644_fu_4545_p2, operation Mode is: A2*(B:0x6d).\n",
      "DSP Report: register mul_ln1118_641_fu_4150_p2 is absorbed into DSP mul_ln1118_644_fu_4545_p2.\n",
      "DSP Report: operator mul_ln1118_644_fu_4545_p2 is absorbed into DSP mul_ln1118_644_fu_4545_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_648_fu_5856_p2, operation Mode is: A2*(B:0x6f).\n",
      "DSP Report: register mul_ln1118_647_fu_7162_p2 is absorbed into DSP mul_ln1118_648_fu_5856_p2.\n",
      "DSP Report: operator mul_ln1118_648_fu_5856_p2 is absorbed into DSP mul_ln1118_648_fu_5856_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_651_fu_7166_p2, operation Mode is: A2*(B:0x5b).\n",
      "DSP Report: register mul_ln1118_650_fu_7165_p2 is absorbed into DSP mul_ln1118_651_fu_7166_p2.\n",
      "DSP Report: operator mul_ln1118_651_fu_7166_p2 is absorbed into DSP mul_ln1118_651_fu_7166_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_87_fu_6010_p2, operation Mode is: A2*(B:0x3ffbd).\n",
      "DSP Report: register mul_ln1118_86_fu_6009_p2 is absorbed into DSP mul_ln1118_87_fu_6010_p2.\n",
      "DSP Report: operator mul_ln1118_87_fu_6010_p2 is absorbed into DSP mul_ln1118_87_fu_6010_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_82_fu_7312_p2, operation Mode is: A2*(B:0x3ffaf).\n",
      "DSP Report: register mul_ln1118_81_fu_6004_p2 is absorbed into DSP mul_ln1118_82_fu_7312_p2.\n",
      "DSP Report: operator mul_ln1118_82_fu_7312_p2 is absorbed into DSP mul_ln1118_82_fu_7312_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_76_fu_7306_p2, operation Mode is: A2*(B:0x3ffa5).\n",
      "DSP Report: register mul_ln1118_75_fu_5606_p2 is absorbed into DSP mul_ln1118_76_fu_7306_p2.\n",
      "DSP Report: operator mul_ln1118_76_fu_7306_p2 is absorbed into DSP mul_ln1118_76_fu_7306_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_78_fu_6001_p2, operation Mode is: A2*(B:0x3ff8f).\n",
      "DSP Report: register mul_ln1118_77_fu_6000_p2 is absorbed into DSP mul_ln1118_78_fu_6001_p2.\n",
      "DSP Report: operator mul_ln1118_78_fu_6001_p2 is absorbed into DSP mul_ln1118_78_fu_6001_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_653_fu_5861_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_653_fu_5861_p2 is absorbed into DSP mul_ln1118_653_fu_5861_p2.\n",
      "DSP Report: operator mul_ln1118_653_fu_5861_p2 is absorbed into DSP mul_ln1118_653_fu_5861_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_638_fu_6623_p2, operation Mode is: A2*(B:0x3ffdb).\n",
      "DSP Report: register mul_ln1118_638_fu_6623_p2 is absorbed into DSP mul_ln1118_638_fu_6623_p2.\n",
      "DSP Report: operator mul_ln1118_638_fu_6623_p2 is absorbed into DSP mul_ln1118_638_fu_6623_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_641_fu_4150_p2, operation Mode is: A2*(B:0x7a).\n",
      "DSP Report: register mul_ln1118_641_fu_4150_p2 is absorbed into DSP mul_ln1118_641_fu_4150_p2.\n",
      "DSP Report: operator mul_ln1118_641_fu_4150_p2 is absorbed into DSP mul_ln1118_641_fu_4150_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_385_fu_7152_p2, operation Mode is: A2*(B:0x4e).\n",
      "DSP Report: register mul_ln1118_385_fu_7152_p2 is absorbed into DSP mul_ln1118_385_fu_7152_p2.\n",
      "DSP Report: operator mul_ln1118_385_fu_7152_p2 is absorbed into DSP mul_ln1118_385_fu_7152_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_389_fu_6399_p2, operation Mode is: A2*(B:0x4a).\n",
      "DSP Report: register mul_ln1118_389_fu_6399_p2 is absorbed into DSP mul_ln1118_389_fu_6399_p2.\n",
      "DSP Report: operator mul_ln1118_389_fu_6399_p2 is absorbed into DSP mul_ln1118_389_fu_6399_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_397_fu_4432_p2, operation Mode is: A2*(B:0x87).\n",
      "DSP Report: register mul_ln1118_397_fu_4432_p2 is absorbed into DSP mul_ln1118_397_fu_4432_p2.\n",
      "DSP Report: operator mul_ln1118_397_fu_4432_p2 is absorbed into DSP mul_ln1118_397_fu_4432_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_402_fu_5724_p2, operation Mode is: A2*(B:0x93).\n",
      "DSP Report: register mul_ln1118_402_fu_5724_p2 is absorbed into DSP mul_ln1118_402_fu_5724_p2.\n",
      "DSP Report: operator mul_ln1118_402_fu_5724_p2 is absorbed into DSP mul_ln1118_402_fu_5724_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_391_fu_5475_p2, operation Mode is: A2*(B:0x73).\n",
      "DSP Report: register mul_ln1118_391_fu_5475_p2 is absorbed into DSP mul_ln1118_391_fu_5475_p2.\n",
      "DSP Report: operator mul_ln1118_391_fu_5475_p2 is absorbed into DSP mul_ln1118_391_fu_5475_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_374_fu_5318_p2, operation Mode is: A2*(B:0x6f).\n",
      "DSP Report: register mul_ln1118_374_fu_5318_p2 is absorbed into DSP mul_ln1118_374_fu_5318_p2.\n",
      "DSP Report: operator mul_ln1118_374_fu_5318_p2 is absorbed into DSP mul_ln1118_374_fu_5318_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_382_fu_6175_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register mul_ln1118_385_fu_7152_p2 is absorbed into DSP mul_ln1118_382_fu_6175_p2.\n",
      "DSP Report: operator mul_ln1118_382_fu_6175_p2 is absorbed into DSP mul_ln1118_382_fu_6175_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_923_fu_5296_p2, operation Mode is: A2*(B:0x3ff87).\n",
      "DSP Report: register mul_ln1118_923_fu_5296_p2 is absorbed into DSP mul_ln1118_923_fu_5296_p2.\n",
      "DSP Report: operator mul_ln1118_923_fu_5296_p2 is absorbed into DSP mul_ln1118_923_fu_5296_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_912_fu_3978_p2, operation Mode is: A2*(B:0x3ffa2).\n",
      "DSP Report: register mul_ln1118_912_fu_3978_p2 is absorbed into DSP mul_ln1118_912_fu_3978_p2.\n",
      "DSP Report: operator mul_ln1118_912_fu_3978_p2 is absorbed into DSP mul_ln1118_912_fu_3978_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_75_fu_5606_p2, operation Mode is: A2*(B:0x3ffe7).\n",
      "DSP Report: register mul_ln1118_75_fu_5606_p2 is absorbed into DSP mul_ln1118_75_fu_5606_p2.\n",
      "DSP Report: operator mul_ln1118_75_fu_5606_p2 is absorbed into DSP mul_ln1118_75_fu_5606_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_70_fu_7300_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register mul_ln1118_70_fu_7300_p2 is absorbed into DSP mul_ln1118_70_fu_7300_p2.\n",
      "DSP Report: operator mul_ln1118_70_fu_7300_p2 is absorbed into DSP mul_ln1118_70_fu_7300_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_630_fu_6363_p2, operation Mode is: A2*(B:0x3fe11).\n",
      "DSP Report: register mul_ln1118_630_fu_6363_p2 is absorbed into DSP mul_ln1118_630_fu_6363_p2.\n",
      "DSP Report: operator mul_ln1118_630_fu_6363_p2 is absorbed into DSP mul_ln1118_630_fu_6363_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_633_fu_4516_p2, operation Mode is: A2*(B:0x3fed3).\n",
      "DSP Report: register mul_ln1118_633_fu_4516_p2 is absorbed into DSP mul_ln1118_633_fu_4516_p2.\n",
      "DSP Report: operator mul_ln1118_633_fu_4516_p2 is absorbed into DSP mul_ln1118_633_fu_4516_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_624_fu_5677_p2, operation Mode is: A2*(B:0x3fe4e).\n",
      "DSP Report: register mul_ln1118_624_fu_5677_p2 is absorbed into DSP mul_ln1118_624_fu_5677_p2.\n",
      "DSP Report: operator mul_ln1118_624_fu_5677_p2 is absorbed into DSP mul_ln1118_624_fu_5677_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_627_fu_7288_p2, operation Mode is: A2*(B:0x3fdfd).\n",
      "DSP Report: register mul_ln1118_627_fu_7288_p2 is absorbed into DSP mul_ln1118_627_fu_7288_p2.\n",
      "DSP Report: operator mul_ln1118_627_fu_7288_p2 is absorbed into DSP mul_ln1118_627_fu_7288_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_370_fu_6532_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_370_fu_6532_p2 is absorbed into DSP mul_ln1118_370_fu_6532_p2.\n",
      "DSP Report: operator mul_ln1118_370_fu_6532_p2 is absorbed into DSP mul_ln1118_370_fu_6532_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_924_fu_6604_p2, operation Mode is: A2*(B:0x56).\n",
      "DSP Report: register mul_ln1118_923_fu_5296_p2 is absorbed into DSP mul_ln1118_924_fu_6604_p2.\n",
      "DSP Report: operator mul_ln1118_924_fu_6604_p2 is absorbed into DSP mul_ln1118_924_fu_6604_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_380_fu_7099_p2, operation Mode is: A2*(B:0x56).\n",
      "DSP Report: register mul_ln1118_380_fu_7099_p2 is absorbed into DSP mul_ln1118_380_fu_7099_p2.\n",
      "DSP Report: operator mul_ln1118_380_fu_7099_p2 is absorbed into DSP mul_ln1118_380_fu_7099_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_377_fu_5027_p2, operation Mode is: A2*(B:0x4c).\n",
      "DSP Report: register mul_ln1118_377_fu_5027_p2 is absorbed into DSP mul_ln1118_377_fu_5027_p2.\n",
      "DSP Report: operator mul_ln1118_377_fu_5027_p2 is absorbed into DSP mul_ln1118_377_fu_5027_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_393_fu_6280_p2, operation Mode is: A2*(B:0x65).\n",
      "DSP Report: register mul_ln1118_393_fu_6280_p2 is absorbed into DSP mul_ln1118_393_fu_6280_p2.\n",
      "DSP Report: operator mul_ln1118_393_fu_6280_p2 is absorbed into DSP mul_ln1118_393_fu_6280_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_400_fu_4314_p2, operation Mode is: A2*(B:0x72).\n",
      "DSP Report: register mul_ln1118_402_fu_5724_p2 is absorbed into DSP mul_ln1118_400_fu_4314_p2.\n",
      "DSP Report: operator mul_ln1118_400_fu_4314_p2 is absorbed into DSP mul_ln1118_400_fu_4314_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_376_fu_6123_p2, operation Mode is: A2*(B:0x29).\n",
      "DSP Report: register mul_ln1118_377_fu_5027_p2 is absorbed into DSP mul_ln1118_376_fu_6123_p2.\n",
      "DSP Report: operator mul_ln1118_376_fu_6123_p2 is absorbed into DSP mul_ln1118_376_fu_6123_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_654_fu_7169_p2, operation Mode is: A2*(B:0x57).\n",
      "DSP Report: register mul_ln1118_653_fu_5861_p2 is absorbed into DSP mul_ln1118_654_fu_7169_p2.\n",
      "DSP Report: operator mul_ln1118_654_fu_7169_p2 is absorbed into DSP mul_ln1118_654_fu_7169_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_643_fu_4544_p2, operation Mode is: A2*(B:0x6b).\n",
      "DSP Report: register mul_ln1118_641_fu_4150_p2 is absorbed into DSP mul_ln1118_643_fu_4544_p2.\n",
      "DSP Report: operator mul_ln1118_643_fu_4544_p2 is absorbed into DSP mul_ln1118_643_fu_4544_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_650_fu_7165_p2, operation Mode is: A2*(B:0x6c).\n",
      "DSP Report: register mul_ln1118_650_fu_7165_p2 is absorbed into DSP mul_ln1118_650_fu_7165_p2.\n",
      "DSP Report: operator mul_ln1118_650_fu_7165_p2 is absorbed into DSP mul_ln1118_650_fu_7165_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_647_fu_7162_p2, operation Mode is: A2*(B:0x8f).\n",
      "DSP Report: register mul_ln1118_647_fu_7162_p2 is absorbed into DSP mul_ln1118_647_fu_7162_p2.\n",
      "DSP Report: operator mul_ln1118_647_fu_7162_p2 is absorbed into DSP mul_ln1118_647_fu_7162_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_909_fu_3975_p2, operation Mode is: A2*(B:0x3ffe7).\n",
      "DSP Report: register mul_ln1118_909_fu_3975_p2 is absorbed into DSP mul_ln1118_909_fu_3975_p2.\n",
      "DSP Report: operator mul_ln1118_909_fu_3975_p2 is absorbed into DSP mul_ln1118_909_fu_3975_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_390_fu_7666_p2, operation Mode is: A2*(B:0x58).\n",
      "DSP Report: register mul_ln1118_391_fu_5475_p2 is absorbed into DSP mul_ln1118_390_fu_7666_p2.\n",
      "DSP Report: operator mul_ln1118_390_fu_7666_p2 is absorbed into DSP mul_ln1118_390_fu_7666_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_379_fu_7561_p2, operation Mode is: A2*(B:0x35).\n",
      "DSP Report: register mul_ln1118_380_fu_7099_p2 is absorbed into DSP mul_ln1118_379_fu_7561_p2.\n",
      "DSP Report: operator mul_ln1118_379_fu_7561_p2 is absorbed into DSP mul_ln1118_379_fu_7561_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_383_fu_7442_p2, operation Mode is: A2*(B:0x46).\n",
      "DSP Report: register mul_ln1118_385_fu_7152_p2 is absorbed into DSP mul_ln1118_383_fu_7442_p2.\n",
      "DSP Report: operator mul_ln1118_383_fu_7442_p2 is absorbed into DSP mul_ln1118_383_fu_7442_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_398_fu_3970_p2, operation Mode is: A2*(B:0x66).\n",
      "DSP Report: register mul_ln1118_397_fu_4432_p2 is absorbed into DSP mul_ln1118_398_fu_3970_p2.\n",
      "DSP Report: operator mul_ln1118_398_fu_3970_p2 is absorbed into DSP mul_ln1118_398_fu_3970_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_375_fu_7680_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_374_fu_5318_p2 is absorbed into DSP mul_ln1118_375_fu_7680_p2.\n",
      "DSP Report: operator mul_ln1118_375_fu_7680_p2 is absorbed into DSP mul_ln1118_375_fu_7680_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_371_fu_7338_p2, operation Mode is: A2*(B:0x3ffe7).\n",
      "DSP Report: register mul_ln1118_370_fu_6532_p2 is absorbed into DSP mul_ln1118_371_fu_7338_p2.\n",
      "DSP Report: operator mul_ln1118_371_fu_7338_p2 is absorbed into DSP mul_ln1118_371_fu_7338_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_635_fu_6033_p2, operation Mode is: A2*(B:0x2b).\n",
      "DSP Report: register mul_ln1118_633_fu_4516_p2 is absorbed into DSP mul_ln1118_635_fu_6033_p2.\n",
      "DSP Report: operator mul_ln1118_635_fu_6033_p2 is absorbed into DSP mul_ln1118_635_fu_6033_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_392_fu_7376_p2, operation Mode is: A2*(B:0x47).\n",
      "DSP Report: register mul_ln1118_391_fu_5475_p2 is absorbed into DSP mul_ln1118_392_fu_7376_p2.\n",
      "DSP Report: operator mul_ln1118_392_fu_7376_p2 is absorbed into DSP mul_ln1118_392_fu_7376_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_394_fu_5818_p2, operation Mode is: A2*(B:0x59).\n",
      "DSP Report: register mul_ln1118_393_fu_6280_p2 is absorbed into DSP mul_ln1118_394_fu_5818_p2.\n",
      "DSP Report: operator mul_ln1118_394_fu_5818_p2 is absorbed into DSP mul_ln1118_394_fu_5818_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_386_fu_7785_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_385_fu_7152_p2 is absorbed into DSP mul_ln1118_386_fu_7785_p2.\n",
      "DSP Report: operator mul_ln1118_386_fu_7785_p2 is absorbed into DSP mul_ln1118_386_fu_7785_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_77_fu_6000_p2, operation Mode is: A2*(B:0x3ffca).\n",
      "DSP Report: register mul_ln1118_77_fu_6000_p2 is absorbed into DSP mul_ln1118_77_fu_6000_p2.\n",
      "DSP Report: operator mul_ln1118_77_fu_6000_p2 is absorbed into DSP mul_ln1118_77_fu_6000_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_79_fu_5610_p2, operation Mode is: A2*(B:0x3ffc3).\n",
      "DSP Report: register mul_ln1118_81_fu_6004_p2 is absorbed into DSP mul_ln1118_79_fu_5610_p2.\n",
      "DSP Report: operator mul_ln1118_79_fu_5610_p2 is absorbed into DSP mul_ln1118_79_fu_5610_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_68_fu_5991_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_70_fu_7300_p2 is absorbed into DSP mul_ln1118_68_fu_5991_p2.\n",
      "DSP Report: operator mul_ln1118_68_fu_5991_p2 is absorbed into DSP mul_ln1118_68_fu_5991_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_72_fu_4688_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_75_fu_5606_p2 is absorbed into DSP mul_ln1118_72_fu_4688_p2.\n",
      "DSP Report: operator mul_ln1118_72_fu_4688_p2 is absorbed into DSP mul_ln1118_72_fu_4688_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_636_fu_5077_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_633_fu_4516_p2 is absorbed into DSP mul_ln1118_636_fu_5077_p2.\n",
      "DSP Report: operator mul_ln1118_636_fu_5077_p2 is absorbed into DSP mul_ln1118_636_fu_5077_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_639_fu_4540_p2, operation Mode is: A2*(B:0x69).\n",
      "DSP Report: register mul_ln1118_638_fu_6623_p2 is absorbed into DSP mul_ln1118_639_fu_4540_p2.\n",
      "DSP Report: operator mul_ln1118_639_fu_4540_p2 is absorbed into DSP mul_ln1118_639_fu_4540_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_628_fu_7287_p2, operation Mode is: A2*(B:0x2c).\n",
      "DSP Report: register mul_ln1118_627_fu_7288_p2 is absorbed into DSP mul_ln1118_628_fu_7287_p2.\n",
      "DSP Report: operator mul_ln1118_628_fu_7287_p2 is absorbed into DSP mul_ln1118_628_fu_7287_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_910_fu_3976_p2, operation Mode is: A2*(B:0x3ffd6).\n",
      "DSP Report: register mul_ln1118_909_fu_3975_p2 is absorbed into DSP mul_ln1118_910_fu_3976_p2.\n",
      "DSP Report: operator mul_ln1118_910_fu_3976_p2 is absorbed into DSP mul_ln1118_910_fu_3976_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_913_fu_5286_p2, operation Mode is: A2*(B:0x3ffd9).\n",
      "DSP Report: register mul_ln1118_912_fu_3978_p2 is absorbed into DSP mul_ln1118_913_fu_5286_p2.\n",
      "DSP Report: operator mul_ln1118_913_fu_5286_p2 is absorbed into DSP mul_ln1118_913_fu_5286_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_906_fu_3972_p2, operation Mode is: A2*(B:0x3ffdb).\n",
      "DSP Report: register mul_ln1118_906_fu_3972_p2 is absorbed into DSP mul_ln1118_906_fu_3972_p2.\n",
      "DSP Report: operator mul_ln1118_906_fu_3972_p2 is absorbed into DSP mul_ln1118_906_fu_3972_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_914_fu_7509_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_912_fu_3978_p2 is absorbed into DSP mul_ln1118_914_fu_7509_p2.\n",
      "DSP Report: operator mul_ln1118_914_fu_7509_p2 is absorbed into DSP mul_ln1118_914_fu_7509_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_652_fu_4553_p2, operation Mode is: A2*(B:0x4e).\n",
      "DSP Report: register mul_ln1118_653_fu_5861_p2 is absorbed into DSP mul_ln1118_652_fu_4553_p2.\n",
      "DSP Report: operator mul_ln1118_652_fu_4553_p2 is absorbed into DSP mul_ln1118_652_fu_4553_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_80_fu_6918_p2, operation Mode is: A2*(B:0x3ffd2).\n",
      "DSP Report: register mul_ln1118_81_fu_6004_p2 is absorbed into DSP mul_ln1118_80_fu_6918_p2.\n",
      "DSP Report: operator mul_ln1118_80_fu_6918_p2 is absorbed into DSP mul_ln1118_80_fu_6918_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_85_fu_4701_p2, operation Mode is: A2*(B:0x3ffd9).\n",
      "DSP Report: register mul_ln1118_86_fu_6009_p2 is absorbed into DSP mul_ln1118_85_fu_4701_p2.\n",
      "DSP Report: operator mul_ln1118_85_fu_4701_p2 is absorbed into DSP mul_ln1118_85_fu_4701_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_74_fu_4690_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_75_fu_5606_p2 is absorbed into DSP mul_ln1118_74_fu_4690_p2.\n",
      "DSP Report: operator mul_ln1118_74_fu_4690_p2 is absorbed into DSP mul_ln1118_74_fu_4690_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_84_fu_4700_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_86_fu_6009_p2 is absorbed into DSP mul_ln1118_84_fu_4700_p2.\n",
      "DSP Report: operator mul_ln1118_84_fu_4700_p2 is absorbed into DSP mul_ln1118_84_fu_4700_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_69_fu_5992_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_70_fu_7300_p2 is absorbed into DSP mul_ln1118_69_fu_5992_p2.\n",
      "DSP Report: operator mul_ln1118_69_fu_5992_p2 is absorbed into DSP mul_ln1118_69_fu_5992_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_388_fu_5132_p2, operation Mode is: A2*(B:0x43).\n",
      "DSP Report: register mul_ln1118_389_fu_6399_p2 is absorbed into DSP mul_ln1118_388_fu_5132_p2.\n",
      "DSP Report: operator mul_ln1118_388_fu_5132_p2 is absorbed into DSP mul_ln1118_388_fu_5132_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_384_fu_5885_p2, operation Mode is: A2*(B:0x57).\n",
      "DSP Report: register mul_ln1118_385_fu_7152_p2 is absorbed into DSP mul_ln1118_384_fu_5885_p2.\n",
      "DSP Report: operator mul_ln1118_384_fu_5885_p2 is absorbed into DSP mul_ln1118_384_fu_5885_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_640_fu_4541_p2, operation Mode is: A2*(B:0xaf).\n",
      "DSP Report: register mul_ln1118_641_fu_4150_p2 is absorbed into DSP mul_ln1118_640_fu_4541_p2.\n",
      "DSP Report: operator mul_ln1118_640_fu_4541_p2 is absorbed into DSP mul_ln1118_640_fu_4541_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_645_fu_5461_p2, operation Mode is: A2*(B:0x5b).\n",
      "DSP Report: register mul_ln1118_647_fu_7162_p2 is absorbed into DSP mul_ln1118_645_fu_5461_p2.\n",
      "DSP Report: operator mul_ln1118_645_fu_5461_p2 is absorbed into DSP mul_ln1118_645_fu_5461_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_629_fu_4635_p2, operation Mode is: A2*(B:0x9d).\n",
      "DSP Report: register mul_ln1118_630_fu_6363_p2 is absorbed into DSP mul_ln1118_629_fu_4635_p2.\n",
      "DSP Report: operator mul_ln1118_629_fu_4635_p2 is absorbed into DSP mul_ln1118_629_fu_4635_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_637_fu_4368_p2, operation Mode is: A2*(B:0xb7).\n",
      "DSP Report: register mul_ln1118_638_fu_6623_p2 is absorbed into DSP mul_ln1118_637_fu_4368_p2.\n",
      "DSP Report: operator mul_ln1118_637_fu_4368_p2 is absorbed into DSP mul_ln1118_637_fu_4368_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_632_fu_5439_p2, operation Mode is: A2*(B:0x131).\n",
      "DSP Report: register mul_ln1118_633_fu_4516_p2 is absorbed into DSP mul_ln1118_632_fu_5439_p2.\n",
      "DSP Report: operator mul_ln1118_632_fu_5439_p2 is absorbed into DSP mul_ln1118_632_fu_5439_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_907_fu_5280_p2, operation Mode is: A2*(B:0x3ffda).\n",
      "DSP Report: register mul_ln1118_906_fu_3972_p2 is absorbed into DSP mul_ln1118_907_fu_5280_p2.\n",
      "DSP Report: operator mul_ln1118_907_fu_5280_p2 is absorbed into DSP mul_ln1118_907_fu_5280_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_369_fu_5265_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_370_fu_6532_p2 is absorbed into DSP mul_ln1118_369_fu_5265_p2.\n",
      "DSP Report: operator mul_ln1118_369_fu_5265_p2 is absorbed into DSP mul_ln1118_369_fu_5265_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_911_fu_6591_p2, operation Mode is: A2*(B:0x3ff9c).\n",
      "DSP Report: register mul_ln1118_909_fu_3975_p2 is absorbed into DSP mul_ln1118_911_fu_6591_p2.\n",
      "DSP Report: operator mul_ln1118_911_fu_6591_p2 is absorbed into DSP mul_ln1118_911_fu_6591_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_925_fu_6605_p2, operation Mode is: A2*(B:0x4d).\n",
      "DSP Report: register mul_ln1118_923_fu_5296_p2 is absorbed into DSP mul_ln1118_925_fu_6605_p2.\n",
      "DSP Report: operator mul_ln1118_925_fu_6605_p2 is absorbed into DSP mul_ln1118_925_fu_6605_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_915_fu_3981_p2, operation Mode is: A2*(B:0x73).\n",
      "DSP Report: register mul_ln1118_912_fu_3978_p2 is absorbed into DSP mul_ln1118_915_fu_3981_p2.\n",
      "DSP Report: operator mul_ln1118_915_fu_3981_p2 is absorbed into DSP mul_ln1118_915_fu_3981_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_908_fu_4547_p2, operation Mode is: A2*(B:0x23).\n",
      "DSP Report: register mul_ln1118_906_fu_3972_p2 is absorbed into DSP mul_ln1118_908_fu_4547_p2.\n",
      "DSP Report: operator mul_ln1118_908_fu_4547_p2 is absorbed into DSP mul_ln1118_908_fu_4547_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_396_fu_4894_p2, operation Mode is: A2*(B:0x29).\n",
      "DSP Report: register mul_ln1118_397_fu_4432_p2 is absorbed into DSP mul_ln1118_396_fu_4894_p2.\n",
      "DSP Report: operator mul_ln1118_396_fu_4894_p2 is absorbed into DSP mul_ln1118_396_fu_4894_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_401_fu_4947_p2, operation Mode is: A2*(B:0x6e).\n",
      "DSP Report: register mul_ln1118_402_fu_5724_p2 is absorbed into DSP mul_ln1118_401_fu_4947_p2.\n",
      "DSP Report: operator mul_ln1118_401_fu_4947_p2 is absorbed into DSP mul_ln1118_401_fu_4947_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_631_fu_7630_p2, operation Mode is: A2*(B:0x3ff73).\n",
      "DSP Report: register mul_ln1118_630_fu_6363_p2 is absorbed into DSP mul_ln1118_631_fu_7630_p2.\n",
      "DSP Report: operator mul_ln1118_631_fu_7630_p2 is absorbed into DSP mul_ln1118_631_fu_7630_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_625_fu_6944_p2, operation Mode is: A2*(B:0x19).\n",
      "DSP Report: register mul_ln1118_624_fu_5677_p2 is absorbed into DSP mul_ln1118_625_fu_6944_p2.\n",
      "DSP Report: operator mul_ln1118_625_fu_6944_p2 is absorbed into DSP mul_ln1118_625_fu_6944_p2.\n",
      "DSP Report: Generating DSP tmp_1539_reg_27226771_reg, operation Mode is: (A2*(B:0x3ff8d))'.\n",
      "DSP Report: register mul_ln1118_633_fu_4516_p2 is absorbed into DSP tmp_1539_reg_27226771_reg.\n",
      "DSP Report: register tmp_1539_reg_27226771_reg is absorbed into DSP tmp_1539_reg_27226771_reg.\n",
      "DSP Report: operator mul_ln1118_634_fu_6742_p2 is absorbed into DSP tmp_1539_reg_27226771_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_646_fu_4155_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_647_fu_7162_p2 is absorbed into DSP mul_ln1118_646_fu_4155_p2.\n",
      "DSP Report: operator mul_ln1118_646_fu_4155_p2 is absorbed into DSP mul_ln1118_646_fu_4155_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_649_fu_4550_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register mul_ln1118_650_fu_7165_p2 is absorbed into DSP mul_ln1118_649_fu_4550_p2.\n",
      "DSP Report: operator mul_ln1118_649_fu_4550_p2 is absorbed into DSP mul_ln1118_649_fu_4550_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_642_fu_4543_p2, operation Mode is: A2*(B:0x17).\n",
      "DSP Report: register mul_ln1118_641_fu_4150_p2 is absorbed into DSP mul_ln1118_642_fu_4543_p2.\n",
      "DSP Report: operator mul_ln1118_642_fu_4543_p2 is absorbed into DSP mul_ln1118_642_fu_4543_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_395_fu_7085_p2, operation Mode is: A2*(B:0x79).\n",
      "DSP Report: register mul_ln1118_397_fu_4432_p2 is absorbed into DSP mul_ln1118_395_fu_7085_p2.\n",
      "DSP Report: operator mul_ln1118_395_fu_7085_p2 is absorbed into DSP mul_ln1118_395_fu_7085_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_399_fu_6966_p2, operation Mode is: A2*(B:0x86).\n",
      "DSP Report: register mul_ln1118_402_fu_5724_p2 is absorbed into DSP mul_ln1118_399_fu_6966_p2.\n",
      "DSP Report: operator mul_ln1118_399_fu_6966_p2 is absorbed into DSP mul_ln1118_399_fu_6966_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_387_fu_7323_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_389_fu_6399_p2 is absorbed into DSP mul_ln1118_387_fu_7323_p2.\n",
      "DSP Report: operator mul_ln1118_387_fu_7323_p2 is absorbed into DSP mul_ln1118_387_fu_7323_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_797_fu_6437_p2, operation Mode is: A2*(B:0x3ffc3).\n",
      "DSP Report: register mul_ln1118_797_fu_6437_p2 is absorbed into DSP mul_ln1118_797_fu_6437_p2.\n",
      "DSP Report: operator mul_ln1118_797_fu_6437_p2 is absorbed into DSP mul_ln1118_797_fu_6437_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_787_fu_5120_p2, operation Mode is: A2*(B:0x68).\n",
      "DSP Report: register mul_ln1118_787_fu_5120_p2 is absorbed into DSP mul_ln1118_787_fu_5120_p2.\n",
      "DSP Report: operator mul_ln1118_787_fu_5120_p2 is absorbed into DSP mul_ln1118_787_fu_5120_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_790_fu_5123_p2, operation Mode is: A2*(B:0x33).\n",
      "DSP Report: register mul_ln1118_790_fu_5123_p2 is absorbed into DSP mul_ln1118_790_fu_5123_p2.\n",
      "DSP Report: operator mul_ln1118_790_fu_5123_p2 is absorbed into DSP mul_ln1118_790_fu_5123_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_793_fu_6433_p2, operation Mode is: A2*(B:0x3ffb2).\n",
      "DSP Report: register mul_ln1118_793_fu_6433_p2 is absorbed into DSP mul_ln1118_793_fu_6433_p2.\n",
      "DSP Report: operator mul_ln1118_793_fu_6433_p2 is absorbed into DSP mul_ln1118_793_fu_6433_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_783_fu_6423_p2, operation Mode is: A2*(B:0x3d).\n",
      "DSP Report: register mul_ln1118_783_fu_6423_p2 is absorbed into DSP mul_ln1118_783_fu_6423_p2.\n",
      "DSP Report: operator mul_ln1118_783_fu_6423_p2 is absorbed into DSP mul_ln1118_783_fu_6423_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_918_fu_5291_p2, operation Mode is: A2*(B:0x7b).\n",
      "DSP Report: register mul_ln1118_918_fu_5291_p2 is absorbed into DSP mul_ln1118_918_fu_5291_p2.\n",
      "DSP Report: operator mul_ln1118_918_fu_5291_p2 is absorbed into DSP mul_ln1118_918_fu_5291_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_929_fu_4696_p2, operation Mode is: A2*(B:0x4d).\n",
      "DSP Report: register mul_ln1118_927_fu_5300_p2 is absorbed into DSP mul_ln1118_929_fu_4696_p2.\n",
      "DSP Report: operator mul_ln1118_929_fu_4696_p2 is absorbed into DSP mul_ln1118_929_fu_4696_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_557_fu_4418_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_557_fu_4418_p2 is absorbed into DSP mul_ln1118_557_fu_4418_p2.\n",
      "DSP Report: operator mul_ln1118_557_fu_4418_p2 is absorbed into DSP mul_ln1118_557_fu_4418_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_546_fu_5714_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_543_fu_4404_p2 is absorbed into DSP mul_ln1118_546_fu_5714_p2.\n",
      "DSP Report: operator mul_ln1118_546_fu_5714_p2 is absorbed into DSP mul_ln1118_546_fu_5714_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_538_fu_6621_p2, operation Mode is: A2*(B:0x1d).\n",
      "DSP Report: register mul_ln1118_535_fu_5703_p2 is absorbed into DSP mul_ln1118_538_fu_6621_p2.\n",
      "DSP Report: operator mul_ln1118_538_fu_6621_p2 is absorbed into DSP mul_ln1118_538_fu_6621_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_287_fu_5988_p2, operation Mode is: A2*(B:0x3ffa4).\n",
      "DSP Report: register mul_ln1118_287_fu_5988_p2 is absorbed into DSP mul_ln1118_287_fu_5988_p2.\n",
      "DSP Report: operator mul_ln1118_287_fu_5988_p2 is absorbed into DSP mul_ln1118_287_fu_5988_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_267_fu_6015_p2, operation Mode is: A2*(B:0x3ff9a).\n",
      "DSP Report: register mul_ln1118_267_fu_6015_p2 is absorbed into DSP mul_ln1118_267_fu_6015_p2.\n",
      "DSP Report: operator mul_ln1118_267_fu_6015_p2 is absorbed into DSP mul_ln1118_267_fu_6015_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_271_fu_5262_p2, operation Mode is: A2*(B:0x3ffca).\n",
      "DSP Report: register mul_ln1118_271_fu_5262_p2 is absorbed into DSP mul_ln1118_271_fu_5262_p2.\n",
      "DSP Report: operator mul_ln1118_271_fu_5262_p2 is absorbed into DSP mul_ln1118_271_fu_5262_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_404_fu_4306_p2, operation Mode is: A2*(B:0x99).\n",
      "DSP Report: register mul_ln1118_404_fu_4306_p2 is absorbed into DSP mul_ln1118_404_fu_4306_p2.\n",
      "DSP Report: operator mul_ln1118_404_fu_4306_p2 is absorbed into DSP mul_ln1118_404_fu_4306_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_279_fu_6753_p2, operation Mode is: A2*(B:0x3ffa7).\n",
      "DSP Report: register mul_ln1118_279_fu_6753_p2 is absorbed into DSP mul_ln1118_279_fu_6753_p2.\n",
      "DSP Report: operator mul_ln1118_279_fu_6753_p2 is absorbed into DSP mul_ln1118_279_fu_6753_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_283_fu_4905_p2, operation Mode is: A2*(B:0x3ff9d).\n",
      "DSP Report: register mul_ln1118_283_fu_4905_p2 is absorbed into DSP mul_ln1118_283_fu_4905_p2.\n",
      "DSP Report: operator mul_ln1118_283_fu_4905_p2 is absorbed into DSP mul_ln1118_283_fu_4905_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_276_fu_4220_p2, operation Mode is: A2*(B:0x3ffba).\n",
      "DSP Report: register mul_ln1118_276_fu_4220_p2 is absorbed into DSP mul_ln1118_276_fu_4220_p2.\n",
      "DSP Report: operator mul_ln1118_276_fu_4220_p2 is absorbed into DSP mul_ln1118_276_fu_4220_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_411_fu_6846_p2, operation Mode is: A2*(B:0x69).\n",
      "DSP Report: register mul_ln1118_411_fu_6846_p2 is absorbed into DSP mul_ln1118_411_fu_6846_p2.\n",
      "DSP Report: operator mul_ln1118_411_fu_6846_p2 is absorbed into DSP mul_ln1118_411_fu_6846_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_415_fu_6850_p2, operation Mode is: A2*(B:0x8c).\n",
      "DSP Report: register mul_ln1118_415_fu_6850_p2 is absorbed into DSP mul_ln1118_415_fu_6850_p2.\n",
      "DSP Report: operator mul_ln1118_415_fu_6850_p2 is absorbed into DSP mul_ln1118_415_fu_6850_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_407_fu_7757_p2, operation Mode is: A2*(B:0x68).\n",
      "DSP Report: register mul_ln1118_404_fu_4306_p2 is absorbed into DSP mul_ln1118_407_fu_7757_p2.\n",
      "DSP Report: operator mul_ln1118_407_fu_7757_p2 is absorbed into DSP mul_ln1118_407_fu_7757_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_419_fu_7769_p2, operation Mode is: A2*(B:0xa9).\n",
      "DSP Report: register mul_ln1118_419_fu_7769_p2 is absorbed into DSP mul_ln1118_419_fu_7769_p2.\n",
      "DSP Report: operator mul_ln1118_419_fu_7769_p2 is absorbed into DSP mul_ln1118_419_fu_7769_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_423_fu_5551_p2, operation Mode is: A2*(B:0x66).\n",
      "DSP Report: register mul_ln1118_423_fu_5551_p2 is absorbed into DSP mul_ln1118_423_fu_5551_p2.\n",
      "DSP Report: operator mul_ln1118_423_fu_5551_p2 is absorbed into DSP mul_ln1118_423_fu_5551_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_927_fu_5300_p2, operation Mode is: A2*(B:0x5d).\n",
      "DSP Report: register mul_ln1118_927_fu_5300_p2 is absorbed into DSP mul_ln1118_927_fu_5300_p2.\n",
      "DSP Report: operator mul_ln1118_927_fu_5300_p2 is absorbed into DSP mul_ln1118_927_fu_5300_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_931_fu_4867_p2, operation Mode is: A2*(B:0x57).\n",
      "DSP Report: register mul_ln1118_931_fu_4867_p2 is absorbed into DSP mul_ln1118_931_fu_4867_p2.\n",
      "DSP Report: operator mul_ln1118_931_fu_4867_p2 is absorbed into DSP mul_ln1118_931_fu_4867_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_794_fu_6434_p2, operation Mode is: A2*(B:0x3ff7d).\n",
      "DSP Report: register mul_ln1118_797_fu_6437_p2 is absorbed into DSP mul_ln1118_794_fu_6434_p2.\n",
      "DSP Report: operator mul_ln1118_794_fu_6434_p2 is absorbed into DSP mul_ln1118_794_fu_6434_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_791_fu_5124_p2, operation Mode is: A2*(B:0x3ffa6).\n",
      "DSP Report: register mul_ln1118_793_fu_6433_p2 is absorbed into DSP mul_ln1118_791_fu_5124_p2.\n",
      "DSP Report: operator mul_ln1118_791_fu_5124_p2 is absorbed into DSP mul_ln1118_791_fu_5124_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_551_fu_4412_p2, operation Mode is: A2*(B:0x3fed4).\n",
      "DSP Report: register mul_ln1118_551_fu_4412_p2 is absorbed into DSP mul_ln1118_551_fu_4412_p2.\n",
      "DSP Report: operator mul_ln1118_551_fu_4412_p2 is absorbed into DSP mul_ln1118_551_fu_4412_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_555_fu_5723_p2, operation Mode is: A2*(B:0x3ff26).\n",
      "DSP Report: register mul_ln1118_557_fu_4418_p2 is absorbed into DSP mul_ln1118_555_fu_5723_p2.\n",
      "DSP Report: operator mul_ln1118_555_fu_5723_p2 is absorbed into DSP mul_ln1118_555_fu_5723_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_548_fu_7023_p2, operation Mode is: A2*(B:0x3ff67).\n",
      "DSP Report: register mul_ln1118_548_fu_7023_p2 is absorbed into DSP mul_ln1118_548_fu_7023_p2.\n",
      "DSP Report: operator mul_ln1118_548_fu_7023_p2 is absorbed into DSP mul_ln1118_548_fu_7023_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_543_fu_4404_p2, operation Mode is: A2*(B:0x3ffa6).\n",
      "DSP Report: register mul_ln1118_543_fu_4404_p2 is absorbed into DSP mul_ln1118_543_fu_4404_p2.\n",
      "DSP Report: operator mul_ln1118_543_fu_4404_p2 is absorbed into DSP mul_ln1118_543_fu_4404_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_535_fu_5703_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_535_fu_5703_p2 is absorbed into DSP mul_ln1118_535_fu_5703_p2.\n",
      "DSP Report: operator mul_ln1118_535_fu_5703_p2 is absorbed into DSP mul_ln1118_535_fu_5703_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_532_fu_5700_p2, operation Mode is: A2*(B:0x3ffd5).\n",
      "DSP Report: register mul_ln1118_532_fu_5700_p2 is absorbed into DSP mul_ln1118_532_fu_5700_p2.\n",
      "DSP Report: operator mul_ln1118_532_fu_5700_p2 is absorbed into DSP mul_ln1118_532_fu_5700_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_280_fu_6925_p2, operation Mode is: A2*(B:0x51).\n",
      "DSP Report: register mul_ln1118_279_fu_6753_p2 is absorbed into DSP mul_ln1118_280_fu_6925_p2.\n",
      "DSP Report: operator mul_ln1118_280_fu_6925_p2 is absorbed into DSP mul_ln1118_280_fu_6925_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_290_fu_7072_p2, operation Mode is: A2*(B:0x3ffa3).\n",
      "DSP Report: register mul_ln1118_290_fu_7072_p2 is absorbed into DSP mul_ln1118_290_fu_7072_p2.\n",
      "DSP Report: operator mul_ln1118_290_fu_7072_p2 is absorbed into DSP mul_ln1118_290_fu_7072_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_292_fu_7602_p2, operation Mode is: A2*(B:0x3ffd5).\n",
      "DSP Report: register mul_ln1118_292_fu_7602_p2 is absorbed into DSP mul_ln1118_292_fu_7602_p2.\n",
      "DSP Report: operator mul_ln1118_292_fu_7602_p2 is absorbed into DSP mul_ln1118_292_fu_7602_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_288_fu_7008_p2, operation Mode is: A2*(B:0x3ffd4).\n",
      "DSP Report: register mul_ln1118_287_fu_5988_p2 is absorbed into DSP mul_ln1118_288_fu_7008_p2.\n",
      "DSP Report: operator mul_ln1118_288_fu_7008_p2 is absorbed into DSP mul_ln1118_288_fu_7008_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_272_fu_6068_p2, operation Mode is: A2*(B:0x27).\n",
      "DSP Report: register mul_ln1118_271_fu_5262_p2 is absorbed into DSP mul_ln1118_272_fu_6068_p2.\n",
      "DSP Report: operator mul_ln1118_272_fu_6068_p2 is absorbed into DSP mul_ln1118_272_fu_6068_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_277_fu_5948_p2, operation Mode is: A2*(B:0x4a).\n",
      "DSP Report: register mul_ln1118_276_fu_4220_p2 is absorbed into DSP mul_ln1118_277_fu_5948_p2.\n",
      "DSP Report: operator mul_ln1118_277_fu_5948_p2 is absorbed into DSP mul_ln1118_277_fu_5948_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_268_fu_7282_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_267_fu_6015_p2 is absorbed into DSP mul_ln1118_268_fu_7282_p2.\n",
      "DSP Report: operator mul_ln1118_268_fu_7282_p2 is absorbed into DSP mul_ln1118_268_fu_7282_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_278_fu_5486_p2, operation Mode is: A2*(B:0x3ffaf).\n",
      "DSP Report: register mul_ln1118_276_fu_4220_p2 is absorbed into DSP mul_ln1118_278_fu_5486_p2.\n",
      "DSP Report: operator mul_ln1118_278_fu_5486_p2 is absorbed into DSP mul_ln1118_278_fu_5486_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_282_fu_4272_p2, operation Mode is: A2*(B:0x3ffd5).\n",
      "DSP Report: register mul_ln1118_279_fu_6753_p2 is absorbed into DSP mul_ln1118_282_fu_4272_p2.\n",
      "DSP Report: operator mul_ln1118_282_fu_4272_p2 is absorbed into DSP mul_ln1118_282_fu_4272_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_275_fu_6872_p2, operation Mode is: A2*(B:0x3ff8e).\n",
      "DSP Report: register mul_ln1118_271_fu_5262_p2 is absorbed into DSP mul_ln1118_275_fu_6872_p2.\n",
      "DSP Report: operator mul_ln1118_275_fu_6872_p2 is absorbed into DSP mul_ln1118_275_fu_6872_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_270_fu_4168_p2, operation Mode is: A2*(B:0x3ff52).\n",
      "DSP Report: register mul_ln1118_267_fu_6015_p2 is absorbed into DSP mul_ln1118_270_fu_4168_p2.\n",
      "DSP Report: operator mul_ln1118_270_fu_4168_p2 is absorbed into DSP mul_ln1118_270_fu_4168_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_792_fu_5125_p2, operation Mode is: A2*(B:0xae).\n",
      "DSP Report: register mul_ln1118_793_fu_6433_p2 is absorbed into DSP mul_ln1118_792_fu_5125_p2.\n",
      "DSP Report: operator mul_ln1118_792_fu_5125_p2 is absorbed into DSP mul_ln1118_792_fu_5125_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_795_fu_5128_p2, operation Mode is: A2*(B:0x123).\n",
      "DSP Report: register mul_ln1118_797_fu_6437_p2 is absorbed into DSP mul_ln1118_795_fu_5128_p2.\n",
      "DSP Report: operator mul_ln1118_795_fu_5128_p2 is absorbed into DSP mul_ln1118_795_fu_5128_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_782_fu_5115_p2, operation Mode is: A2*(B:0x45).\n",
      "DSP Report: register mul_ln1118_783_fu_6423_p2 is absorbed into DSP mul_ln1118_782_fu_5115_p2.\n",
      "DSP Report: operator mul_ln1118_782_fu_5115_p2 is absorbed into DSP mul_ln1118_782_fu_5115_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_789_fu_6429_p2, operation Mode is: A2*(B:0x8f).\n",
      "DSP Report: register mul_ln1118_790_fu_5123_p2 is absorbed into DSP mul_ln1118_789_fu_6429_p2.\n",
      "DSP Report: operator mul_ln1118_789_fu_6429_p2 is absorbed into DSP mul_ln1118_789_fu_6429_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_785_fu_7732_p2, operation Mode is: A2*(B:0x93).\n",
      "DSP Report: register mul_ln1118_787_fu_5120_p2 is absorbed into DSP mul_ln1118_785_fu_7732_p2.\n",
      "DSP Report: operator mul_ln1118_785_fu_7732_p2 is absorbed into DSP mul_ln1118_785_fu_7732_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_416_fu_4237_p2, operation Mode is: A2*(B:0x2d).\n",
      "DSP Report: register mul_ln1118_419_fu_7769_p2 is absorbed into DSP mul_ln1118_416_fu_4237_p2.\n",
      "DSP Report: operator mul_ln1118_416_fu_4237_p2 is absorbed into DSP mul_ln1118_416_fu_4237_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_420_fu_4241_p2, operation Mode is: A2*(B:0x23).\n",
      "DSP Report: register mul_ln1118_423_fu_5551_p2 is absorbed into DSP mul_ln1118_420_fu_4241_p2.\n",
      "DSP Report: operator mul_ln1118_420_fu_4241_p2 is absorbed into DSP mul_ln1118_420_fu_4241_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_403_fu_7238_p2, operation Mode is: A2*(B:0x7a).\n",
      "DSP Report: register mul_ln1118_404_fu_4306_p2 is absorbed into DSP mul_ln1118_403_fu_7238_p2.\n",
      "DSP Report: operator mul_ln1118_403_fu_7238_p2 is absorbed into DSP mul_ln1118_403_fu_7238_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_408_fu_4229_p2, operation Mode is: A2*(B:0x73).\n",
      "DSP Report: register mul_ln1118_411_fu_6846_p2 is absorbed into DSP mul_ln1118_408_fu_4229_p2.\n",
      "DSP Report: operator mul_ln1118_408_fu_4229_p2 is absorbed into DSP mul_ln1118_408_fu_4229_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_412_fu_4233_p2, operation Mode is: A2*(B:0x93).\n",
      "DSP Report: register mul_ln1118_415_fu_6850_p2 is absorbed into DSP mul_ln1118_412_fu_4233_p2.\n",
      "DSP Report: operator mul_ln1118_412_fu_4233_p2 is absorbed into DSP mul_ln1118_412_fu_4233_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_295_fu_4599_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_292_fu_7602_p2 is absorbed into DSP mul_ln1118_295_fu_4599_p2.\n",
      "DSP Report: operator mul_ln1118_295_fu_4599_p2 is absorbed into DSP mul_ln1118_295_fu_4599_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_289_fu_7040_p2, operation Mode is: A2*(B:0x3b).\n",
      "DSP Report: register mul_ln1118_287_fu_5988_p2 is absorbed into DSP mul_ln1118_289_fu_7040_p2.\n",
      "DSP Report: operator mul_ln1118_289_fu_7040_p2 is absorbed into DSP mul_ln1118_289_fu_7040_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_556_fu_4417_p2, operation Mode is: A2*(B:0x3ff3a).\n",
      "DSP Report: register mul_ln1118_557_fu_4418_p2 is absorbed into DSP mul_ln1118_556_fu_4417_p2.\n",
      "DSP Report: operator mul_ln1118_556_fu_4417_p2 is absorbed into DSP mul_ln1118_556_fu_4417_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_544_fu_6627_p2, operation Mode is: A2*(B:0x3ffdb).\n",
      "DSP Report: register mul_ln1118_543_fu_4404_p2 is absorbed into DSP mul_ln1118_544_fu_6627_p2.\n",
      "DSP Report: operator mul_ln1118_544_fu_6627_p2 is absorbed into DSP mul_ln1118_544_fu_6627_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_552_fu_5720_p2, operation Mode is: A2*(B:0x3ff54).\n",
      "DSP Report: register mul_ln1118_551_fu_4412_p2 is absorbed into DSP mul_ln1118_552_fu_5720_p2.\n",
      "DSP Report: operator mul_ln1118_552_fu_5720_p2 is absorbed into DSP mul_ln1118_552_fu_5720_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_549_fu_7024_p2, operation Mode is: A2*(B:0x3ff74).\n",
      "DSP Report: register mul_ln1118_548_fu_7023_p2 is absorbed into DSP mul_ln1118_549_fu_7024_p2.\n",
      "DSP Report: operator mul_ln1118_549_fu_7024_p2 is absorbed into DSP mul_ln1118_549_fu_7024_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_540_fu_4401_p2, operation Mode is: A2*(B:0x3ffe7).\n",
      "DSP Report: register mul_ln1118_540_fu_4401_p2 is absorbed into DSP mul_ln1118_540_fu_4401_p2.\n",
      "DSP Report: operator mul_ln1118_540_fu_4401_p2 is absorbed into DSP mul_ln1118_540_fu_4401_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_536_fu_4397_p2, operation Mode is: A2*(B:0x3ffcc).\n",
      "DSP Report: register mul_ln1118_535_fu_5703_p2 is absorbed into DSP mul_ln1118_536_fu_4397_p2.\n",
      "DSP Report: operator mul_ln1118_536_fu_4397_p2 is absorbed into DSP mul_ln1118_536_fu_4397_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_409_fu_4230_p2, operation Mode is: A2*(B:0xb3).\n",
      "DSP Report: register mul_ln1118_411_fu_6846_p2 is absorbed into DSP mul_ln1118_409_fu_4230_p2.\n",
      "DSP Report: operator mul_ln1118_409_fu_4230_p2 is absorbed into DSP mul_ln1118_409_fu_4230_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_413_fu_6848_p2, operation Mode is: A2*(B:0x58).\n",
      "DSP Report: register mul_ln1118_415_fu_6850_p2 is absorbed into DSP mul_ln1118_413_fu_6848_p2.\n",
      "DSP Report: operator mul_ln1118_413_fu_6848_p2 is absorbed into DSP mul_ln1118_413_fu_6848_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_405_fu_6067_p2, operation Mode is: A2*(B:0x52).\n",
      "DSP Report: register mul_ln1118_404_fu_4306_p2 is absorbed into DSP mul_ln1118_405_fu_6067_p2.\n",
      "DSP Report: operator mul_ln1118_405_fu_6067_p2 is absorbed into DSP mul_ln1118_405_fu_6067_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_417_fu_6852_p2, operation Mode is: A2*(B:0x49).\n",
      "DSP Report: register mul_ln1118_419_fu_7769_p2 is absorbed into DSP mul_ln1118_417_fu_6852_p2.\n",
      "DSP Report: operator mul_ln1118_417_fu_6852_p2 is absorbed into DSP mul_ln1118_417_fu_6852_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_421_fu_5549_p2, operation Mode is: A2*(B:0x55).\n",
      "DSP Report: register mul_ln1118_423_fu_5551_p2 is absorbed into DSP mul_ln1118_421_fu_5549_p2.\n",
      "DSP Report: operator mul_ln1118_421_fu_5549_p2 is absorbed into DSP mul_ln1118_421_fu_5549_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_281_fu_4100_p2, operation Mode is: A2*(B:0x29).\n",
      "DSP Report: register mul_ln1118_279_fu_6753_p2 is absorbed into DSP mul_ln1118_281_fu_4100_p2.\n",
      "DSP Report: operator mul_ln1118_281_fu_4100_p2 is absorbed into DSP mul_ln1118_281_fu_4100_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_285_fu_5710_p2, operation Mode is: A2*(B:0x26).\n",
      "DSP Report: register mul_ln1118_283_fu_4905_p2 is absorbed into DSP mul_ln1118_285_fu_5710_p2.\n",
      "DSP Report: operator mul_ln1118_285_fu_5710_p2 is absorbed into DSP mul_ln1118_285_fu_5710_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_531_fu_4000_p2, operation Mode is: A2*(B:0x47).\n",
      "DSP Report: register mul_ln1118_532_fu_5700_p2 is absorbed into DSP mul_ln1118_531_fu_4000_p2.\n",
      "DSP Report: operator mul_ln1118_531_fu_4000_p2 is absorbed into DSP mul_ln1118_531_fu_4000_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_534_fu_7009_p2, operation Mode is: A2*(B:0x2a).\n",
      "DSP Report: register mul_ln1118_535_fu_5703_p2 is absorbed into DSP mul_ln1118_534_fu_7009_p2.\n",
      "DSP Report: operator mul_ln1118_534_fu_7009_p2 is absorbed into DSP mul_ln1118_534_fu_7009_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_539_fu_7014_p2, operation Mode is: A2*(B:0x6b).\n",
      "DSP Report: register mul_ln1118_540_fu_4401_p2 is absorbed into DSP mul_ln1118_539_fu_7014_p2.\n",
      "DSP Report: operator mul_ln1118_539_fu_7014_p2 is absorbed into DSP mul_ln1118_539_fu_7014_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_542_fu_6625_p2, operation Mode is: A2*(B:0x5b).\n",
      "DSP Report: register mul_ln1118_543_fu_4404_p2 is absorbed into DSP mul_ln1118_542_fu_6625_p2.\n",
      "DSP Report: operator mul_ln1118_542_fu_6625_p2 is absorbed into DSP mul_ln1118_542_fu_6625_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_550_fu_5718_p2, operation Mode is: A2*(B:0x8a).\n",
      "DSP Report: register mul_ln1118_551_fu_4412_p2 is absorbed into DSP mul_ln1118_550_fu_5718_p2.\n",
      "DSP Report: operator mul_ln1118_550_fu_5718_p2 is absorbed into DSP mul_ln1118_550_fu_5718_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_554_fu_7029_p2, operation Mode is: A2*(B:0x119).\n",
      "DSP Report: register mul_ln1118_557_fu_4418_p2 is absorbed into DSP mul_ln1118_554_fu_7029_p2.\n",
      "DSP Report: operator mul_ln1118_554_fu_7029_p2 is absorbed into DSP mul_ln1118_554_fu_7029_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_547_fu_5715_p2, operation Mode is: A2*(B:0x6d).\n",
      "DSP Report: register mul_ln1118_548_fu_7023_p2 is absorbed into DSP mul_ln1118_547_fu_5715_p2.\n",
      "DSP Report: operator mul_ln1118_547_fu_5715_p2 is absorbed into DSP mul_ln1118_547_fu_5715_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_273_fu_6701_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register mul_ln1118_271_fu_5262_p2 is absorbed into DSP mul_ln1118_273_fu_6701_p2.\n",
      "DSP Report: operator mul_ln1118_273_fu_6701_p2 is absorbed into DSP mul_ln1118_273_fu_6701_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_784_fu_6032_p2, operation Mode is: A2*(B:0x3ff9d).\n",
      "DSP Report: register mul_ln1118_787_fu_5120_p2 is absorbed into DSP mul_ln1118_784_fu_6032_p2.\n",
      "DSP Report: operator mul_ln1118_784_fu_6032_p2 is absorbed into DSP mul_ln1118_784_fu_6032_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_788_fu_5121_p2, operation Mode is: A2*(B:0x3ff75).\n",
      "DSP Report: register mul_ln1118_790_fu_5123_p2 is absorbed into DSP mul_ln1118_788_fu_5121_p2.\n",
      "DSP Report: operator mul_ln1118_788_fu_5121_p2 is absorbed into DSP mul_ln1118_788_fu_5121_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_928_fu_5792_p2, operation Mode is: A2*(B:0x2d).\n",
      "DSP Report: register mul_ln1118_927_fu_5300_p2 is absorbed into DSP mul_ln1118_928_fu_5792_p2.\n",
      "DSP Report: operator mul_ln1118_928_fu_5792_p2 is absorbed into DSP mul_ln1118_928_fu_5792_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_933_fu_3943_p2, operation Mode is: A2*(B:0x36).\n",
      "DSP Report: register mul_ln1118_931_fu_4867_p2 is absorbed into DSP mul_ln1118_933_fu_3943_p2.\n",
      "DSP Report: operator mul_ln1118_933_fu_3943_p2 is absorbed into DSP mul_ln1118_933_fu_3943_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_917_fu_6597_p2, operation Mode is: A2*(B:0x3ffd9).\n",
      "DSP Report: register mul_ln1118_918_fu_5291_p2 is absorbed into DSP mul_ln1118_917_fu_6597_p2.\n",
      "DSP Report: operator mul_ln1118_917_fu_6597_p2 is absorbed into DSP mul_ln1118_917_fu_6597_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_922_fu_5295_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_922_fu_5295_p2 is absorbed into DSP mul_ln1118_922_fu_5295_p2.\n",
      "DSP Report: operator mul_ln1118_922_fu_5295_p2 is absorbed into DSP mul_ln1118_922_fu_5295_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_796_fu_7351_p2, operation Mode is: A2*(B:0x3ffce).\n",
      "DSP Report: register mul_ln1118_797_fu_6437_p2 is absorbed into DSP mul_ln1118_796_fu_7351_p2.\n",
      "DSP Report: operator mul_ln1118_796_fu_7351_p2 is absorbed into DSP mul_ln1118_796_fu_7351_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_786_fu_6426_p2, operation Mode is: A2*(B:0x64).\n",
      "DSP Report: register mul_ln1118_787_fu_5120_p2 is absorbed into DSP mul_ln1118_786_fu_6426_p2.\n",
      "DSP Report: operator mul_ln1118_786_fu_6426_p2 is absorbed into DSP mul_ln1118_786_fu_6426_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_537_fu_4398_p2, operation Mode is: A2*(B:0x1b).\n",
      "DSP Report: register mul_ln1118_535_fu_5703_p2 is absorbed into DSP mul_ln1118_537_fu_4398_p2.\n",
      "DSP Report: operator mul_ln1118_537_fu_4398_p2 is absorbed into DSP mul_ln1118_537_fu_4398_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_553_fu_4414_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register mul_ln1118_551_fu_4412_p2 is absorbed into DSP mul_ln1118_553_fu_4414_p2.\n",
      "DSP Report: operator mul_ln1118_553_fu_4414_p2 is absorbed into DSP mul_ln1118_553_fu_4414_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_545_fu_5713_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register mul_ln1118_543_fu_4404_p2 is absorbed into DSP mul_ln1118_545_fu_5713_p2.\n",
      "DSP Report: operator mul_ln1118_545_fu_5713_p2 is absorbed into DSP mul_ln1118_545_fu_5713_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_291_fu_4634_p2, operation Mode is: A2*(B:0x35).\n",
      "DSP Report: register mul_ln1118_290_fu_7072_p2 is absorbed into DSP mul_ln1118_291_fu_4634_p2.\n",
      "DSP Report: operator mul_ln1118_291_fu_4634_p2 is absorbed into DSP mul_ln1118_291_fu_4634_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_294_fu_4990_p2, operation Mode is: A2*(B:0x37).\n",
      "DSP Report: register mul_ln1118_292_fu_7602_p2 is absorbed into DSP mul_ln1118_294_fu_4990_p2.\n",
      "DSP Report: operator mul_ln1118_294_fu_4990_p2 is absorbed into DSP mul_ln1118_294_fu_4990_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_274_fu_3876_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register mul_ln1118_271_fu_5262_p2 is absorbed into DSP mul_ln1118_274_fu_3876_p2.\n",
      "DSP Report: operator mul_ln1118_274_fu_3876_p2 is absorbed into DSP mul_ln1118_274_fu_3876_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_418_fu_4239_p2, operation Mode is: A2*(B:0x85).\n",
      "DSP Report: register mul_ln1118_419_fu_7769_p2 is absorbed into DSP mul_ln1118_418_fu_4239_p2.\n",
      "DSP Report: operator mul_ln1118_418_fu_4239_p2 is absorbed into DSP mul_ln1118_418_fu_4239_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_422_fu_6857_p2, operation Mode is: A2*(B:0x85).\n",
      "DSP Report: register mul_ln1118_423_fu_5551_p2 is absorbed into DSP mul_ln1118_422_fu_6857_p2.\n",
      "DSP Report: operator mul_ln1118_422_fu_6857_p2 is absorbed into DSP mul_ln1118_422_fu_6857_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_414_fu_5331_p2, operation Mode is: A2*(B:0x73).\n",
      "DSP Report: register mul_ln1118_415_fu_6850_p2 is absorbed into DSP mul_ln1118_414_fu_5331_p2.\n",
      "DSP Report: operator mul_ln1118_414_fu_5331_p2 is absorbed into DSP mul_ln1118_414_fu_5331_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_406_fu_6099_p2, operation Mode is: A2*(B:0xbe).\n",
      "DSP Report: register mul_ln1118_404_fu_4306_p2 is absorbed into DSP mul_ln1118_406_fu_6099_p2.\n",
      "DSP Report: operator mul_ln1118_406_fu_6099_p2 is absorbed into DSP mul_ln1118_406_fu_6099_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_410_fu_5538_p2, operation Mode is: A2*(B:0x92).\n",
      "DSP Report: register mul_ln1118_411_fu_6846_p2 is absorbed into DSP mul_ln1118_410_fu_5538_p2.\n",
      "DSP Report: operator mul_ln1118_410_fu_5538_p2 is absorbed into DSP mul_ln1118_410_fu_5538_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_926_fu_5299_p2, operation Mode is: A2*(B:0x3ff74).\n",
      "DSP Report: register mul_ln1118_927_fu_5300_p2 is absorbed into DSP mul_ln1118_926_fu_5299_p2.\n",
      "DSP Report: operator mul_ln1118_926_fu_5299_p2 is absorbed into DSP mul_ln1118_926_fu_5299_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_930_fu_7692_p2, operation Mode is: A2*(B:0x3ff4b).\n",
      "DSP Report: register mul_ln1118_931_fu_4867_p2 is absorbed into DSP mul_ln1118_930_fu_7692_p2.\n",
      "DSP Report: operator mul_ln1118_930_fu_7692_p2 is absorbed into DSP mul_ln1118_930_fu_7692_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_916_fu_3982_p2, operation Mode is: A2*(B:0x3ff83).\n",
      "DSP Report: register mul_ln1118_918_fu_5291_p2 is absorbed into DSP mul_ln1118_916_fu_3982_p2.\n",
      "DSP Report: operator mul_ln1118_916_fu_3982_p2 is absorbed into DSP mul_ln1118_916_fu_3982_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_919_fu_4900_p2, operation Mode is: A2*(B:0x3ff72).\n",
      "DSP Report: register mul_ln1118_922_fu_5295_p2 is absorbed into DSP mul_ln1118_919_fu_4900_p2.\n",
      "DSP Report: operator mul_ln1118_919_fu_4900_p2 is absorbed into DSP mul_ln1118_919_fu_4900_p2.\n",
      "INFO: [Synth 8-4471] merging register 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_314/ap_ce_reg_reg' into 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_298/ap_ce_reg_reg' [/home/ayush/lasthls4ml/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:279]\n",
      "DSP Report: Generating DSP mul_ln1118_37_fu_196_p2, operation Mode is: A*(B:0x3feed).\n",
      "DSP Report: operator mul_ln1118_37_fu_196_p2 is absorbed into DSP mul_ln1118_37_fu_196_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_fu_207_p2, operation Mode is: A*(B:0x789).\n",
      "DSP Report: operator mul_ln1118_fu_207_p2 is absorbed into DSP mul_ln1118_fu_207_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_27_fu_216_p2, operation Mode is: A*(B:0x3f8a8).\n",
      "DSP Report: operator mul_ln1118_27_fu_216_p2 is absorbed into DSP mul_ln1118_27_fu_216_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_19_fu_222_p2, operation Mode is: A*(B:0x3f9c3).\n",
      "DSP Report: operator mul_ln1118_19_fu_222_p2 is absorbed into DSP mul_ln1118_19_fu_222_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_10_fu_204_p2, operation Mode is: A*(B:0x3f4b3).\n",
      "DSP Report: operator mul_ln1118_10_fu_204_p2 is absorbed into DSP mul_ln1118_10_fu_204_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_28_fu_194_p2, operation Mode is: A*(B:0x45d).\n",
      "DSP Report: operator mul_ln1118_28_fu_194_p2 is absorbed into DSP mul_ln1118_28_fu_194_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_20_fu_190_p2, operation Mode is: A*(B:0x3feb2).\n",
      "DSP Report: operator mul_ln1118_20_fu_190_p2 is absorbed into DSP mul_ln1118_20_fu_190_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_38_fu_213_p2, operation Mode is: A*(B:0x365).\n",
      "DSP Report: operator mul_ln1118_38_fu_213_p2 is absorbed into DSP mul_ln1118_38_fu_213_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_11_fu_226_p2, operation Mode is: A*(B:0x3fbd1).\n",
      "DSP Report: operator mul_ln1118_11_fu_226_p2 is absorbed into DSP mul_ln1118_11_fu_226_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_29_fu_192_p2, operation Mode is: A*(B:0x3fbfa).\n",
      "DSP Report: operator mul_ln1118_29_fu_192_p2 is absorbed into DSP mul_ln1118_29_fu_192_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_21_fu_188_p2, operation Mode is: A*(B:0x3f999).\n",
      "DSP Report: operator mul_ln1118_21_fu_188_p2 is absorbed into DSP mul_ln1118_21_fu_188_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_39_fu_224_p2, operation Mode is: A*(B:0x292).\n",
      "DSP Report: operator mul_ln1118_39_fu_224_p2 is absorbed into DSP mul_ln1118_39_fu_224_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_12_fu_201_p2, operation Mode is: A*(B:0x3ffae).\n",
      "DSP Report: operator mul_ln1118_12_fu_201_p2 is absorbed into DSP mul_ln1118_12_fu_201_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_30_fu_195_p2, operation Mode is: A*(B:0x3ff5f).\n",
      "DSP Report: operator mul_ln1118_30_fu_195_p2 is absorbed into DSP mul_ln1118_30_fu_195_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_22_fu_214_p2, operation Mode is: A*(B:0x3fbf4).\n",
      "DSP Report: operator mul_ln1118_22_fu_214_p2 is absorbed into DSP mul_ln1118_22_fu_214_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_40_fu_210_p2, operation Mode is: A*(B:0x3f76b).\n",
      "DSP Report: operator mul_ln1118_40_fu_210_p2 is absorbed into DSP mul_ln1118_40_fu_210_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_13_fu_227_p2, operation Mode is: A*(B:0x142).\n",
      "DSP Report: operator mul_ln1118_13_fu_227_p2 is absorbed into DSP mul_ln1118_13_fu_227_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_31_fu_205_p2, operation Mode is: A*(B:0x3feb7).\n",
      "DSP Report: operator mul_ln1118_31_fu_205_p2 is absorbed into DSP mul_ln1118_31_fu_205_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_23_fu_223_p2, operation Mode is: A*(B:0x67b).\n",
      "DSP Report: operator mul_ln1118_23_fu_223_p2 is absorbed into DSP mul_ln1118_23_fu_223_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_41_fu_198_p2, operation Mode is: A*(B:0x3fd49).\n",
      "DSP Report: operator mul_ln1118_41_fu_198_p2 is absorbed into DSP mul_ln1118_41_fu_198_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_14_fu_225_p2, operation Mode is: A*(B:0x4a9).\n",
      "DSP Report: operator mul_ln1118_14_fu_225_p2 is absorbed into DSP mul_ln1118_14_fu_225_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_32_fu_217_p2, operation Mode is: A*(B:0x3ffca).\n",
      "DSP Report: operator mul_ln1118_32_fu_217_p2 is absorbed into DSP mul_ln1118_32_fu_217_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_24_fu_218_p2, operation Mode is: A*(B:0x3fdce).\n",
      "DSP Report: operator mul_ln1118_24_fu_218_p2 is absorbed into DSP mul_ln1118_24_fu_218_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_42_fu_197_p2, operation Mode is: A*(B:0x3f62a).\n",
      "DSP Report: operator mul_ln1118_42_fu_197_p2 is absorbed into DSP mul_ln1118_42_fu_197_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_15_fu_208_p2, operation Mode is: A*(B:0x333).\n",
      "DSP Report: operator mul_ln1118_15_fu_208_p2 is absorbed into DSP mul_ln1118_15_fu_208_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_33_fu_199_p2, operation Mode is: A*(B:0x3ffa9).\n",
      "DSP Report: operator mul_ln1118_33_fu_199_p2 is absorbed into DSP mul_ln1118_33_fu_199_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_25_fu_221_p2, operation Mode is: A*(B:0x3fb55).\n",
      "DSP Report: operator mul_ln1118_25_fu_221_p2 is absorbed into DSP mul_ln1118_25_fu_221_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_43_fu_211_p2, operation Mode is: A*(B:0x39f).\n",
      "DSP Report: operator mul_ln1118_43_fu_211_p2 is absorbed into DSP mul_ln1118_43_fu_211_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_16_fu_206_p2, operation Mode is: A*(B:0x3fce0).\n",
      "DSP Report: operator mul_ln1118_16_fu_206_p2 is absorbed into DSP mul_ln1118_16_fu_206_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_34_fu_189_p2, operation Mode is: A*(B:0x3fa1a).\n",
      "DSP Report: operator mul_ln1118_34_fu_189_p2 is absorbed into DSP mul_ln1118_34_fu_189_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_44_fu_209_p2, operation Mode is: A*(B:0x3fd9e).\n",
      "DSP Report: operator mul_ln1118_44_fu_209_p2 is absorbed into DSP mul_ln1118_44_fu_209_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_17_fu_202_p2, operation Mode is: A*(B:0x3ff9d).\n",
      "DSP Report: operator mul_ln1118_17_fu_202_p2 is absorbed into DSP mul_ln1118_17_fu_202_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_35_fu_193_p2, operation Mode is: A*(B:0x4e2).\n",
      "DSP Report: operator mul_ln1118_35_fu_193_p2 is absorbed into DSP mul_ln1118_35_fu_193_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_45_fu_219_p2, operation Mode is: A*(B:0x3fed0).\n",
      "DSP Report: operator mul_ln1118_45_fu_219_p2 is absorbed into DSP mul_ln1118_45_fu_219_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_18_fu_200_p2, operation Mode is: A*(B:0x3fe7a).\n",
      "DSP Report: operator mul_ln1118_18_fu_200_p2 is absorbed into DSP mul_ln1118_18_fu_200_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_36_fu_212_p2, operation Mode is: A*(B:0x3fe50).\n",
      "DSP Report: operator mul_ln1118_36_fu_212_p2 is absorbed into DSP mul_ln1118_36_fu_212_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_26_fu_215_p2, operation Mode is: A*(B:0x406).\n",
      "DSP Report: operator mul_ln1118_26_fu_215_p2 is absorbed into DSP mul_ln1118_26_fu_215_p2.\n",
      "DSP Report: Generating DSP myproject_mul_mul_17ns_18s_26_1_1_U44/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.\n",
      "DSP Report: register sext_ln1116_reg_2298_reg is absorbed into DSP myproject_mul_mul_17ns_18s_26_1_1_U44/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register myproject_mul_mul_17ns_18s_26_1_1_U44/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_17ns_18s_26_1_1_U44/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register myproject_mul_mul_17ns_18s_26_1_1_U44/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_17ns_18s_26_1_1_U44/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_17ns_18s_26_1_1_U44/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_17ns_18s_26_1_1_U44/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_17ns_18s_26_1_1_U45/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.\n",
      "DSP Report: register sext_ln1116_reg_2298_reg is absorbed into DSP myproject_mul_mul_17ns_18s_26_1_1_U45/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register myproject_mul_mul_17ns_18s_26_1_1_U45/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_17ns_18s_26_1_1_U45/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register myproject_mul_mul_17ns_18s_26_1_1_U45/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_17ns_18s_26_1_1_U45/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_17ns_18s_26_1_1_U45/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_17ns_18s_26_1_1_U45/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP res_0_V_write_assign_reg_2308_reg, operation Mode is: (A''*B)'.\n",
      "DSP Report: register res_0_V_write_assign_reg_2308_reg is absorbed into DSP res_0_V_write_assign_reg_2308_reg.\n",
      "DSP Report: register res_0_V_write_assign_reg_2308_reg is absorbed into DSP res_0_V_write_assign_reg_2308_reg.\n",
      "DSP Report: register res_0_V_write_assign_reg_2308_reg is absorbed into DSP res_0_V_write_assign_reg_2308_reg.\n",
      "DSP Report: operator myproject_mul_mul_17ns_18s_26_1_1_U36/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP res_0_V_write_assign_reg_2308_reg.\n",
      "DSP Report: Generating DSP res_1_V_write_assign_reg_2313_reg, operation Mode is: (A''*B)'.\n",
      "DSP Report: register res_1_V_write_assign_reg_2313_reg is absorbed into DSP res_1_V_write_assign_reg_2313_reg.\n",
      "DSP Report: register res_1_V_write_assign_reg_2313_reg is absorbed into DSP res_1_V_write_assign_reg_2313_reg.\n",
      "DSP Report: register res_1_V_write_assign_reg_2313_reg is absorbed into DSP res_1_V_write_assign_reg_2313_reg.\n",
      "DSP Report: operator myproject_mul_mul_17ns_18s_26_1_1_U37/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP res_1_V_write_assign_reg_2313_reg.\n",
      "DSP Report: Generating DSP res_2_V_write_assign_reg_2318_reg, operation Mode is: (A''*B)'.\n",
      "DSP Report: register res_2_V_write_assign_reg_2318_reg is absorbed into DSP res_2_V_write_assign_reg_2318_reg.\n",
      "DSP Report: register res_2_V_write_assign_reg_2318_reg is absorbed into DSP res_2_V_write_assign_reg_2318_reg.\n",
      "DSP Report: register res_2_V_write_assign_reg_2318_reg is absorbed into DSP res_2_V_write_assign_reg_2318_reg.\n",
      "DSP Report: operator myproject_mul_mul_17ns_18s_26_1_1_U38/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP res_2_V_write_assign_reg_2318_reg.\n",
      "DSP Report: Generating DSP res_3_V_write_assign_reg_2323_reg, operation Mode is: (A''*B)'.\n",
      "DSP Report: register res_3_V_write_assign_reg_2323_reg is absorbed into DSP res_3_V_write_assign_reg_2323_reg.\n",
      "DSP Report: register res_3_V_write_assign_reg_2323_reg is absorbed into DSP res_3_V_write_assign_reg_2323_reg.\n",
      "DSP Report: register res_3_V_write_assign_reg_2323_reg is absorbed into DSP res_3_V_write_assign_reg_2323_reg.\n",
      "DSP Report: operator myproject_mul_mul_17ns_18s_26_1_1_U39/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP res_3_V_write_assign_reg_2323_reg.\n",
      "DSP Report: Generating DSP res_4_V_write_assign_reg_2328_reg, operation Mode is: (A''*B2)'.\n",
      "DSP Report: register res_4_V_write_assign_reg_2328_reg is absorbed into DSP res_4_V_write_assign_reg_2328_reg.\n",
      "DSP Report: register res_4_V_write_assign_reg_2328_reg is absorbed into DSP res_4_V_write_assign_reg_2328_reg.\n",
      "DSP Report: register sext_ln1116_reg_2298_reg is absorbed into DSP res_4_V_write_assign_reg_2328_reg.\n",
      "DSP Report: register res_4_V_write_assign_reg_2328_reg is absorbed into DSP res_4_V_write_assign_reg_2328_reg.\n",
      "DSP Report: operator myproject_mul_mul_17ns_18s_26_1_1_U40/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP res_4_V_write_assign_reg_2328_reg.\n",
      "DSP Report: Generating DSP res_5_V_write_assign_reg_2333_reg, operation Mode is: (A''*B2)'.\n",
      "DSP Report: register res_5_V_write_assign_reg_2333_reg is absorbed into DSP res_5_V_write_assign_reg_2333_reg.\n",
      "DSP Report: register res_5_V_write_assign_reg_2333_reg is absorbed into DSP res_5_V_write_assign_reg_2333_reg.\n",
      "DSP Report: register sext_ln1116_reg_2298_reg is absorbed into DSP res_5_V_write_assign_reg_2333_reg.\n",
      "DSP Report: register res_5_V_write_assign_reg_2333_reg is absorbed into DSP res_5_V_write_assign_reg_2333_reg.\n",
      "DSP Report: operator myproject_mul_mul_17ns_18s_26_1_1_U41/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP res_5_V_write_assign_reg_2333_reg.\n",
      "DSP Report: Generating DSP res_6_V_write_assign_reg_2338_reg, operation Mode is: (A''*B2)'.\n",
      "DSP Report: register res_6_V_write_assign_reg_2338_reg is absorbed into DSP res_6_V_write_assign_reg_2338_reg.\n",
      "DSP Report: register res_6_V_write_assign_reg_2338_reg is absorbed into DSP res_6_V_write_assign_reg_2338_reg.\n",
      "DSP Report: register sext_ln1116_reg_2298_reg is absorbed into DSP res_6_V_write_assign_reg_2338_reg.\n",
      "DSP Report: register res_6_V_write_assign_reg_2338_reg is absorbed into DSP res_6_V_write_assign_reg_2338_reg.\n",
      "DSP Report: operator myproject_mul_mul_17ns_18s_26_1_1_U42/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP res_6_V_write_assign_reg_2338_reg.\n",
      "DSP Report: Generating DSP res_7_V_write_assign_reg_2343_reg, operation Mode is: (A''*B2)'.\n",
      "DSP Report: register res_7_V_write_assign_reg_2343_reg is absorbed into DSP res_7_V_write_assign_reg_2343_reg.\n",
      "DSP Report: register res_7_V_write_assign_reg_2343_reg is absorbed into DSP res_7_V_write_assign_reg_2343_reg.\n",
      "DSP Report: register sext_ln1116_reg_2298_reg is absorbed into DSP res_7_V_write_assign_reg_2343_reg.\n",
      "DSP Report: register res_7_V_write_assign_reg_2343_reg is absorbed into DSP res_7_V_write_assign_reg_2343_reg.\n",
      "DSP Report: operator myproject_mul_mul_17ns_18s_26_1_1_U43/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP res_7_V_write_assign_reg_2343_reg.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2, operation Mode is: A2*(B:0x10f).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_48_fu_149_p2, operation Mode is: A2*(B:0x3fdb3).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_48_fu_149_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_48_fu_149_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_48_fu_149_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_48_fu_149_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_52_fu_135_p2, operation Mode is: A2*(B:0xcf).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_52_fu_135_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_52_fu_135_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_52_fu_135_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_52_fu_135_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_55_fu_146_p2, operation Mode is: A2*(B:0x4fc).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_55_fu_146_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_55_fu_146_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_55_fu_146_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_55_fu_146_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_60_fu_134_p2, operation Mode is: A2*(B:0x56e).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_60_fu_134_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_60_fu_134_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_60_fu_134_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_60_fu_134_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_49_fu_136_p2, operation Mode is: A2*(B:0x3fd83).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_49_fu_136_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_49_fu_136_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_49_fu_136_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_49_fu_136_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_53_fu_139_p2, operation Mode is: A2*(B:0x2ab).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_53_fu_139_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_53_fu_139_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_53_fu_139_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_53_fu_139_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_56_fu_151_p2, operation Mode is: A2*(B:0x3fe30).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_56_fu_151_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_56_fu_151_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_56_fu_151_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_56_fu_151_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_fu_148_p2, operation Mode is: A2*(B:0x34).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_fu_148_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_fu_148_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_fu_148_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_fu_148_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_61_fu_141_p2, operation Mode is: A2*(B:0x3fcb8).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_61_fu_141_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_61_fu_141_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_61_fu_141_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_61_fu_141_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_50_fu_138_p2, operation Mode is: A2*(B:0x3fe6a).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_50_fu_138_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_50_fu_138_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_50_fu_138_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_50_fu_138_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_54_fu_144_p2, operation Mode is: A2*(B:0x4f5).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_54_fu_144_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_54_fu_144_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_54_fu_144_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_54_fu_144_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_57_fu_140_p2, operation Mode is: A2*(B:0x56).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_57_fu_140_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_57_fu_140_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_57_fu_140_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_57_fu_140_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_46_fu_153_p2, operation Mode is: A2*(B:0x155).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_46_fu_153_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_46_fu_153_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_46_fu_153_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_46_fu_153_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_51_fu_150_p2, operation Mode is: A2*(B:0x5a7).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_51_fu_150_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_51_fu_150_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_51_fu_150_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_51_fu_150_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_58_fu_147_p2, operation Mode is: A2*(B:0x2a6).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_58_fu_147_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_58_fu_147_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_58_fu_147_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_58_fu_147_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_62_fu_143_p2, operation Mode is: A2*(B:0x1ef).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_62_fu_143_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_62_fu_143_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_62_fu_143_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_62_fu_143_p2.\n",
      "DSP Report: Generating DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_47_fu_152_p2, operation Mode is: A2*(B:0x582).\n",
      "DSP Report: register call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_47_fu_152_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_47_fu_152_p2.\n",
      "DSP Report: operator call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_47_fu_152_p2 is absorbed into DSP call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_47_fu_152_p2.\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/\\grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_314/p_Result_25_reg_558_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/\\grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_314/ap_return_int_reg_reg[17] )\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:11 . Memory (MB): peak = 3174.348 ; gain = 1657.129 ; free physical = 377 ; free virtual = 99596\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "DSP: Preliminary Mapping\tReport (see note below)\n",
      "+-------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|Module Name                                                              | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | \n",
      "+-------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff86)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff67)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe9)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x66)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x74)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xeb)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xed)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x7d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x58)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe3)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x56)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff53)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3fed1)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x92)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1d)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x8a)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x62)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffeb)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff98)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa3)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1d)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffea)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffbb)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffad)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffea)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa8)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff7d)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff76)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffab)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffaa)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffea)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x34)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x63)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x37)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x7d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x37)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb4)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x53)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x55)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x92)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x7a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x32)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x54)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff98)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff74)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcf)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcc)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd2)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd2)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffab)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffce)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa9)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffce)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff99)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8d)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb1)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffce)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd6)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd4)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2e)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x35)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x57)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffca)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe7)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff5f)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8b)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff4c)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff46)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff35)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa2)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8e)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa7)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb2)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffbb)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb6)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd6)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffce)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x31)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x43)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffbd)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8c)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffbb)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb9)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x37)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff89)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffad)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x61)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x49)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffad)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd1)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8e)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x59)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x74)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb6)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff83)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffba)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa9)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xda)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x37)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x36)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff5f)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x51)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffba)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcc)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x95)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x9b)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x61)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xb6)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x32)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff67)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8f)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe7)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb7)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x62)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa4)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe9)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x31)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff98)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffeb)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x73)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff86)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcc)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd2)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x67)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff94)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff98)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x29)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x49)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffeb)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x35)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x34)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff91)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff5a)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff93)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x31)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9f)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9e)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe9)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff68)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe7)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff3f)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb4)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff33)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9a)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff54)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff74)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8e)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa1)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff85)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff76)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff93)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff76)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff72)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | (A2*(B:0x3ff95))' | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x56)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa1)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x34)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x32)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1b)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff74)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff47)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff13)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd2)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffca)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa8)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe9)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1d)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffce)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffba)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x56)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x71)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff85)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe7)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x55)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x54)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffaf)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x51)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x55)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x35)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff92)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x59)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x35)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe9)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x29)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff97)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x35)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x67)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x29)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe6)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x36)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff67)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe3)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd6)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x43)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x76)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x77)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x9f)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x25)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x55)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x51)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1d)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x73)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x85)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x35)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x37)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x25)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x69)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa7)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x35)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x57)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x53)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2e)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2e)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x8a)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x53)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x75)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x36)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x83)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x32)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x8c)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff0f)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x71)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9c)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x49)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x69)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x94)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x56)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x64)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x25)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x65)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa2)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xba)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x94)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x51)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x9a)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x55)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xb4)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x75)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x61)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x71)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x31)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa4)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff67)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff25)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffeb)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x91)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff4d)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x83)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd1)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe6)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x7b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x94)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x8a)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xd7)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x76)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x68)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe6)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff6b)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xdd)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe9)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd4)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff92)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x59)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa4)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa7)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff94)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x54)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x85)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff2c)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff69)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffce)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1d)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff15)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x43)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff5b)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcf)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff6b)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x43)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x31)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1d)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd4)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x62)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x91)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffaf)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd6)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x66)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x63)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x32)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xe9)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | (A2*(B:0x3ff96))' | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x98)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x49)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffeb)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff4a)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffac)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x74)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcf)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa2)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcc)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa7)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe3)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe6)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff99)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | (A2*(B:0x7b))'    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1b)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x91)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x58)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff3a)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe6)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffeb)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa1)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff19)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa7)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd1)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x62)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff94)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9a)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffea)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcc)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffae)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1b)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8c)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff85)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffab)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8c)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff85)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff6f)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd1)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x57)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd4)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x31)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe7)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x72)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff17)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff91)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x31)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffad)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | (A2*(B:0x3ff7a))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x37)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff85)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe9)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9f)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x34)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8b)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x59)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x31)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x32)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x56)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x65)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | (A2*(B:0xe7))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff6a)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | (A2*(B:0x5c))'    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffce)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa9)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd4)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb1)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffca)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff63)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x25)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x35)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1b)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff75)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff32)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1b)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x51)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x58)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1d)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd1)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x79)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2e)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x25)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffbd)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x54)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa9)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x9c)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x8c)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe6)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb4)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffae)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3fee1)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff07)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3fe91)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3fe84)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd1)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffab)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x75)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x51)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x59)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xab)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x29)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xbf)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x8a)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x57)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x8b)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd2)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x67)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x73)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe6)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff92)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff1f)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x79)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff5c)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x12f)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xbf)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xc4)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc6)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffbb)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x9b)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffab)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffeb)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb7)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff2b)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x65)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb1)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd6)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x55)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd6)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff62)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffea)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa8)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd1)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff95)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x53)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x25)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe3)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x61)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x25)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x31)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x9d)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff61)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd1)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe6)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff57)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x35)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcf)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcc)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffbb)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffce)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x37)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x36)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe6)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff21)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x74)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x32)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x62)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xdc)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa8)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xba)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa9)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd6)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb1)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x66)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x8f)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x35)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x85)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x32)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa6)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x63)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcc)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff65)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff79)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff87)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x9b)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffea)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | (A2*(B:0xab))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x77)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe9)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa8)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd4)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xb0)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x71)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd1)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb4)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe7)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa8)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcc)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff97)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd6)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff97)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x25)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x54)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x62)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x34)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x66)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x37)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x32)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x63)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd4)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa4)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x9d)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x9f)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x76)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x58)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x71)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | (A2*(B:0x1d))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x53)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x43)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x51)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a1)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xfa)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x129)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x83)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe6)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffbd)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff96)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff79)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x10e)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x142)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x7d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x96)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd1)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcc)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x62)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff75)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xb5)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xc9)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff3e)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3fe41)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff6e)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3feed)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff6d)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3fe0a)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3fdf4)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff2f)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3fe6a)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3fee7)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2e)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9e)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x75)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa4)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x96)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd1)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x55)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x79)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x68)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x43)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x51)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa4)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff65)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff45)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8d)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd2)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2e)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd2)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff7d)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8d)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff53)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff63)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffea)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2e)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x29)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffaa)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x49)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x7b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x76)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xc6)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xd4)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffeb)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb6)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x37)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffae)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa4)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x65)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x25)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffca)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x34)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x67)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x54)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd4)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff65)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | (A2*(B:0x3ff5b))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x57)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x55)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x49)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x9c)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xf9)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x9a)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xcb)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x62)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x53)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x43)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x72)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x68)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa3)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x58)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xcd)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x94)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x125)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x51)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x95)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x9a)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x77)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x56)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1b)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffea)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2e)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x59)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x57)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe3)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x53)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x32)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffea)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffeb)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe3)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe3)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff83)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd4)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8c)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x37)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe3)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x8b)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x65)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd1)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1b)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x75)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffac)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9d)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1b)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x31)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x56)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff71)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff67)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffae)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcc)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9b)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff77)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8b)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x36)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x29)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffca)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1d)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x55)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff72)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffaa)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x99)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa6)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x97)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x68)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe7)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffbd)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffad)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffce)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff98)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd1)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa6)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff5c)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe6)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb1)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe6)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffce)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x67)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffea)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff7b)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xaf)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x34)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffeb)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x67)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x25)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x63)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff72)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe3)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2e)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd2)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffbd)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe9)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1d)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe6)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe7)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff99)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff6b)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff6e)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff48)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd2)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc6)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb7)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x9f)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe9)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffeb)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x29)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa9)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffeb)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe3)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe6)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x34)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff98)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffea)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1b)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd6)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd4)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd6)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x36)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1b)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa1)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffae)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9d)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb7)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8f)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa6)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x29)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x32)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x94)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x9c)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa6)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x64)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x92)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xe1)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xc3)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x51)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x34)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x51)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcc)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9c)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x89)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xd6)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x8c)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x97)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xaf)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1b)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa8)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x29)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x64)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x34)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x43)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff83)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff91)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff99)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff5b)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8e)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff92)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb1)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2e)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd4)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8c)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff95)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xb0)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | (A2*(B:0x3ffa5))' | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffae)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffac)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | (A2*(B:0x3ff77))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2e)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff79)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff89)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2e)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x85)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xb3)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff99)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9a)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff56)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff4b)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff71)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff2e)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff6f)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x58)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa6)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb6)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1d)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb2)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe3)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff61)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff66)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff38)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff4e)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8c)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8f)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff91)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff5c)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff09)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3fee6)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe6)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff6b)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x25)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff49)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff32)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffeb)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff47)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff72)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd6)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff74)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9f)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff3a)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff71)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe9)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff7b)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8a)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9f)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | (A2*(B:0x3ffb9))' | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa9)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa1)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff79)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9b)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8a)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8a)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcf)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff6c)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9b)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb6)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff95)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9c)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x29)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd7)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffba)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa6)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x68)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x8c)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff98)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x68)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x32)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x37)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x43)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe7)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x7b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x53)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcf)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x58)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff64)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffbb)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff95)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff67)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdd)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff42)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff7b)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff66)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x67)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb1)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | (A2*(B:0x3ffb4))' | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff37)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff63)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffce)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe9)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x37)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd4)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb7)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffea)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff69)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9a)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb6)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe3)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | (A2*(B:0x3ff58))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x73)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xc4)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff2d)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x72)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb9)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffbd)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffaf)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa5)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8f)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x7a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x87)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x93)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x73)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6f)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff87)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa2)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe7)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffeb)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3fe11)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3fed3)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3fe4e)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3fdfd)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x56)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x56)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x65)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x72)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x29)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x57)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x8f)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe7)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x58)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x35)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x66)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe7)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x59)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffca)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x69)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd6)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd2)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x43)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x57)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xaf)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x9d)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xb7)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x131)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9c)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x73)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x29)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff73)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | (A2*(B:0x3ff8d))' | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x79)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x86)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffc3)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x68)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffb2)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x7b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1d)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa4)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9a)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffca)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x99)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa7)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9d)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffba)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x69)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x8c)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x68)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xa9)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x66)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x57)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff7d)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa6)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3fed4)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff26)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff67)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa6)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x51)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffa3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd4)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x4a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffaf)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd5)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff8e)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff52)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xae)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x123)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x45)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x8f)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x93)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x7a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x73)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x93)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff3a)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff54)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff74)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe7)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffcc)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xb3)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x58)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x52)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x49)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x55)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x29)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x5b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x8a)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x119)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x6d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffe5)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff9d)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff75)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x2d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x36)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffd9)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ffce)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x64)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1b)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x35)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x37)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x85)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x85)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x73)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0xbe)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x92)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff74)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff4b)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff83)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0           | A2*(B:0x3ff72)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3feed)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x789)       | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f8a8)     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f9c3)     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f4b3)     | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x45d)       | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3feb2)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x365)       | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fbd1)     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fbfa)     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f999)     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x292)       | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ffae)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff5f)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fbf4)     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f76b)     | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x142)       | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3feb7)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x67b)       | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd49)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x4a9)       | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ffca)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fdce)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f62a)     | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x333)       | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ffa9)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fb55)     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x39f)       | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fce0)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fa1a)     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd9e)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff9d)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x4e2)       | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fed0)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe7a)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe50)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x406)       | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s            | A''*B2            | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s            | A''*B2            | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s            | (A''*B)'          | 18     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s            | (A''*B)'          | 18     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s            | (A''*B)'          | 18     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s            | (A''*B)'          | 18     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s            | (A''*B2)'         | 18     | 18     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 1    | 0    | \n",
      "|softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s            | (A''*B2)'         | 18     | 18     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 1    | 0    | \n",
      "|softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s            | (A''*B2)'         | 18     | 18     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 1    | 0    | \n",
      "|softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s            | (A''*B2)'         | 18     | 18     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 1    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x10f)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x3fdb3)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0xcf)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x4fc)      | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x56e)      | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x3fd83)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x2ab)      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x3fe30)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x34)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x3fcb8)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x3fe6a)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x4f5)      | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x56)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x155)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x5a7)      | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x2a6)      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x1ef)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject__GCB1                                                          | A2*(B:0x582)      | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "+-------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                        |Replication |Instances |\n",
      "+------+---------------------------------------------------------------------+------------+----------+\n",
      "|1     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB0  |           1|     24922|\n",
      "|2     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB1  |           1|      3493|\n",
      "|3     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB2  |           1|      2354|\n",
      "|4     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB3  |           1|      4043|\n",
      "|5     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB4  |           1|      6863|\n",
      "|6     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB5  |           1|      8102|\n",
      "|7     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB6  |           1|      6212|\n",
      "|8     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB7  |           1|      8049|\n",
      "|9     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB8  |           1|     13540|\n",
      "|10    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB9  |           1|     17207|\n",
      "|11    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB10 |           1|     11452|\n",
      "|12    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB11 |           1|      5655|\n",
      "|13    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB12 |           1|      5443|\n",
      "|14    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB13 |           1|      8163|\n",
      "|15    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB14 |           1|     12603|\n",
      "|16    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB15 |           1|     18240|\n",
      "|17    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB16 |           1|      7657|\n",
      "|18    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB17 |           1|      7411|\n",
      "|19    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB18 |           1|      5099|\n",
      "|20    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB19 |           1|     16578|\n",
      "|21    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB20 |           1|      5884|\n",
      "|22    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB21 |           1|      4402|\n",
      "|23    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB22 |           1|     20242|\n",
      "|24    |myproject__GCB0                                                      |           1|     50176|\n",
      "|25    |myproject__GCB1                                                      |           1|      7996|\n",
      "+------+---------------------------------------------------------------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:14 . Memory (MB): peak = 3174.348 ; gain = 1657.129 ; free physical = 288 ; free virtual = 99592\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                        |Replication |Instances |\n",
      "+------+---------------------------------------------------------------------+------------+----------+\n",
      "|1     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB0  |           1|     24922|\n",
      "|2     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB1  |           1|      3493|\n",
      "|3     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB2  |           1|      2354|\n",
      "|4     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB3  |           1|      4043|\n",
      "|5     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB4  |           1|      6863|\n",
      "|6     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB5  |           1|      8102|\n",
      "|7     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB6  |           1|      6212|\n",
      "|8     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB7  |           1|      8049|\n",
      "|9     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB8  |           1|     13540|\n",
      "|10    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB9  |           1|     17207|\n",
      "|11    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB10 |           1|     11452|\n",
      "|12    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB11 |           1|      5655|\n",
      "|13    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB12 |           1|      5443|\n",
      "|14    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB13 |           1|      8163|\n",
      "|15    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB14 |           1|     12603|\n",
      "|16    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB15 |           1|     18240|\n",
      "|17    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB16 |           1|      7657|\n",
      "|18    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB17 |           1|      7411|\n",
      "|19    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB18 |           1|      5099|\n",
      "|20    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB19 |           1|     16578|\n",
      "|21    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB20 |           1|      5884|\n",
      "|22    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB21 |           1|      4402|\n",
      "|23    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB22 |           1|     20242|\n",
      "|24    |myproject__GCB0                                                      |           1|     43800|\n",
      "|25    |myproject__GCB1                                                      |           1|      7996|\n",
      "+------+---------------------------------------------------------------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/invert_table2_U/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:23 . Memory (MB): peak = 3200.086 ; gain = 1682.867 ; free physical = 212 ; free virtual = 99525\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                        |Replication |Instances |\n",
      "+------+---------------------------------------------------------------------+------------+----------+\n",
      "|1     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB0  |           1|     15506|\n",
      "|2     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB1  |           1|      1533|\n",
      "|3     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB2  |           1|      1186|\n",
      "|4     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB3  |           1|      1940|\n",
      "|5     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB4  |           1|      2441|\n",
      "|6     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB5  |           1|      3242|\n",
      "|7     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB6  |           1|      2533|\n",
      "|8     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB7  |           1|      3725|\n",
      "|9     |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB8  |           1|      6552|\n",
      "|10    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB9  |           1|      6881|\n",
      "|11    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB10 |           1|      5849|\n",
      "|12    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB11 |           1|      2755|\n",
      "|13    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB12 |           1|      2608|\n",
      "|14    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB13 |           1|      4061|\n",
      "|15    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB14 |           1|      6164|\n",
      "|16    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB15 |           1|      6712|\n",
      "|17    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB16 |           1|      2955|\n",
      "|18    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB17 |           1|      3036|\n",
      "|19    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB18 |           1|      2716|\n",
      "|20    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB19 |           1|      5695|\n",
      "|21    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB20 |           1|      3390|\n",
      "|22    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB21 |           1|      2058|\n",
      "|23    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0__GB22 |           1|      7585|\n",
      "|24    |myproject__GCB0                                                      |           1|     21900|\n",
      "|25    |myproject__GCB1                                                      |           1|      3718|\n",
      "+------+---------------------------------------------------------------------+------------+----------+\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-7053] The timing for the instance grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/invert_table2_U/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:01:34 . Memory (MB): peak = 3313.844 ; gain = 1796.625 ; free physical = 268 ; free virtual = 99609\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:01:34 . Memory (MB): peak = 3313.844 ; gain = 1796.625 ; free physical = 270 ; free virtual = 99611\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:41 ; elapsed = 00:01:38 . Memory (MB): peak = 3313.844 ; gain = 1796.625 ; free physical = 252 ; free virtual = 99595\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:01:38 . Memory (MB): peak = 3313.844 ; gain = 1796.625 ; free physical = 251 ; free virtual = 99592\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:01:44 . Memory (MB): peak = 3313.844 ; gain = 1796.625 ; free physical = 252 ; free virtual = 99596\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:01:47 ; elapsed = 00:01:44 . Memory (MB): peak = 3313.844 ; gain = 1796.625 ; free physical = 252 ; free virtual = 99596\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+----------------+------+\n",
      "|      |Cell            |Count |\n",
      "+------+----------------+------+\n",
      "|1     |BUFG            |     1|\n",
      "|2     |CARRY8          |  8189|\n",
      "|3     |DSP48E2         |  1259|\n",
      "|4     |DSP_ALU         |   438|\n",
      "|5     |DSP_A_B_DATA    |   438|\n",
      "|6     |DSP_C_DATA      |   438|\n",
      "|7     |DSP_MULTIPLIER  |   438|\n",
      "|8     |DSP_M_DATA      |   438|\n",
      "|9     |DSP_OUTPUT      |   438|\n",
      "|10    |DSP_PREADD      |   438|\n",
      "|11    |DSP_PREADD_DATA |   438|\n",
      "|12    |LUT1            |  2981|\n",
      "|13    |LUT2            | 35326|\n",
      "|14    |LUT3            | 24279|\n",
      "|15    |LUT4            | 17029|\n",
      "|16    |LUT5            |  3074|\n",
      "|17    |LUT6            |  4014|\n",
      "|18    |RAMB18E2        |     3|\n",
      "|19    |FDRE            | 34688|\n",
      "|20    |FDSE            |    65|\n",
      "|21    |IBUF            | 10954|\n",
      "|22    |OBUF            |   173|\n",
      "+------+----------------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+\n",
      "|      |Instance                                                                                    |Module                                                                                                                                                                       |Cells  |\n",
      "+------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+\n",
      "|1     |top                                                                                         |                                                                                                                                                                             | 145539|\n",
      "|2     |  call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_179              |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s                                                                                                                  |      5|\n",
      "|3     |  call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170             |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0                                                                                                                 |    468|\n",
      "|4     |    mul_ln1118_59_fu_145_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel                                                                |      8|\n",
      "|5     |    mul_ln1118_48_fu_149_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__26                                                            |      8|\n",
      "|6     |    mul_ln1118_52_fu_135_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__3                                                             |      8|\n",
      "|7     |    mul_ln1118_55_fu_146_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__8                                                             |      8|\n",
      "|8     |    mul_ln1118_60_fu_134_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__17                                                            |      8|\n",
      "|9     |    mul_ln1118_49_fu_136_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__21                                                            |      8|\n",
      "|10    |    mul_ln1118_53_fu_139_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__25                                                            |      8|\n",
      "|11    |    mul_ln1118_56_fu_151_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__30                                                            |      8|\n",
      "|12    |    mul_ln1118_fu_148_p2                                                                    |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__34                                                            |      8|\n",
      "|13    |    mul_ln1118_61_fu_141_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__18                                                            |      8|\n",
      "|14    |    mul_ln1118_50_fu_138_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__22                                                            |      8|\n",
      "|15    |    mul_ln1118_54_fu_144_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__28                                                            |      8|\n",
      "|16    |    mul_ln1118_57_fu_140_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__32                                                            |      8|\n",
      "|17    |    mul_ln1118_46_fu_153_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__36                                                            |      8|\n",
      "|18    |    mul_ln1118_51_fu_150_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__43                                                            |      8|\n",
      "|19    |    mul_ln1118_58_fu_147_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__46                                                            |      8|\n",
      "|20    |    mul_ln1118_62_fu_143_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__50                                                            |      8|\n",
      "|21    |    mul_ln1118_47_fu_152_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__53                                                            |      8|\n",
      "|22    |  call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_188              |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s                                                                                                                  |      8|\n",
      "|23    |  call_ret4_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0_fu_162 |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0                                                                                                     |    986|\n",
      "|24    |    mul_ln1118_37_fu_196_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__11                                                            |      8|\n",
      "|25    |    mul_ln1118_fu_207_p2                                                                    |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__13                                                            |      8|\n",
      "|26    |    mul_ln1118_27_fu_216_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__14                                                            |      8|\n",
      "|27    |    mul_ln1118_19_fu_222_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__15                                                            |      8|\n",
      "|28    |    mul_ln1118_10_fu_204_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__20                                                            |      8|\n",
      "|29    |    mul_ln1118_28_fu_194_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__23                                                            |      8|\n",
      "|30    |    mul_ln1118_20_fu_190_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__29                                                            |      8|\n",
      "|31    |    mul_ln1118_38_fu_213_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__33                                                            |      8|\n",
      "|32    |    mul_ln1118_11_fu_226_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__37                                                            |      8|\n",
      "|33    |    mul_ln1118_29_fu_192_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__39                                                            |      8|\n",
      "|34    |    mul_ln1118_21_fu_188_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__41                                                            |      8|\n",
      "|35    |    mul_ln1118_39_fu_224_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__47                                                            |      8|\n",
      "|36    |    mul_ln1118_12_fu_201_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__51                                                            |      8|\n",
      "|37    |    mul_ln1118_30_fu_195_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__54                                                            |      8|\n",
      "|38    |    mul_ln1118_22_fu_214_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__1                                                             |      8|\n",
      "|39    |    mul_ln1118_40_fu_210_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__2                                                             |      8|\n",
      "|40    |    mul_ln1118_13_fu_227_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__5                                                             |      8|\n",
      "|41    |    mul_ln1118_31_fu_205_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__7                                                             |      8|\n",
      "|42    |    mul_ln1118_23_fu_223_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__10                                                            |      8|\n",
      "|43    |    mul_ln1118_41_fu_198_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__12                                                            |      8|\n",
      "|44    |    mul_ln1118_14_fu_225_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__45                                                            |      8|\n",
      "|45    |    mul_ln1118_32_fu_217_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__49                                                            |      8|\n",
      "|46    |    mul_ln1118_24_fu_218_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__52                                                            |      8|\n",
      "|47    |    mul_ln1118_42_fu_197_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__19                                                            |      8|\n",
      "|48    |    mul_ln1118_15_fu_208_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__24                                                            |      8|\n",
      "|49    |    mul_ln1118_33_fu_199_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__4                                                             |      8|\n",
      "|50    |    mul_ln1118_25_fu_221_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__6                                                             |      8|\n",
      "|51    |    mul_ln1118_43_fu_211_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__9                                                             |      8|\n",
      "|52    |    mul_ln1118_16_fu_206_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__16                                                            |      8|\n",
      "|53    |    mul_ln1118_34_fu_189_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__27                                                            |      8|\n",
      "|54    |    mul_ln1118_44_fu_209_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__31                                                            |      8|\n",
      "|55    |    mul_ln1118_17_fu_202_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__35                                                            |      8|\n",
      "|56    |    mul_ln1118_35_fu_193_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__38                                                            |      8|\n",
      "|57    |    mul_ln1118_45_fu_219_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__40                                                            |      8|\n",
      "|58    |    mul_ln1118_18_fu_200_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__42                                                            |      8|\n",
      "|59    |    mul_ln1118_36_fu_212_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__44                                                            |      8|\n",
      "|60    |    mul_ln1118_26_fu_215_p2                                                                 |\\call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170/mul_ln1118_59_fu_145_p2_funnel__48                                                            |      8|\n",
      "|61    |  grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138                 |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0                                                                                                               | 115123|\n",
      "|62    |    trunc_ln708_84_reg_27226746_reg                                                         |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/trunc_ln708_229_reg_27226761_reg_funnel__4                                                        |      8|\n",
      "|63    |    mul_ln1118_492_fu_4092_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__100                                                             |      8|\n",
      "|64    |    mul_ln1118_1713_fu_4536_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__96                                                              |      8|\n",
      "|65    |    mul_ln1118_460_fu_5588_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__98                                                              |      8|\n",
      "|66    |    mul_ln1118_256_fu_5276_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__105                                                             |      8|\n",
      "|67    |    mul_ln1118_1722_fu_5068_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__1                                                               |      8|\n",
      "|68    |    mul_ln1118_1487_fu_5537_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__16                                                              |      8|\n",
      "|69    |    mul_ln1118_1785_fu_5884_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__19                                                              |      8|\n",
      "|70    |    mul_ln1118_1243_fu_4821_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__91                                                              |      8|\n",
      "|71    |    mul_ln1118_266_fu_7111_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__95                                                              |      8|\n",
      "|72    |    mul_ln1118_963_fu_4549_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__32                                                              |      8|\n",
      "|73    |    mul_ln1118_1111_fu_4649_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__33                                                              |      8|\n",
      "|74    |    mul_ln1118_497_fu_5240_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__34                                                              |      8|\n",
      "|75    |    mul_ln1118_980_fu_4706_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__29                                                              |      8|\n",
      "|76    |    mul_ln1118_971_fu_5406_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__93                                                              |      8|\n",
      "|77    |    mul_ln1118_685_fu_4194_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__82                                                              |      8|\n",
      "|78    |    mul_ln1118_678_fu_4579_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__4                                                               |      8|\n",
      "|79    |    mul_ln1118_681_fu_4713_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__99                                                              |      8|\n",
      "|80    |    mul_ln1118_759_fu_5092_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__21                                                              |      8|\n",
      "|81    |    mul_ln1118_1688_fu_4511_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__12                                                              |      8|\n",
      "|82    |    mul_ln1118_1691_fu_4514_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__76                                                              |      8|\n",
      "|83    |    mul_ln1118_1685_fu_5815_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__75                                                              |      8|\n",
      "|84    |    mul_ln1118_833_fu_6593_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__73                                                              |      8|\n",
      "|85    |    mul_ln1118_983_fu_5090_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__101                                                             |      8|\n",
      "|86    |    mul_ln1118_1613_fu_4004_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__102                                                             |      8|\n",
      "|87    |    mul_ln1118_1614_fu_4005_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__104                                                             |      8|\n",
      "|88    |    mul_ln1118_472_fu_6416_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__36                                                              |      8|\n",
      "|89    |    mul_ln1118_1441_fu_5691_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__62                                                              |      8|\n",
      "|90    |    trunc_ln708_656_reg_27226842_reg                                                        |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/trunc_ln708_229_reg_27226761_reg_funnel__3                                                        |      8|\n",
      "|91    |    mul_ln1118_835_fu_4574_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__8                                                               |      8|\n",
      "|92    |    mul_ln1118_437_fu_4258_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__46                                                              |      8|\n",
      "|93    |    mul_ln1118_1738_fu_7772_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__52                                                              |      8|\n",
      "|94    |    mul_ln1118_656_fu_4165_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__11                                                              |      8|\n",
      "|95    |    mul_ln1118_378_fu_4104_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__80                                                              |      8|\n",
      "|96    |    mul_ln1118_233_fu_6196_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__45                                                              |      8|\n",
      "|97    |    mul_ln1118_1154_fu_6914_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__84                                                              |      8|\n",
      "|98    |    mul_ln1118_1667_fu_3940_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__39                                                              |      8|\n",
      "|99    |    mul_ln1118_800_fu_6440_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__2                                                               |      8|\n",
      "|100   |    mul_ln1118_67_fu_7297_p2                                                                |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__63                                                              |      8|\n",
      "|101   |    mul_ln1118_811_fu_7366_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__81                                                              |      8|\n",
      "|102   |    mul_ln1118_559_fu_5727_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__48                                                              |      8|\n",
      "|103   |    mul_ln1118_1287_fu_4530_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__88                                                              |      8|\n",
      "|104   |    mul_ln1118_1481_fu_4224_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__49                                                              |      8|\n",
      "|105   |    mul_ln1118_1484_fu_5534_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__6                                                               |      8|\n",
      "|106   |    mul_ln1118_722_fu_5680_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__5                                                               |      8|\n",
      "|107   |    mul_ln1118_1345_fu_4963_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__78                                                              |      8|\n",
      "|108   |    mul_ln1118_1030_fu_4136_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__79                                                              |      8|\n",
      "|109   |    mul_ln1118_1029_fu_5442_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__43                                                              |      8|\n",
      "|110   |    mul_ln1118_899_fu_3965_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__35                                                              |      8|\n",
      "|111   |    mul_ln1118_533_fu_4394_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__90                                                              |      8|\n",
      "|112   |    mul_ln1118_1442_fu_6958_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__56                                                              |      8|\n",
      "|113   |    mul_ln1118_942_fu_6240_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__65                                                              |      8|\n",
      "|114   |    mul_ln1118_1232_fu_4810_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__40                                                              |      8|\n",
      "|115   |    mul_ln1118_1034_fu_5447_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__94                                                              |      8|\n",
      "|116   |    mul_ln1118_210_fu_7480_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__30                                                              |      8|\n",
      "|117   |    mul_ln1118_205_fu_7475_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__97                                                              |      8|\n",
      "|118   |    mul_ln1118_1493_fu_5543_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__103                                                             |      8|\n",
      "|119   |    mul_ln1118_747_fu_6233_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__51                                                              |      8|\n",
      "|120   |    mul_ln1118_262_fu_6596_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__85                                                              |      8|\n",
      "|121   |    mul_ln1118_263_fu_6134_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__86                                                              |      8|\n",
      "|122   |    mul_ln1118_253_fu_4011_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__83                                                              |      8|\n",
      "|123   |    mul_ln1118_259_fu_5619_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__71                                                              |      8|\n",
      "|124   |    mul_ln1118_1769_fu_5553_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__74                                                              |      8|\n",
      "|125   |    mul_ln1118_961_fu_4839_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__89                                                              |      8|\n",
      "|126   |    mul_ln1118_962_fu_4377_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__47                                                              |      8|\n",
      "|127   |    mul_ln1118_748_fu_5771_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__87                                                              |      8|\n",
      "|128   |    mul_ln1118_63_fu_5594_p2                                                                |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__58                                                              |      8|\n",
      "|129   |    mul_ln1118_1193_fu_4408_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__37                                                              |      8|\n",
      "|130   |    mul_ln1118_900_fu_6580_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__7                                                               |      8|\n",
      "|131   |    mul_ln1118_904_fu_6192_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__28                                                              |      8|\n",
      "|132   |    mul_ln1118_896_fu_6576_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__54                                                              |      8|\n",
      "|133   |    mul_ln1118_99_fu_6022_p2                                                                |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__25                                                              |      8|\n",
      "|134   |    mul_ln1118_751_fu_6295_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__57                                                              |      8|\n",
      "|135   |    mul_ln1118_1158_fu_4677_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__10                                                              |      8|\n",
      "|136   |    mul_ln1118_170_fu_5089_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__13                                                              |      8|\n",
      "|137   |    mul_ln1118_746_fu_6695_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__23                                                              |      8|\n",
      "|138   |    mul_ln1118_801_fu_6441_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__61                                                              |      8|\n",
      "|139   |    mul_ln1118_805_fu_7752_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__42                                                              |      8|\n",
      "|140   |    mul_ln1118_826_fu_5908_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__92                                                              |      8|\n",
      "|141   |    trunc_ln708_85_reg_27226751_reg                                                         |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/trunc_ln708_229_reg_27226761_reg_funnel__1                                                        |      8|\n",
      "|142   |    mul_ln1118_1725_fu_5855_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__64                                                              |      8|\n",
      "|143   |    mul_ln1118_1106_fu_5951_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__44                                                              |      8|\n",
      "|144   |    mul_ln1118_71_fu_5994_p2                                                                |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__60                                                              |      8|\n",
      "|145   |    mul_ln1118_987_fu_4093_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__18                                                              |      8|\n",
      "|146   |    mul_ln1118_982_fu_5058_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__70                                                              |      8|\n",
      "|147   |    mul_ln1118_981_fu_6261_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__31                                                              |      8|\n",
      "|148   |    mul_ln1118_979_fu_7531_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__59                                                              |      8|\n",
      "|149   |    mul_ln1118_960_fu_7030_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__77                                                              |      8|\n",
      "|150   |    mul_ln1118_956_fu_7149_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__50                                                              |      8|\n",
      "|151   |    mul_ln1118_902_fu_3968_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__53                                                              |      8|\n",
      "|152   |    mul_ln1118_892_fu_3958_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__14                                                              |      8|\n",
      "|153   |    mul_ln1118_895_fu_6575_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__38                                                              |      8|\n",
      "|154   |    mul_ln1118_798_fu_6046_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__17                                                              |      8|\n",
      "|155   |    mul_ln1118_687_fu_5895_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__55                                                              |      8|\n",
      "|156   |    mul_ln1118_690_fu_7205_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__27                                                              |      8|\n",
      "|157   |    mul_ln1118_683_fu_6806_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__15                                                              |      8|\n",
      "|158   |    mul_ln1118_679_fu_5887_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__41                                                              |      8|\n",
      "|159   |    mul_ln1118_655_fu_6778_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__9                                                               |      8|\n",
      "|160   |    mul_ln1118_626_fu_7116_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__67                                                              |      8|\n",
      "|161   |    mul_ln1118_623_fu_5044_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__66                                                              |      8|\n",
      "|162   |    trunc_ln708_229_reg_27226761_reg                                                        |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/trunc_ln708_229_reg_27226761_reg_funnel                                                           |      8|\n",
      "|163   |    mul_ln1118_358_fu_5160_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__26                                                              |      8|\n",
      "|164   |    trunc_ln708_87_reg_27226756_reg                                                         |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/trunc_ln708_229_reg_27226761_reg_funnel__2                                                        |      8|\n",
      "|165   |    mul_ln1118_199_fu_7469_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__24                                                              |      8|\n",
      "|166   |    mul_ln1118_204_fu_7474_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__22                                                              |      8|\n",
      "|167   |    mul_ln1118_194_fu_7464_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__20                                                              |      8|\n",
      "|168   |    mul_ln1118_251_fu_5857_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__3                                                               |      8|\n",
      "|169   |    mul_ln1118_254_fu_6373_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel                                                                  |      8|\n",
      "|170   |    mul_ln1118_1191_fu_5332_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__72                                                              |      8|\n",
      "|171   |    mul_ln1118_1687_fu_6732_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__69                                                              |      8|\n",
      "|172   |    mul_ln1118_468_fu_6535_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_254_fu_6373_p2_funnel__68                                                              |      8|\n",
      "|173   |    trunc_ln708_655_reg_27226837_reg                                                        |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/trunc_ln708_655_reg_27226837_reg_funnel                                                           |      8|\n",
      "|174   |    mul_ln1118_1583_fu_5281_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__4                                                              |      8|\n",
      "|175   |    mul_ln1118_1578_fu_4361_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__36                                                             |      8|\n",
      "|176   |    mul_ln1118_1570_fu_4353_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__3                                                              |      8|\n",
      "|177   |    mul_ln1118_1574_fu_5664_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__17                                                             |      8|\n",
      "|178   |    mul_ln1118_1555_fu_5218_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__18                                                             |      8|\n",
      "|179   |    mul_ln1118_1551_fu_5337_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__9                                                              |      8|\n",
      "|180   |    mul_ln1118_1546_fu_7647_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__10                                                             |      8|\n",
      "|181   |    mul_ln1118_1549_fu_4532_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__61                                                             |      8|\n",
      "|182   |    mul_ln1118_1556_fu_6485_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__45                                                             |      8|\n",
      "|183   |    mul_ln1118_1564_fu_5654_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__39                                                             |      8|\n",
      "|184   |    mul_ln1118_1599_fu_4382_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__38                                                             |      8|\n",
      "|185   |    mul_ln1118_1587_fu_6984_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__44                                                             |      8|\n",
      "|186   |    mul_ln1118_1592_fu_4375_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__52                                                             |      8|\n",
      "|187   |    mul_ln1118_1589_fu_4372_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__59                                                             |      8|\n",
      "|188   |    mul_ln1118_1167_fu_4317_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__50                                                             |      8|\n",
      "|189   |    mul_ln1118_1178_fu_6151_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__57                                                             |      8|\n",
      "|190   |    mul_ln1118_1174_fu_5636_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__35                                                             |      8|\n",
      "|191   |    mul_ln1118_1160_fu_6917_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__53                                                             |      8|\n",
      "|192   |    mul_ln1118_1163_fu_5531_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__21                                                             |      8|\n",
      "|193   |    mul_ln1118_758_fu_7705_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__8                                                              |      8|\n",
      "|194   |    mul_ln1118_733_fu_7514_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__56                                                             |      8|\n",
      "|195   |    mul_ln1118_1530_fu_6394_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__30                                                             |      8|\n",
      "|196   |    mul_ln1118_1532_fu_5470_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__46                                                             |      8|\n",
      "|197   |    mul_ln1118_1558_fu_6487_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__51                                                             |      8|\n",
      "|198   |    mul_ln1118_1547_fu_6724_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__41                                                             |      8|\n",
      "|199   |    mul_ln1118_1543_fu_6843_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__25                                                             |      8|\n",
      "|200   |    mul_ln1118_1449_fu_7721_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__19                                                             |      8|\n",
      "|201   |    mul_ln1118_1452_fu_6809_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__14                                                             |      8|\n",
      "|202   |    mul_ln1118_1445_fu_6568_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__33                                                             |      8|\n",
      "|203   |    mul_ln1118_1544_fu_6842_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__49                                                             |      8|\n",
      "|204   |    mul_ln1118_1554_fu_7409_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__60                                                             |      8|\n",
      "|205   |    mul_ln1118_1537_fu_6618_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__28                                                             |      8|\n",
      "|206   |    mul_ln1118_1540_fu_4137_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__34                                                             |      8|\n",
      "|207   |    mul_ln1118_1529_fu_6856_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__13                                                             |      8|\n",
      "|208   |    mul_ln1118_1531_fu_4203_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__5                                                              |      8|\n",
      "|209   |    mul_ln1118_763_fu_6403_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__1                                                              |      8|\n",
      "|210   |    mul_ln1118_1569_fu_5267_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__27                                                             |      8|\n",
      "|211   |    mul_ln1118_1572_fu_5662_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__48                                                             |      8|\n",
      "|212   |    mul_ln1118_1562_fu_7356_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__24                                                             |      8|\n",
      "|213   |    mul_ln1118_1566_fu_4349_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__58                                                             |      8|\n",
      "|214   |    mul_ln1118_1560_fu_6551_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__2                                                              |      8|\n",
      "|215   |    mul_ln1118_1580_fu_4363_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel                                                                 |      8|\n",
      "|216   |    mul_ln1118_1582_fu_6979_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__23                                                             |      8|\n",
      "|217   |    mul_ln1118_1576_fu_6973_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__47                                                             |      8|\n",
      "|218   |    mul_ln1118_1768_fu_7744_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__20                                                             |      8|\n",
      "|219   |    mul_ln1118_1680_fu_4503_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__7                                                              |      8|\n",
      "|220   |    mul_ln1118_1682_fu_5420_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__6                                                              |      8|\n",
      "|221   |    mul_ln1118_1684_fu_5814_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__15                                                             |      8|\n",
      "|222   |    mul_ln1118_1678_fu_6445_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__40                                                             |      8|\n",
      "|223   |    mul_ln1118_1681_fu_7118_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__16                                                             |      8|\n",
      "|224   |    mul_ln1118_714_fu_6552_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__26                                                             |      8|\n",
      "|225   |    mul_ln1118_718_fu_4070_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__22                                                             |      8|\n",
      "|226   |    mul_ln1118_1765_fu_5672_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__29                                                             |      8|\n",
      "|227   |    mul_ln1118_1767_fu_4748_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__43                                                             |      8|\n",
      "|228   |    mul_ln1118_1754_fu_4472_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__55                                                             |      8|\n",
      "|229   |    mul_ln1118_1600_fu_5690_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__32                                                             |      8|\n",
      "|230   |    mul_ln1118_1596_fu_5294_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__54                                                             |      8|\n",
      "|231   |    mul_ln1118_730_fu_4981_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__11                                                             |      8|\n",
      "|232   |    mul_ln1118_734_fu_5323_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__31                                                             |      8|\n",
      "|233   |    mul_ln1118_726_fu_7290_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__12                                                             |      8|\n",
      "|234   |    trunc_ln708_316_reg_27226781_reg                                                        |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/trunc_ln708_655_reg_27226837_reg_funnel__1                                                        |      8|\n",
      "|235   |    mul_ln1118_740_fu_7738_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__42                                                             |      8|\n",
      "|236   |    mul_ln1118_743_fu_4623_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1580_fu_4363_p2_funnel__37                                                             |      8|\n",
      "|237   |    trunc_ln708_410_reg_27226786_reg                                                        |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/trunc_ln708_410_reg_27226786_reg_funnel                                                           |      8|\n",
      "|238   |    mul_ln1118_703_fu_5813_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__5                                                               |      8|\n",
      "|239   |    mul_ln1118_707_fu_7125_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__21                                                              |      8|\n",
      "|240   |    mul_ln1118_699_fu_7661_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__20                                                              |      8|\n",
      "|241   |    mul_ln1118_694_fu_7209_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__10                                                              |      8|\n",
      "|242   |    mul_ln1118_713_fu_6380_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__9                                                               |      8|\n",
      "|243   |    mul_ln1118_721_fu_5681_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__3                                                               |      8|\n",
      "|244   |    mul_ln1118_590_fu_5824_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__25                                                              |      8|\n",
      "|245   |    mul_ln1118_595_fu_5243_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__31                                                              |      8|\n",
      "|246   |    mul_ln1118_587_fu_5020_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__2                                                               |      8|\n",
      "|247   |    mul_ln1118_580_fu_5748_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__22                                                              |      8|\n",
      "|248   |    mul_ln1118_574_fu_4435_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__15                                                              |      8|\n",
      "|249   |    mul_ln1118_577_fu_5745_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__6                                                               |      8|\n",
      "|250   |    mul_ln1118_565_fu_4426_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__19                                                              |      8|\n",
      "|251   |    mul_ln1118_570_fu_5738_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__13                                                              |      8|\n",
      "|252   |    mul_ln1118_501_fu_5755_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__8                                                               |      8|\n",
      "|253   |    mul_ln1118_505_fu_3907_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__28                                                              |      8|\n",
      "|254   |    mul_ln1118_498_fu_7141_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__18                                                              |      8|\n",
      "|255   |    mul_ln1118_363_fu_7576_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__24                                                              |      8|\n",
      "|256   |    mul_ln1118_355_fu_6546_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__27                                                              |      8|\n",
      "|257   |    mul_ln1118_360_fu_7694_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__1                                                               |      8|\n",
      "|258   |    mul_ln1118_201_fu_7471_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__17                                                              |      8|\n",
      "|259   |    mul_ln1118_192_fu_7070_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__12                                                              |      8|\n",
      "|260   |    mul_ln1118_196_fu_4852_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__26                                                              |      8|\n",
      "|261   |    mul_ln1118_182_fu_7060_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__30                                                              |      8|\n",
      "|262   |    mul_ln1118_186_fu_7456_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__29                                                              |      8|\n",
      "|263   |    mul_ln1118_179_fu_4835_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__14                                                              |      8|\n",
      "|264   |    mul_ln1118_509_fu_4883_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__16                                                              |      8|\n",
      "|265   |    mul_ln1118_513_fu_6493_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__11                                                              |      8|\n",
      "|266   |    mul_ln1118_181_fu_6144_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__23                                                              |      8|\n",
      "|267   |    mul_ln1118_188_fu_7458_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel                                                                  |      8|\n",
      "|268   |    mul_ln1118_191_fu_4455_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__7                                                               |      8|\n",
      "|269   |    mul_ln1118_185_fu_4841_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_188_fu_7458_p2_funnel__4                                                               |      8|\n",
      "|270   |    trunc_ln708_491_reg_27226807_reg                                                        |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/trunc_ln708_491_reg_27226807_reg_funnel                                                           |      8|\n",
      "|271   |    mul_ln1118_1130_fu_5975_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__7                                                              |      8|\n",
      "|272   |    mul_ln1118_1133_fu_4671_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__4                                                              |      8|\n",
      "|273   |    trunc_ln708_495_reg_27226812_reg                                                        |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/trunc_ln708_491_reg_27226807_reg_funnel__1                                                        |      8|\n",
      "|274   |    mul_ln1118_1187_fu_5451_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__82                                                             |      8|\n",
      "|275   |    mul_ln1118_1189_fu_4527_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__34                                                             |      8|\n",
      "|276   |    mul_ln1118_1008_fu_4114_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__3                                                              |      8|\n",
      "|277   |    mul_ln1118_1010_fu_4116_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__1                                                              |      8|\n",
      "|278   |    mul_ln1118_1115_fu_4261_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__54                                                             |      8|\n",
      "|279   |    mul_ln1118_1121_fu_4659_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__53                                                             |      8|\n",
      "|280   |    mul_ln1118_1118_fu_5963_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__52                                                             |      8|\n",
      "|281   |    mul_ln1118_1295_fu_6021_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__20                                                             |      8|\n",
      "|282   |    mul_ln1118_1300_fu_4806_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__65                                                             |      8|\n",
      "|283   |    mul_ln1118_1225_fu_6110_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__23                                                             |      8|\n",
      "|284   |    mul_ln1118_1229_fu_4807_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__35                                                             |      8|\n",
      "|285   |    mul_ln1118_1215_fu_6108_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__30                                                             |      8|\n",
      "|286   |    mul_ln1118_1223_fu_4801_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__28                                                             |      8|\n",
      "|287   |    mul_ln1118_1218_fu_6103_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__63                                                             |      8|\n",
      "|288   |    mul_ln1118_1012_fu_4118_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__18                                                             |      8|\n",
      "|289   |    mul_ln1118_1136_fu_4674_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__17                                                             |      8|\n",
      "|290   |    mul_ln1118_1009_fu_6729_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__15                                                             |      8|\n",
      "|291   |    mul_ln1118_1153_fu_4691_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__14                                                             |      8|\n",
      "|292   |    mul_ln1118_1157_fu_7309_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__11                                                             |      8|\n",
      "|293   |    mul_ln1118_1126_fu_7278_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__8                                                              |      8|\n",
      "|294   |    mul_ln1118_1119_fu_4657_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__6                                                              |      8|\n",
      "|295   |    mul_ln1118_1123_fu_4661_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__46                                                             |      8|\n",
      "|296   |    mul_ln1118_1144_fu_7296_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__92                                                             |      8|\n",
      "|297   |    mul_ln1118_1149_fu_5602_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__83                                                             |      8|\n",
      "|298   |    mul_ln1118_1140_fu_4678_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__86                                                             |      8|\n",
      "|299   |    mul_ln1118_1137_fu_7289_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__40                                                             |      8|\n",
      "|300   |    mul_ln1118_1190_fu_4065_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__42                                                             |      8|\n",
      "|301   |    mul_ln1118_1197_fu_5384_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__47                                                             |      8|\n",
      "|302   |    mul_ln1118_1209_fu_6756_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__27                                                             |      8|\n",
      "|303   |    mul_ln1118_1212_fu_6259_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__24                                                             |      8|\n",
      "|304   |    mul_ln1118_1206_fu_7681_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__22                                                             |      8|\n",
      "|305   |    mul_ln1118_1343_fu_4961_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__80                                                             |      8|\n",
      "|306   |    mul_ln1118_1304_fu_4687_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__72                                                             |      8|\n",
      "|307   |    mul_ln1118_1307_fu_5030_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__71                                                             |      8|\n",
      "|308   |    mul_ln1118_1234_fu_6119_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__58                                                             |      8|\n",
      "|309   |    mul_ln1118_1226_fu_7418_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__64                                                             |      8|\n",
      "|310   |    mul_ln1118_1230_fu_7422_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__49                                                             |      8|\n",
      "|311   |    mul_ln1118_1203_fu_4341_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__25                                                             |      8|\n",
      "|312   |    mul_ln1118_1210_fu_6294_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__57                                                             |      8|\n",
      "|313   |    mul_ln1118_1213_fu_6291_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__62                                                             |      8|\n",
      "|314   |    mul_ln1118_1219_fu_6104_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__66                                                             |      8|\n",
      "|315   |    mul_ln1118_1188_fu_6084_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__29                                                             |      8|\n",
      "|316   |    mul_ln1118_1198_fu_6824_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__32                                                             |      8|\n",
      "|317   |    mul_ln1118_1113_fu_7265_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__95                                                             |      8|\n",
      "|318   |    mul_ln1118_1116_fu_4654_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__89                                                             |      8|\n",
      "|319   |    mul_ln1118_1104_fu_4642_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__75                                                             |      8|\n",
      "|320   |    mul_ln1118_1107_fu_5952_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__69                                                             |      8|\n",
      "|321   |    mul_ln1118_1127_fu_5580_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__51                                                             |      8|\n",
      "|322   |    mul_ln1118_1145_fu_4683_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__39                                                             |      8|\n",
      "|323   |    mul_ln1118_1150_fu_7302_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__33                                                             |      8|\n",
      "|324   |    mul_ln1118_1135_fu_5980_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__38                                                             |      8|\n",
      "|325   |    mul_ln1118_1141_fu_5986_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__36                                                             |      8|\n",
      "|326   |    mul_ln1118_1138_fu_4676_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__37                                                             |      8|\n",
      "|327   |    mul_ln1118_1013_fu_5426_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__50                                                             |      8|\n",
      "|328   |    mul_ln1118_1233_fu_6118_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__81                                                             |      8|\n",
      "|329   |    mul_ln1118_1303_fu_7051_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__67                                                             |      8|\n",
      "|330   |    mul_ln1118_1306_fu_6126_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__41                                                             |      8|\n",
      "|331   |    mul_ln1118_1294_fu_4120_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__91                                                             |      8|\n",
      "|332   |    mul_ln1118_1299_fu_6997_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__78                                                             |      8|\n",
      "|333   |    mul_ln1118_1103_fu_4249_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__76                                                             |      8|\n",
      "|334   |    mul_ln1118_1105_fu_4643_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__87                                                             |      8|\n",
      "|335   |    mul_ln1118_1112_fu_7264_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__13                                                             |      8|\n",
      "|336   |    mul_ln1118_1231_fu_7423_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__48                                                             |      8|\n",
      "|337   |    mul_ln1118_1227_fu_7419_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__94                                                             |      8|\n",
      "|338   |    mul_ln1118_1214_fu_6076_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__5                                                              |      8|\n",
      "|339   |    mul_ln1118_1216_fu_5399_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__44                                                             |      8|\n",
      "|340   |    trunc_ln708_515_reg_27226817_reg                                                        |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/trunc_ln708_491_reg_27226807_reg_funnel__2                                                        |      8|\n",
      "|341   |    mul_ln1118_1204_fu_4513_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__90                                                             |      8|\n",
      "|342   |    mul_ln1118_1207_fu_4222_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__2                                                              |      8|\n",
      "|343   |    mul_ln1118_1146_fu_5599_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__26                                                             |      8|\n",
      "|344   |    mul_ln1118_1155_fu_5216_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__12                                                             |      8|\n",
      "|345   |    mul_ln1118_1159_fu_4305_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__19                                                             |      8|\n",
      "|346   |    mul_ln1118_1151_fu_6245_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__31                                                             |      8|\n",
      "|347   |    mul_ln1118_1120_fu_4658_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel                                                                 |      8|\n",
      "|348   |    mul_ln1118_1124_fu_7276_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__93                                                             |      8|\n",
      "|349   |    mul_ln1118_1117_fu_7269_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__16                                                             |      8|\n",
      "|350   |    mul_ln1118_1114_fu_7266_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__70                                                             |      8|\n",
      "|351   |    mul_ln1118_1132_fu_5977_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__74                                                             |      8|\n",
      "|352   |    mul_ln1118_1129_fu_4667_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__84                                                             |      8|\n",
      "|353   |    mul_ln1118_1014_fu_5427_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__88                                                             |      8|\n",
      "|354   |    mul_ln1118_1220_fu_7412_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__59                                                             |      8|\n",
      "|355   |    mul_ln1118_1342_fu_4960_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__21                                                             |      8|\n",
      "|356   |    mul_ln1118_1208_fu_7218_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__85                                                             |      8|\n",
      "|357   |    mul_ln1118_1205_fu_5146_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__10                                                             |      8|\n",
      "|358   |    mul_ln1118_1222_fu_4800_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__79                                                             |      8|\n",
      "|359   |    mul_ln1118_1298_fu_5730_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__61                                                             |      8|\n",
      "|360   |    mul_ln1118_1156_fu_4694_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__60                                                             |      8|\n",
      "|361   |    mul_ln1118_1148_fu_4686_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__43                                                             |      8|\n",
      "|362   |    mul_ln1118_1139_fu_5984_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__56                                                             |      8|\n",
      "|363   |    mul_ln1118_1143_fu_4681_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__45                                                             |      8|\n",
      "|364   |    mul_ln1118_1122_fu_5967_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__73                                                             |      8|\n",
      "|365   |    mul_ln1118_1128_fu_5973_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__68                                                             |      8|\n",
      "|366   |    mul_ln1118_1134_fu_7286_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__77                                                             |      8|\n",
      "|367   |    mul_ln1118_1131_fu_5976_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__9                                                              |      8|\n",
      "|368   |    mul_ln1118_1196_fu_4117_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1120_fu_4658_p2_funnel__55                                                             |      8|\n",
      "|369   |    tmp_2121_reg_27226791_reg                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/trunc_ln708_456_reg_27226796_reg_funnel__1                                                        |      8|\n",
      "|370   |    mul_ln1118_1290_fu_7697_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__13                                                             |      8|\n",
      "|371   |    mul_ln1118_1317_fu_3868_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__9                                                              |      8|\n",
      "|372   |    mul_ln1118_1267_fu_5368_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__5                                                              |      8|\n",
      "|373   |    mul_ln1118_1288_fu_7526_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__20                                                             |      8|\n",
      "|374   |    mul_ln1118_1327_fu_7724_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__21                                                             |      8|\n",
      "|375   |    mul_ln1118_1316_fu_4330_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__3                                                              |      8|\n",
      "|376   |    mul_ln1118_1323_fu_6283_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__26                                                             |      8|\n",
      "|377   |    mul_ln1118_1289_fu_5335_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__10                                                             |      8|\n",
      "|378   |    mul_ln1118_1328_fu_4792_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel                                                                 |      8|\n",
      "|379   |    mul_ln1118_1319_fu_6402_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__8                                                              |      8|\n",
      "|380   |    mul_ln1118_1324_fu_5821_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__1                                                              |      8|\n",
      "|381   |    mul_ln1118_1325_fu_5359_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__12                                                             |      8|\n",
      "|382   |    mul_ln1118_1329_fu_5071_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__17                                                             |      8|\n",
      "|383   |    mul_ln1118_1320_fu_7669_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__22                                                             |      8|\n",
      "|384   |    mul_ln1118_1260_fu_4838_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__14                                                             |      8|\n",
      "|385   |    mul_ln1118_1264_fu_4842_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__19                                                             |      8|\n",
      "|386   |    mul_ln1118_1253_fu_4831_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__2                                                              |      8|\n",
      "|387   |    mul_ln1118_1245_fu_6130_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__16                                                             |      8|\n",
      "|388   |    mul_ln1118_1280_fu_6035_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__4                                                              |      8|\n",
      "|389   |    trunc_ln708_456_reg_27226796_reg                                                        |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/trunc_ln708_456_reg_27226796_reg_funnel                                                           |      8|\n",
      "|390   |    mul_ln1118_1083_fu_5396_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__11                                                             |      8|\n",
      "|391   |    mul_ln1118_1087_fu_5911_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__7                                                              |      8|\n",
      "|392   |    mul_ln1118_1292_fu_5678_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__6                                                              |      8|\n",
      "|393   |    mul_ln1118_1331_fu_7605_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__25                                                             |      8|\n",
      "|394   |    mul_ln1118_1322_fu_7379_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__23                                                             |      8|\n",
      "|395   |    mul_ln1118_1315_fu_4331_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__18                                                             |      8|\n",
      "|396   |    mul_ln1118_1251_fu_6136_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__15                                                             |      8|\n",
      "|397   |    mul_ln1118_1249_fu_7441_p2                                                              |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_1328_fu_4792_p2_funnel__24                                                             |      8|\n",
      "|398   |    trunc_ln708_458_reg_27226801_reg                                                        |trunc_ln708_458_reg_27226801_reg_funnel                                                                                                                                      |      8|\n",
      "|399   |    mul_ln1118_1074_fu_5462_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__24                                                                                                                                        |      8|\n",
      "|400   |    mul_ln1118_1276_fu_4425_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__18                                                                                                                                        |      8|\n",
      "|401   |    mul_ln1118_1273_fu_4851_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__27                                                                                                                                        |      8|\n",
      "|402   |    mul_ln1118_1285_fu_4820_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__2                                                                                                                                         |      8|\n",
      "|403   |    mul_ln1118_1282_fu_6840_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__7                                                                                                                                         |      8|\n",
      "|404   |    mul_ln1118_1275_fu_6616_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__5                                                                                                                                         |      8|\n",
      "|405   |    mul_ln1118_1277_fu_7421_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__22                                                                                                                                        |      8|\n",
      "|406   |    mul_ln1118_1072_fu_7481_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__21                                                                                                                                        |      8|\n",
      "|407   |    mul_ln1118_1001_fu_6721_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__23                                                                                                                                        |      8|\n",
      "|408   |    mul_ln1118_1003_fu_5416_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__15                                                                                                                                        |      8|\n",
      "|409   |    mul_ln1118_996_fu_4102_p2                                                               |mul_ln1118_1004_fu_5417_p2_funnel__6                                                                                                                                         |      8|\n",
      "|410   |    mul_ln1118_1079_fu_6610_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__17                                                                                                                                        |      8|\n",
      "|411   |    mul_ln1118_999_fu_6719_p2                                                               |mul_ln1118_1004_fu_5417_p2_funnel__19                                                                                                                                        |      8|\n",
      "|412   |    mul_ln1118_1073_fu_7019_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__4                                                                                                                                         |      8|\n",
      "|413   |    mul_ln1118_1081_fu_3957_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__25                                                                                                                                        |      8|\n",
      "|414   |    mul_ln1118_1278_fu_5230_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__3                                                                                                                                         |      8|\n",
      "|415   |    mul_ln1118_1283_fu_7473_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__20                                                                                                                                        |      8|\n",
      "|416   |    mul_ln1118_1286_fu_7355_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__16                                                                                                                                        |      8|\n",
      "|417   |    mul_ln1118_1284_fu_7011_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__26                                                                                                                                        |      8|\n",
      "|418   |    mul_ln1118_1274_fu_6159_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__1                                                                                                                                         |      8|\n",
      "|419   |    mul_ln1118_1201_fu_6994_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__11                                                                                                                                        |      8|\n",
      "|420   |    mul_ln1118_998_fu_5411_p2                                                               |mul_ln1118_1004_fu_5417_p2_funnel__13                                                                                                                                        |      8|\n",
      "|421   |    mul_ln1118_1002_fu_5415_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__12                                                                                                                                        |      8|\n",
      "|422   |    mul_ln1118_993_fu_6713_p2                                                               |mul_ln1118_1004_fu_5417_p2_funnel__8                                                                                                                                         |      8|\n",
      "|423   |    mul_ln1118_1007_fu_6727_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__10                                                                                                                                        |      8|\n",
      "|424   |    mul_ln1118_1004_fu_5417_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel                                                                                                                                            |      8|\n",
      "|425   |    mul_ln1118_1077_fu_5171_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__28                                                                                                                                        |      8|\n",
      "|426   |    mul_ln1118_1075_fu_4366_p2                                                              |mul_ln1118_1004_fu_5417_p2_funnel__9                                                                                                                                         |      8|\n",
      "|427   |    mul_ln1118_997_fu_7632_p2                                                               |mul_ln1118_1004_fu_5417_p2_funnel__14                                                                                                                                        |      8|\n",
      "|428   |    tmp_1539_reg_27226771_reg                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/tmp_1539_reg_27226771_reg_funnel                                                                  |      8|\n",
      "|429   |    mul_ln1118_646_fu_4155_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_387_fu_7323_p2_funnel__5                                                               |      8|\n",
      "|430   |    mul_ln1118_649_fu_4550_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_387_fu_7323_p2_funnel__4                                                               |      8|\n",
      "|431   |    mul_ln1118_642_fu_4543_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_387_fu_7323_p2_funnel__3                                                               |      8|\n",
      "|432   |    mul_ln1118_395_fu_7085_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_387_fu_7323_p2_funnel__2                                                               |      8|\n",
      "|433   |    mul_ln1118_399_fu_6966_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_387_fu_7323_p2_funnel__1                                                               |      8|\n",
      "|434   |    mul_ln1118_387_fu_7323_p2                                                               |\\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138/mul_ln1118_387_fu_7323_p2_funnel                                                                  |      8|\n",
      "|435   |  grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144                  |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s                                                                                                                |   1766|\n",
      "|436   |    res_0_V_write_assign_reg_2308_reg                                                       |\\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/res_2_V_write_assign_reg_2318_reg_funnel__1                                                        |      8|\n",
      "|437   |    res_1_V_write_assign_reg_2313_reg                                                       |\\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/res_2_V_write_assign_reg_2318_reg_funnel__3                                                        |      8|\n",
      "|438   |    res_2_V_write_assign_reg_2318_reg                                                       |\\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/res_2_V_write_assign_reg_2318_reg_funnel                                                           |      8|\n",
      "|439   |    res_3_V_write_assign_reg_2323_reg                                                       |\\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/res_2_V_write_assign_reg_2318_reg_funnel__2                                                        |      8|\n",
      "|440   |    res_4_V_write_assign_reg_2328_reg                                                       |\\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/res_4_V_write_assign_reg_2328_reg_funnel__4                                                        |      8|\n",
      "|441   |    res_5_V_write_assign_reg_2333_reg                                                       |\\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/res_4_V_write_assign_reg_2328_reg_funnel__5                                                        |      8|\n",
      "|442   |    res_6_V_write_assign_reg_2338_reg                                                       |\\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/res_4_V_write_assign_reg_2328_reg_funnel__7                                                        |      8|\n",
      "|443   |    res_7_V_write_assign_reg_2343_reg                                                       |\\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/res_4_V_write_assign_reg_2328_reg_funnel__6                                                        |      8|\n",
      "|444   |    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_298                    |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s                                                                                                                    |    150|\n",
      "|445   |    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_314                    |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_0                                                                                                                  |    149|\n",
      "|446   |    invert_table2_U                                                                         |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2                                                                                                  |      2|\n",
      "|447   |      softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2_rom_U     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table2_rom                                                                                              |      2|\n",
      "|448   |    myproject_mul_mul_17ns_18s_26_1_1_U44                                                   |myproject_mul_mul_17ns_18s_26_1_1                                                                                                                                            |      8|\n",
      "|449   |      myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U                                           |myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_2                                                                                                                                  |      8|\n",
      "|450   |        p_cvt                                                                               |\\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/myproject_mul_mul_17ns_18s_26_1_1_U44/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt_funnel     |      8|\n",
      "|451   |    myproject_mul_mul_17ns_18s_26_1_1_U45                                                   |myproject_mul_mul_17ns_18s_26_1_1_1                                                                                                                                          |     11|\n",
      "|452   |      myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U                                           |myproject_mul_mul_17ns_18s_26_1_1_DSP48_0                                                                                                                                    |     11|\n",
      "|453   |        p_cvt                                                                               |\\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/myproject_mul_mul_17ns_18s_26_1_1_U44/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt_funnel__1  |      8|\n",
      "+------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:01:44 . Memory (MB): peak = 3313.844 ; gain = 1796.625 ; free physical = 252 ; free virtual = 99596\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Synthesis Optimization Runtime : Time (s): cpu = 00:01:48 ; elapsed = 00:01:47 . Memory (MB): peak = 3317.754 ; gain = 1800.535 ; free physical = 5641 ; free virtual = 105228\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:01:48 ; elapsed = 00:01:47 . Memory (MB): peak = 3317.754 ; gain = 1800.535 ; free physical = 5651 ; free virtual = 105227\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3317.754 ; gain = 0.000 ; free physical = 5465 ; free virtual = 105058\n",
      "INFO: [Netlist 29-17] Analyzing 20841 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3742.398 ; gain = 0.000 ; free physical = 4900 ; free virtual = 104533\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 12652 instances were transformed.\n",
      "  BUFG => BUFGCE: 1 instance \n",
      "  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1697 instances\n",
      "  IBUF => IBUF (IBUFCTRL, INBUF): 10954 instances\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "205 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:27 . Memory (MB): peak = 3742.398 ; gain = 2248.074 ; free physical = 5189 ; free virtual = 104824\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Sun Jan 20 16:52:45 2019...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h2m43s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 620.75 seconds; peak allocated memory: 951.536 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Sun Jan 20 16:52:56 2019...\n",
      "Cosim report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '4.277',\n",
       "  'BestLatency': '18',\n",
       "  'WorstLatency': '18',\n",
       "  'IntervalMin': '3',\n",
       "  'IntervalMax': '3',\n",
       "  'BRAM_18K': '3',\n",
       "  'DSP': '1741',\n",
       "  'FF': '39429',\n",
       "  'LUT': '108383',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '624',\n",
       "  'AvailableDSP': '1728',\n",
       "  'AvailableFF': '460800',\n",
       "  'AvailableLUT': '230400',\n",
       "  'AvailableURAM': '96'},\n",
       " 'VivadoSynthReport': {'LUT': '64356',\n",
       "  'FF': '34753',\n",
       "  'BRAM_18K': '1.5',\n",
       "  'URAM': '0',\n",
       "  'DSP48E': '1697'}}"
      ]
     },
     "execution_count": 58,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.build(csim=False, synth=True, vsynth=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 59,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 1 solution(s) in model_1/hls4ml_prj//myproject_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C simulation report not found.\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vivado HLS Report for 'myproject'\n",
      "================================================================\n",
      "* Date:           Sun Jan 20 16:50:00 2019\n",
      "\n",
      "* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)\n",
      "* Project:        myproject_prj\n",
      "* Solution:       solution1\n",
      "* Product family: zynquplus\n",
      "* Target device:  xczu7ev-ffvc1156-2-e\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing: \n",
      "    * Summary: \n",
      "    +--------+---------+----------+------------+\n",
      "    |  Clock |  Target | Estimated| Uncertainty|\n",
      "    +--------+---------+----------+------------+\n",
      "    |ap_clk  | 5.00 ns | 4.277 ns |   0.62 ns  |\n",
      "    +--------+---------+----------+------------+\n",
      "\n",
      "+ Latency: \n",
      "    * Summary: \n",
      "    +---------+---------+-----------+-----------+-----+-----+----------+\n",
      "    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |\n",
      "    |   min   |   max   |    min    |    max    | min | max |   Type   |\n",
      "    +---------+---------+-----------+-----------+-----+-----+----------+\n",
      "    |       18|       18| 90.000 ns | 90.000 ns |    3|    3| function |\n",
      "    +---------+---------+-----------+-----------+-----+-----+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+\n",
      "        |                                                                                           |                                                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |\n",
      "        |                                          Instance                                         |                                  Module                                  |   min   |   max   |    min    |    max    | min | max |   Type   |\n",
      "        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+\n",
      "        |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138                  |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0            |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |\n",
      "        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144                   |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s             |       11|       11| 55.000 ns | 55.000 ns |    3|    3| function |\n",
      "        |call_ret4_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0_fu_162  |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |\n",
      "        |call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170              |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0              |        0|        0|    0 ns   |    0 ns   |    1|    1| function |\n",
      "        |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_179               |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s               |        0|        0|    0 ns   |    0 ns   |    1|    1| function |\n",
      "        |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_188               |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s               |        0|        0|    0 ns   |    0 ns   |    1|    1| function |\n",
      "        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|DSP              |        -|      -|       -|       -|    -|\n",
      "|Expression       |        -|      -|       0|       6|    -|\n",
      "|FIFO             |        -|      -|       -|       -|    -|\n",
      "|Instance         |        3|   1741|   26505|  108302|    -|\n",
      "|Memory           |        -|      -|       -|       -|    -|\n",
      "|Multiplexer      |        -|      -|       -|      75|    -|\n",
      "|Register         |        -|      -|   12924|       -|    -|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Total            |        3|   1741|   39429|  108383|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Available        |      624|   1728|  460800|  230400|   96|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Utilization (%)  |    ~0   |    100|       8|      47|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-------+-------+--------+-----+\n",
      "    |                                          Instance                                         |                                  Module                                  | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|\n",
      "    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-------+-------+--------+-----+\n",
      "    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138                  |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0            |        0|   1676|  25374|  103998|    0|\n",
      "    |call_ret2_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_170              |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0              |        0|     18|      0|     467|    0|\n",
      "    |call_ret4_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0_fu_162  |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0  |        0|     37|      0|    1056|    0|\n",
      "    |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_179               |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s               |        0|      0|      0|     140|    0|\n",
      "    |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_188               |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s               |        0|      0|      0|     112|    0|\n",
      "    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144                   |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s             |        3|     10|   1131|    2529|    0|\n",
      "    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-------+-------+--------+-----+\n",
      "    |Total                                                                                      |                                                                          |        3|   1741|  26505|  108302|    0|\n",
      "    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-------+-------+--------+-----+\n",
      "\n",
      "Co-simulation report not found.\n"
     ]
    }
   ],
   "source": [
    "hls4ml.report.read_vivado_report('model_1/hls4ml_prj/')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
