Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jan 11 22:08:57 2019
| Host         : Lenovo-Y50 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CombinationLockSystem_control_sets_placed.rpt
| Design       : CombinationLockSystem
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              69 |           28 |
| Yes          | No                    | No                     |              16 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------+------------------------------+------------------+----------------+
|         Clock Signal        |              Enable Signal             |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------------------+------------------------------+------------------+----------------+
|  U1/MESSAGE_reg[0]_i_2_n_0  |                                        | U1/MESSAGE1                  |                1 |              1 |
|  CLK_IBUF_BUFG              |                                        | U1/SEV_SEG_reg[5]            |                1 |              1 |
|  U1/UNLOCK_reg/G0           |                                        |                              |                1 |              1 |
|  U1/MESSAGE_reg[2]_i_2_n_0  |                                        | U1/MESSAGE_reg[2]_i_3_n_0    |                1 |              2 |
|  CLK_IBUF_BUFG              |                                        | U1/SEV_SEG_reg[10]_0         |                1 |              2 |
|  CLK_IBUF_BUFG              |                                        | U2/eqOp                      |                1 |              3 |
|  CLK_IBUF_BUFG              | U2//i__n_0                             |                              |                1 |              3 |
|  CLK_IBUF_BUFG              |                                        | U1/SEV_SEG_reg[4]            |                3 |              4 |
|  CLK_IBUF_BUFG              | U2/anode[3]_i_2_n_0                    | U2/anode[3]_i_1_n_0          |                1 |              4 |
|  NET1914_BUFG               | U1/DELTA                               |                              |                3 |              4 |
|  NET1914_BUFG               | U1/FSM_sequential_State_reg[3]_i_1_n_0 |                              |                2 |              4 |
|  CLK_IBUF_BUFG              |                                        |                              |                5 |              5 |
|  NET1914_BUFG               |                                        |                              |                3 |              5 |
|  NET1914_BUFG               | U1/PASSWORD                            |                              |                2 |              5 |
|  NET1914_BUFG               | U1/PASSWORD                            | U1/PASSWORD[10]_i_1_n_0      |                4 |             11 |
|  U1/DISPLAY_reg[15]_i_1_n_0 |                                        | U1/DISPLAY_reg[15]_i_2_n_0   |                5 |             16 |
|  U1/LEDS_reg[15]_i_1_n_0    |                                        | U1/DISPLAY_reg[15]_i_2_n_0   |                9 |             16 |
|  CLK_IBUF_BUFG              |                                        | NET1914_BUFG                 |                6 |             24 |
|  CLK_IBUF_BUFG              | U2/white_led_time_reg[31]_0            | U2/white_led_time[0]_i_1_n_0 |                8 |             32 |
+-----------------------------+----------------------------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     2 |
| 3      |                     2 |
| 4      |                     4 |
| 5      |                     3 |
| 11     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


