// Seed: 486837884
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output tri0  id_3
);
  wand id_5 = 1;
  id_6(
      .id_0(1),
      .id_1(id_5),
      .id_2(1),
      .id_3(id_5),
      .id_4(1),
      .id_5(1),
      .id_6(id_0),
      .id_7(1),
      .id_8(id_2)
  );
  always force id_6 = 1;
  assign id_5 = 1;
  id_7(
      1, (1 & ^id_1 | id_3 | id_5), id_2
  );
  wire id_8;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    output tri   id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  tri   id_6,
    input  wand  id_7,
    output wor   id_8
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_8
  );
  supply1 id_10 = 1, id_11;
  wire id_12;
endmodule
