// Generated by CIRCT 42e53322a
module bsg_mux_width_p8_els_p4(	// /tmp/tmp.AWFQ5JzynV/11269_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p8_els_p4.cleaned.mlir:2:3
  input  [31:0] data_i,	// /tmp/tmp.AWFQ5JzynV/11269_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p8_els_p4.cleaned.mlir:2:41
  input  [1:0]  sel_i,	// /tmp/tmp.AWFQ5JzynV/11269_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p8_els_p4.cleaned.mlir:2:59
  output [7:0]  data_o	// /tmp/tmp.AWFQ5JzynV/11269_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p8_els_p4.cleaned.mlir:2:76
);

  wire _GEN;	// /tmp/tmp.AWFQ5JzynV/11269_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p8_els_p4.cleaned.mlir:85:11
  wire _GEN_0;	// /tmp/tmp.AWFQ5JzynV/11269_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p8_els_p4.cleaned.mlir:83:11
  wire N2;	// /tmp/tmp.AWFQ5JzynV/11269_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p8_els_p4.cleaned.mlir:81:11
  assign N2 = ~(sel_i[0]) & ~(sel_i[1]);	// /tmp/tmp.AWFQ5JzynV/11269_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p8_els_p4.cleaned.mlir:77:11, :78:11, :79:11, :80:11, :81:11
  assign _GEN_0 = ~(sel_i[0]) & sel_i[1];	// /tmp/tmp.AWFQ5JzynV/11269_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p8_els_p4.cleaned.mlir:77:11, :78:11, :80:11, :83:11
  assign _GEN = sel_i[0] & ~(sel_i[1]);	// /tmp/tmp.AWFQ5JzynV/11269_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p8_els_p4.cleaned.mlir:77:11, :78:11, :79:11, :85:11
  assign data_o =
    {N2 ? data_i[7] : _GEN ? data_i[15] : _GEN_0 ? data_i[23] : (&sel_i) & data_i[31],
     N2 ? data_i[6] : _GEN ? data_i[14] : _GEN_0 ? data_i[22] : (&sel_i) & data_i[30],
     N2 ? data_i[5] : _GEN ? data_i[13] : _GEN_0 ? data_i[21] : (&sel_i) & data_i[29],
     N2 ? data_i[4] : _GEN ? data_i[12] : _GEN_0 ? data_i[20] : (&sel_i) & data_i[28],
     N2 ? data_i[3] : _GEN ? data_i[11] : _GEN_0 ? data_i[19] : (&sel_i) & data_i[27],
     N2 ? data_i[2] : _GEN ? data_i[10] : _GEN_0 ? data_i[18] : (&sel_i) & data_i[26],
     N2 ? data_i[1] : _GEN ? data_i[9] : _GEN_0 ? data_i[17] : (&sel_i) & data_i[25],
     N2 ? data_i[0] : _GEN ? data_i[8] : _GEN_0 ? data_i[16] : (&sel_i) & data_i[24]};	// /tmp/tmp.AWFQ5JzynV/11269_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p8_els_p4.cleaned.mlir:5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :15:11, :16:11, :17:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :61:11, :62:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11, :70:11, :71:11, :73:11, :74:11, :75:11, :76:11, :81:11, :83:11, :85:11, :86:11, :87:5
endmodule

