INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/addrShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addrShift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/bMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/dataMemMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/dataMemory.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/immeMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immeMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/immeShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immeShift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/programCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/rdrtMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdrtMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/targetPCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module targetPCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sources_1/new/jalMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/FinckeLab5Final/FinalProject/FinalProject.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
