  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 1 output port was not connected:
xmelab: (./testcases/force_misc_inst_VariableDec_modulePort.sv,39): o_a

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 1 input port was not connected:
xmelab: (./testcases/force_misc_inst_VariableDec_modulePort.sv,40): i_clk

  M1 u_M1 
        |
xmelab: *W,CUVWSI (./testcases/force_misc_inst_VariableDec_modulePort.sv,45|8): 1 input port was not connected:
xmelab: (./testcases/force_misc_inst_VariableDec_modulePort.sv,15): i_b

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
  , input var logic i_b // Declare as var
                      |
xmelab: *E,ICDPAV (./testcases/force_misc_inst_VariableDec_modulePort.sv,15|22): Illegal combination of driver and procedural assignment to variable i_b detected (procedural assignment found in always block at line 53 in file ./testcases/force_misc_inst_VariableDec_modulePort.sv).
FAILURE
