// Seed: 3738336992
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output wor id_2,
    input tri0 id_3,
    input wire id_4,
    output wire id_5,
    input wire id_6,
    output wire id_7,
    input wor id_8,
    input supply1 id_9,
    input wand id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13,
    output supply1 id_14,
    input tri1 id_15,
    input wor id_16,
    input tri0 id_17,
    input tri0 id_18
);
  logic [7:0] id_20;
  assign #id_21 id_20[1] = 1;
  always #1 begin
    return (id_16);
  end
endmodule
module module_1 (
    input  wire  id_0,
    output tri1  id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  tri   id_4,
    input  tri   id_5,
    input  wire  id_6,
    input  uwire id_7
);
  assign id_1 = id_2;
  module_0(
      id_2,
      id_3,
      id_3,
      id_0,
      id_6,
      id_1,
      id_5,
      id_3,
      id_6,
      id_0,
      id_0,
      id_1,
      id_5,
      id_7,
      id_3,
      id_2,
      id_0,
      id_7,
      id_7
  );
  assign id_1 = id_0;
endmodule
