// Seed: 2045458675
module module_0 ();
  supply1 id_1 = -1 - id_1;
  logic   id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd78
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  input wire _id_1;
  module_0 modCall_1 ();
  assign id_4[id_1] = (id_3);
  supply0 [~  id_1 : id_1] id_7 = -1;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input wand id_2,
    output wire id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri1 id_7,
    output tri id_8,
    input wor id_9,
    input supply0 id_10,
    input supply0 id_11
    , id_19,
    output tri0 id_12,
    input wor id_13,
    input supply0 id_14,
    input tri1 id_15,
    input supply0 id_16,
    input tri0 id_17
    , id_20
);
  wire \id_21 ;
  static logic id_22;
  assign id_4 = (-1);
  module_0 modCall_1 ();
endmodule
