Node: 2, ADJ_NODES: [0 5 1 3 ]
SYS_T	SRC	SD/RV	TYPE		DEST	CPU_T
======================================================================
1	N2	vacancy: 0
1	N2	SD ->	ADJ_ENQ		N5	4375265.557561625
1	N2	SD ->	ADJ_ENQ		N1	4375265.561201921
1	N2	SD ->	ADJ_ENQ		N3	4375265.561208434
1	N2	RV <-	ADJ_ENQ		N3	4375265.565246285
1	N2	SD ->	ADJ_ANS		N3	4375265.565248249
1	N2	RV <-	ADJ_ANS		N5	4375265.565260913
1	N2	RV <-	ADJ_ANS		N1	4375265.565264689
1	N2	RV <-	ADJ_ANS		N3	4375265.565265381
3	N2	RV <-	ADJ_ENQ		N5	4375265.565411906
3	N2	RV <-	ADJ_ENQ		N3	4375265.565413028
3	N2	SD ->	ADJ_ANS		N5	4375265.565413740
3	N2	SD ->	ADJ_ANS		N3	4375265.565414341
4	N2	RV <-	ADJ_ENQ		N5	4375265.565430481
4	N2	RV <-	ADJ_ENQ		N3	4375265.565434689
4	N2	SD ->	ADJ_ANS		N5	4375265.565435350
4	N2	SD ->	ADJ_ANS		N3	4375265.565435951
5	N2	SD ->	UPDATE		BASE	4375265.565448715
6	N2	vacancy: 0
6	N2	SD ->	ADJ_ENQ		N5	4375265.565462902
6	N2	SD ->	ADJ_ENQ		N1	4375265.565464244
6	N2	SD ->	ADJ_ENQ		N3	4375265.565468883
6	N2	RV <-	ADJ_ANS		N5	4375265.565469825
6	N2	RV <-	ADJ_ANS		N1	4375265.565470937
6	N2	RV <-	ADJ_ANS		N3	4375265.565471809
7	N2	vacancy: 0
7	N2	SD ->	ADJ_ENQ		N5	4375265.565489341
7	N2	SD ->	ADJ_ENQ		N1	4375265.565491295
7	N2	SD ->	ADJ_ENQ		N3	4375265.565492076
7	N2	RV <-	ADJ_ENQ		N3	4375265.565492637
7	N2	SD ->	ADJ_ANS		N3	4375265.565493239
7	N2	RV <-	ADJ_ANS		N5	4375265.565494721
7	N2	RV <-	ADJ_ANS		N1	4375265.565495373
7	N2	RV <-	ADJ_ANS		N3	4375265.565495994
8	N2	RV <-	ADJ_ENQ		N1	4375265.565506724
8	N2	SD ->	ADJ_ANS		N1	4375265.565507726
10	N2	SD ->	UPDATE		BASE	4375265.565543032
10	N2	RV <-	TERMINATE	BASE	4375265.565564532
10	N2	SD ->	TOTAL_MSG	BASE	4375265.565565194
