onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /MIPS_Processor_TB/clk
add wave -noupdate /MIPS_Processor_TB/reset
add wave -noupdate /MIPS_Processor_TB/PortIn
add wave -noupdate /MIPS_Processor_TB/ALUResultOut
add wave -noupdate /MIPS_Processor_TB/PortOut
add wave -noupdate -divider PC
add wave -noupdate -radix hexadecimal /MIPS_Processor_TB/DUV/ProgramCounter/NewPC
add wave -noupdate -radix hexadecimal /MIPS_Processor_TB/DUV/ProgramCounter/PCValue
add wave -noupdate -divider ROM
add wave -noupdate -radix hexadecimal /MIPS_Processor_TB/DUV/ROMProgramMemory/Instruction
add wave -noupdate -divider ALU
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/ArithmeticLogicUnit/A
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/ArithmeticLogicUnit/B
add wave -noupdate /MIPS_Processor_TB/DUV/ArithmeticLogicUnit/Shamt
add wave -noupdate /MIPS_Processor_TB/DUV/ArithmeticLogicUnit/ALUOperation
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/ArithmeticLogicUnit/ALUResult
add wave -noupdate -divider RegDiv
add wave -noupdate -label IFtoID_enable -radix hexadecimal /MIPS_Processor_TB/DUV/IFtoID_Register/enable
add wave -noupdate -label IFtoID_DataInput -radix hexadecimal /MIPS_Processor_TB/DUV/IFtoID_Register/DataInput
add wave -noupdate -label IFtoID_DataOutput -radix hexadecimal /MIPS_Processor_TB/DUV/IFtoID_Register/DataOutput
add wave -noupdate -label IDtoEX_enable -radix hexadecimal /MIPS_Processor_TB/DUV/IDtoEX_Register/enable
add wave -noupdate -label IDtoEX_DataInput -radix hexadecimal /MIPS_Processor_TB/DUV/IDtoEX_Register/DataInput
add wave -noupdate -label IDtoEX_DataOutput -radix hexadecimal /MIPS_Processor_TB/DUV/IDtoEX_Register/DataOutput
add wave -noupdate -label EXtoMEM_enable -radix hexadecimal /MIPS_Processor_TB/DUV/EXtoMEM_Register/enable
add wave -noupdate -label EXtoMEM_DataInput -radix hexadecimal /MIPS_Processor_TB/DUV/EXtoMEM_Register/DataInput
add wave -noupdate -label EXtoMEM_DataOutput -radix hexadecimal /MIPS_Processor_TB/DUV/EXtoMEM_Register/DataOutput
add wave -noupdate -label MEMtoWB_enable -radix hexadecimal /MIPS_Processor_TB/DUV/MEMtoWB_Register/enable
add wave -noupdate -label MEMtoWB_DataInput -radix hexadecimal -childformat {{{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[70]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[69]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[68]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[67]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[66]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[65]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[64]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[63]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[62]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[61]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[60]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[59]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[58]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[57]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[56]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[55]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[54]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[53]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[52]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[51]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[50]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[49]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[48]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[47]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[46]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[45]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[44]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[43]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[42]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[41]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[40]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[39]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[38]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[37]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[36]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[35]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[34]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[33]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[32]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[31]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[30]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[29]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[28]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[27]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[26]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[25]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[24]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[23]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[22]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[21]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[20]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[19]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[18]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[17]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[16]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[15]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[14]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[13]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[12]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[11]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[10]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[9]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[8]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[7]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[6]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[5]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[4]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[3]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[2]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[1]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[0]} -radix hexadecimal}} -subitemconfig {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[70]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[69]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[68]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[67]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[66]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[65]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[64]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[63]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[62]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[61]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[60]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[59]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[58]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[57]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[56]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[55]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[54]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[53]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[52]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[51]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[50]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[49]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[48]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[47]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[46]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[45]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[44]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[43]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[42]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[41]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[40]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[39]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[38]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[37]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[36]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[35]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[34]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[33]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[32]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[31]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[30]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[29]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[28]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[27]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[26]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[25]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[24]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[23]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[22]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[21]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[20]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[19]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[18]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[17]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[16]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[15]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[14]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[13]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[12]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[11]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[10]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[9]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[8]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[7]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[6]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[5]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[4]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[3]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[2]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[1]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput[0]} {-radix hexadecimal}} /MIPS_Processor_TB/DUV/MEMtoWB_Register/DataInput
add wave -noupdate -label MEMtoWB_DataOutput -radix hexadecimal -childformat {{{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[70]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[69]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[68]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[67]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[66]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[65]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[64]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[63]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[62]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[61]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[60]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[59]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[58]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[57]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[56]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[55]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[54]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[53]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[52]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[51]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[50]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[49]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[48]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[47]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[46]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[45]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[44]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[43]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[42]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[41]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[40]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[39]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[38]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[37]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[36]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[35]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[34]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[33]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[32]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[31]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[30]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[29]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[28]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[27]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[26]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[25]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[24]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[23]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[22]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[21]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[20]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[19]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[18]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[17]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[16]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[15]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[14]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[13]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[12]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[11]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[10]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[9]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[8]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[7]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[6]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[5]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[4]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[3]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[2]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[1]} -radix hexadecimal} {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[0]} -radix hexadecimal}} -subitemconfig {{/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[70]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[69]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[68]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[67]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[66]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[65]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[64]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[63]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[62]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[61]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[60]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[59]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[58]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[57]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[56]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[55]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[54]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[53]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[52]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[51]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[50]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[49]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[48]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[47]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[46]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[45]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[44]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[43]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[42]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[41]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[40]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[39]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[38]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[37]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[36]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[35]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[34]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[33]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[32]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[31]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[30]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[29]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[28]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[27]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[26]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[25]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[24]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[23]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[22]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[21]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[20]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[19]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[18]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[17]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[16]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[15]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[14]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[13]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[12]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[11]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[10]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[9]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[8]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[7]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[6]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[5]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[4]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[3]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[2]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[1]} {-radix hexadecimal} {/MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput[0]} {-radix hexadecimal}} /MIPS_Processor_TB/DUV/MEMtoWB_Register/DataOutput
add wave -noupdate -divider RegFile
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_0
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_1
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_2
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_3
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_4
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_5
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_6
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_7
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_8
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_9
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_10
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_11
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_12
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_13
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_14
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_15
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_16
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_17
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_18
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_19
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_20
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_21
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_22
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_23
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_24
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_25
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_26
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_27
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_28
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_29
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_30
add wave -noupdate -radix decimal /MIPS_Processor_TB/DUV/Register_File/MUXRegister1/Data_31
add wave -noupdate -divider RAM
add wave -noupdate -radix hexadecimal /MIPS_Processor_TB/DUV/RAMMememory/WriteData
add wave -noupdate -radix hexadecimal /MIPS_Processor_TB/DUV/RAMMememory/Address
add wave -noupdate /MIPS_Processor_TB/DUV/RAMMememory/MemWrite
add wave -noupdate /MIPS_Processor_TB/DUV/RAMMememory/MemRead
add wave -noupdate -radix hexadecimal /MIPS_Processor_TB/DUV/RAMMememory/ReadData
add wave -noupdate {/MIPS_Processor_TB/DUV/RAMMememory/ram[1]}
add wave -noupdate {/MIPS_Processor_TB/DUV/RAMMememory/ram[0]}
add wave -noupdate -divider Branch
add wave -noupdate -divider Jumps
add wave -noupdate -divider RAM
add wave -noupdate /MIPS_Processor_TB/DUV/RAMMememory/ram
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {138 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 144
configure wave -valuecolwidth 40
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {56 ps}
