TimeQuest Timing Analyzer report for operation
Mon Jul 01 10:58:50 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'op_controller:b2v_inst|en_count'
 13. Slow 1200mV 85C Model Setup: 'clk_fpga'
 14. Slow 1200mV 85C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'
 15. Slow 1200mV 85C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'
 16. Slow 1200mV 85C Model Hold: 'clk_fpga'
 17. Slow 1200mV 85C Model Hold: 'op_controller:b2v_inst|en_count'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_fpga'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'op_controller:b2v_inst|en_count'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'op_controller:b2v_inst|en_count'
 33. Slow 1200mV 0C Model Setup: 'clk_fpga'
 34. Slow 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'
 35. Slow 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'
 36. Slow 1200mV 0C Model Hold: 'clk_fpga'
 37. Slow 1200mV 0C Model Hold: 'op_controller:b2v_inst|en_count'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'op_controller:b2v_inst|en_count'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'op_controller:b2v_inst|en_count'
 52. Fast 1200mV 0C Model Setup: 'clk_fpga'
 53. Fast 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'
 54. Fast 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'
 55. Fast 1200mV 0C Model Hold: 'clk_fpga'
 56. Fast 1200mV 0C Model Hold: 'op_controller:b2v_inst|en_count'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'op_controller:b2v_inst|en_count'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; operation                                                         ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE6E22C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                           ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; Clock Name                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                             ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; clk_fpga                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_fpga }                        ;
; div_freq:b2v_inst5|clk_30KHz    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:b2v_inst5|clk_30KHz }    ;
; op_controller:b2v_inst|en_count ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { op_controller:b2v_inst|en_count } ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                          ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                                          ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; 283.53 MHz ; 250.0 MHz       ; clk_fpga                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 551.88 MHz ; 500.0 MHz       ; div_freq:b2v_inst5|clk_30KHz ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                      ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; op_controller:b2v_inst|en_count ; -4.744 ; -4.744        ;
; clk_fpga                        ; -2.527 ; -26.940       ;
; div_freq:b2v_inst5|clk_30KHz    ; -0.812 ; -9.094        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; div_freq:b2v_inst5|clk_30KHz    ; -0.704 ; -3.344        ;
; clk_fpga                        ; -0.051 ; -0.051        ;
; op_controller:b2v_inst|en_count ; 3.596  ; 0.000         ;
+---------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_fpga                        ; -3.000 ; -15.000       ;
; div_freq:b2v_inst5|clk_30KHz    ; -1.000 ; -17.000       ;
; op_controller:b2v_inst|en_count ; 0.423  ; 0.000         ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'op_controller:b2v_inst|en_count'                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                     ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; -4.744 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.223     ; 1.847      ;
; -4.721 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.223     ; 1.824      ;
; -4.605 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.224     ; 1.707      ;
; -4.507 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.223     ; 1.610      ;
; -4.477 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.223     ; 1.580      ;
; -4.386 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.223     ; 1.489      ;
; -4.375 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.223     ; 1.478      ;
; -4.275 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.223     ; 1.378      ;
; -4.092 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.223     ; 1.195      ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_fpga'                                                                                                       ;
+--------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -2.527 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.458      ;
; -2.484 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.415      ;
; -2.458 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.389      ;
; -2.447 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.378      ;
; -2.427 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.358      ;
; -2.416 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.347      ;
; -2.369 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.301      ;
; -2.318 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.249      ;
; -2.318 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.249      ;
; -2.317 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.248      ;
; -2.315 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.246      ;
; -2.307 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.238      ;
; -2.307 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.238      ;
; -2.306 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.237      ;
; -2.304 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.235      ;
; -2.300 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.232      ;
; -2.269 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.201      ;
; -2.251 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.182      ;
; -2.223 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.154      ;
; -2.222 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.153      ;
; -2.214 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.145      ;
; -2.212 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.427     ; 2.780      ;
; -2.204 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.136      ;
; -2.183 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.114      ;
; -2.176 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.107      ;
; -2.174 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.105      ;
; -2.167 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.099      ;
; -2.160 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.092      ;
; -2.160 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.092      ;
; -2.159 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.091      ;
; -2.157 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.089      ;
; -2.136 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.068      ;
; -2.112 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 3.044      ;
; -2.108 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.039      ;
; -2.078 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.285      ; 3.358      ;
; -2.074 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.005      ;
; -2.074 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.005      ;
; -2.073 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.004      ;
; -2.071 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.002      ;
; -2.071 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 3.002      ;
; -2.067 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.285      ; 3.347      ;
; -2.065 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.997      ;
; -2.064 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.996      ;
; -2.040 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.971      ;
; -2.027 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.959      ;
; -2.027 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.959      ;
; -2.026 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.958      ;
; -2.024 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.956      ;
; -1.997 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.929      ;
; -1.978 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.427     ; 2.546      ;
; -1.970 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.901      ;
; -1.969 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.901      ;
; -1.943 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.874      ;
; -1.941 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.872      ;
; -1.940 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.427     ; 2.508      ;
; -1.938 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.870      ;
; -1.931 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.862      ;
; -1.931 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.862      ;
; -1.930 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.861      ;
; -1.928 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.859      ;
; -1.920 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.286      ; 3.201      ;
; -1.905 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.427     ; 2.473      ;
; -1.902 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.427     ; 2.470      ;
; -1.896 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.828      ;
; -1.894 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.826      ;
; -1.872 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.285      ; 3.152      ;
; -1.865 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.796      ;
; -1.854 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.786      ;
; -1.834 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.285      ; 3.114      ;
; -1.829 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.761      ;
; -1.829 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.761      ;
; -1.828 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.760      ;
; -1.826 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.758      ;
; -1.823 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.755      ;
; -1.823 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.285      ; 3.103      ;
; -1.808 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.740      ;
; -1.807 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.739      ;
; -1.800 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.731      ;
; -1.798 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.729      ;
; -1.789 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.720      ;
; -1.787 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.286      ; 3.068      ;
; -1.727 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.427     ; 2.295      ;
; -1.727 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.427     ; 2.295      ;
; -1.727 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.427     ; 2.295      ;
; -1.718 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.427     ; 2.286      ;
; -1.714 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.646      ;
; -1.714 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.646      ;
; -1.714 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.286      ; 2.995      ;
; -1.713 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.645      ;
; -1.711 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.643      ;
; -1.695 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.626      ;
; -1.693 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.625      ;
; -1.693 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.624      ;
; -1.692 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.063     ; 2.624      ;
; -1.691 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.285      ; 2.971      ;
; -1.666 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.597      ;
; -1.665 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.596      ;
; -1.665 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.596      ;
; -1.661 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.592      ;
; -1.660 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 2.591      ;
+--------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.812 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.743      ;
; -0.806 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.737      ;
; -0.803 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.734      ;
; -0.743 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.674      ;
; -0.733 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.664      ;
; -0.696 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.627      ;
; -0.696 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.627      ;
; -0.691 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.622      ;
; -0.690 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.621      ;
; -0.690 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.621      ;
; -0.687 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.618      ;
; -0.666 ; op_controller:b2v_inst|rt                                                                            ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.079     ; 1.582      ;
; -0.663 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.594      ;
; -0.650 ; op_controller:b2v_inst|load                                                                          ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.077     ; 1.568      ;
; -0.639 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.570      ;
; -0.617 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.548      ;
; -0.614 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.545      ;
; -0.613 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.287      ; 1.895      ;
; -0.587 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.518      ;
; -0.580 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.511      ;
; -0.580 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.511      ;
; -0.575 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.506      ;
; -0.575 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.506      ;
; -0.574 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.505      ;
; -0.574 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.505      ;
; -0.571 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.502      ;
; -0.569 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.500      ;
; -0.539 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.470      ;
; -0.537 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.259      ; 1.791      ;
; -0.526 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.457      ;
; -0.520 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.287      ; 1.802      ;
; -0.507 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.438      ;
; -0.501 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.432      ;
; -0.498 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.429      ;
; -0.491 ; op_controller:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.429     ; 1.057      ;
; -0.471 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.402      ;
; -0.459 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.390      ;
; -0.457 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.388      ;
; -0.455 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.386      ;
; -0.443 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.374      ;
; -0.422 ; op_controller:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.399     ; 1.018      ;
; -0.363 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.294      ;
; -0.349 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.287      ; 1.631      ;
; -0.344 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.275      ;
; -0.290 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.287      ; 1.572      ;
; -0.226 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.157      ;
; -0.182 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.113      ;
; -0.104 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.259      ; 1.358      ;
; -0.075 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.006      ;
; -0.071 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.002      ;
; -0.071 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 1.002      ;
; -0.066 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 0.997      ;
; -0.064 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 0.995      ;
; -0.046 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.287      ; 1.328      ;
; -0.044 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 0.975      ;
; -0.044 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 0.975      ;
; -0.040 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 0.971      ;
; -0.034 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.259      ; 1.288      ;
; -0.026 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.287      ; 1.308      ;
; 0.163  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.287      ; 1.119      ;
; 0.214  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 0.717      ;
; 0.294  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 0.637      ;
; 0.294  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 0.637      ;
; 0.294  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.064     ; 0.637      ;
; 0.513  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.628      ; 2.819      ;
; 0.513  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.628      ; 2.819      ;
; 0.513  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.628      ; 2.819      ;
; 0.513  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.628      ; 2.819      ;
; 0.513  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.628      ; 2.819      ;
; 0.513  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.628      ; 2.819      ;
; 0.513  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.628      ; 2.819      ;
; 0.513  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.628      ; 2.819      ;
; 0.593  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.979      ; 3.090      ;
; 1.047  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.628      ; 2.785      ;
; 1.047  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.628      ; 2.785      ;
; 1.047  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.628      ; 2.785      ;
; 1.047  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.628      ; 2.785      ;
; 1.047  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.628      ; 2.785      ;
; 1.047  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.628      ; 2.785      ;
; 1.047  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.628      ; 2.785      ;
; 1.047  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.628      ; 2.785      ;
; 1.242  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.979      ; 2.941      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.704 ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 3.121      ; 2.783      ;
; -0.330 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.755      ; 2.791      ;
; -0.330 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.755      ; 2.791      ;
; -0.330 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.755      ; 2.791      ;
; -0.330 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.755      ; 2.791      ;
; -0.330 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.755      ; 2.791      ;
; -0.330 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.755      ; 2.791      ;
; -0.330 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.755      ; 2.791      ;
; -0.330 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.755      ; 2.791      ;
; -0.097 ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 3.121      ; 2.890      ;
; 0.201  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.755      ; 2.822      ;
; 0.201  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.755      ; 2.822      ;
; 0.201  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.755      ; 2.822      ;
; 0.201  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.755      ; 2.822      ;
; 0.201  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.755      ; 2.822      ;
; 0.201  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.755      ; 2.822      ;
; 0.201  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.755      ; 2.822      ;
; 0.201  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.755      ; 2.822      ;
; 0.343  ; op_controller:b2v_inst|load                                                                          ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.077      ; 0.577      ;
; 0.356  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.577      ;
; 0.398  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.619      ;
; 0.429  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.430      ; 1.016      ;
; 0.556  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.777      ;
; 0.557  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.778      ;
; 0.559  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.780      ;
; 0.559  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.780      ;
; 0.559  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.780      ;
; 0.561  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.782      ;
; 0.568  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.430      ; 1.155      ;
; 0.573  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.794      ;
; 0.575  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.796      ;
; 0.615  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.400      ; 1.172      ;
; 0.625  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.430      ; 1.212      ;
; 0.654  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.875      ;
; 0.699  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.400      ; 1.256      ;
; 0.730  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.951      ;
; 0.747  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 0.968      ;
; 0.822  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.043      ;
; 0.831  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.052      ;
; 0.832  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.053      ;
; 0.833  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.054      ;
; 0.833  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.054      ;
; 0.845  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.066      ;
; 0.846  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.067      ;
; 0.847  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.068      ;
; 0.848  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.069      ;
; 0.850  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.071      ;
; 0.855  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.430      ; 1.442      ;
; 0.860  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.081      ;
; 0.862  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.083      ;
; 0.890  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.430      ; 1.477      ;
; 0.908  ; op_controller:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; -0.258     ; 0.807      ;
; 0.941  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.162      ;
; 0.943  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.164      ;
; 0.943  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.164      ;
; 0.945  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.166      ;
; 0.945  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.166      ;
; 0.957  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.178      ;
; 0.959  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.180      ;
; 0.960  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.181      ;
; 0.962  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.183      ;
; 0.966  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.187      ;
; 0.969  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.190      ;
; 0.972  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.193      ;
; 1.013  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.234      ;
; 1.032  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.400      ; 1.589      ;
; 1.055  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.276      ;
; 1.055  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.276      ;
; 1.057  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.278      ;
; 1.069  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.290      ;
; 1.071  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.292      ;
; 1.072  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.293      ;
; 1.074  ; op_controller:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; -0.286     ; 0.945      ;
; 1.077  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.298      ;
; 1.086  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.430      ; 1.673      ;
; 1.114  ; op_controller:b2v_inst|rt                                                                            ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.079      ; 1.350      ;
; 1.167  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.388      ;
; 1.181  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.402      ;
; 1.182  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.430      ; 1.769      ;
; 1.258  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.064      ; 1.479      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_fpga'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.051 ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; 0.000        ; 2.056      ; 2.391      ;
; 0.516  ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; -0.500       ; 2.056      ; 2.458      ;
; 1.178  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.398      ;
; 1.180  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.400      ;
; 1.181  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.401      ;
; 1.183  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.403      ;
; 1.239  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 1.823      ;
; 1.256  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 1.840      ;
; 1.265  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 1.849      ;
; 1.293  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 1.877      ;
; 1.331  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.552      ;
; 1.341  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.078      ; 1.576      ;
; 1.344  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.565      ;
; 1.345  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 1.929      ;
; 1.359  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.580      ;
; 1.361  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.078      ; 1.596      ;
; 1.364  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.585      ;
; 1.367  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 1.951      ;
; 1.378  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 1.962      ;
; 1.404  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 1.988      ;
; 1.415  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 1.999      ;
; 1.433  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.017      ;
; 1.451  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.671      ;
; 1.451  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.672      ;
; 1.458  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.078      ; 1.693      ;
; 1.461  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.045      ;
; 1.463  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.684      ;
; 1.471  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.691      ;
; 1.485  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.069      ;
; 1.486  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.706      ;
; 1.510  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.730      ;
; 1.520  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.104      ;
; 1.531  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.285     ; 1.403      ;
; 1.545  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.766      ;
; 1.559  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.779      ;
; 1.564  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.784      ;
; 1.565  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.785      ;
; 1.567  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.787      ;
; 1.574  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.795      ;
; 1.580  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.800      ;
; 1.585  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.806      ;
; 1.585  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.805      ;
; 1.588  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.808      ;
; 1.588  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.808      ;
; 1.603  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.824      ;
; 1.604  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.825      ;
; 1.605  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.825      ;
; 1.605  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.825      ;
; 1.615  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.199      ;
; 1.618  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.285     ; 1.490      ;
; 1.624  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.844      ;
; 1.627  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.286     ; 1.498      ;
; 1.630  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.851      ;
; 1.631  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.852      ;
; 1.632  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.286     ; 1.503      ;
; 1.635  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.286     ; 1.506      ;
; 1.635  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.286     ; 1.506      ;
; 1.652  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.078      ; 1.887      ;
; 1.656  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.877      ;
; 1.666  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.887      ;
; 1.668  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.889      ;
; 1.670  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.890      ;
; 1.675  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.895      ;
; 1.681  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.901      ;
; 1.686  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.906      ;
; 1.689  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.909      ;
; 1.689  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.909      ;
; 1.695  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.916      ;
; 1.696  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.917      ;
; 1.699  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.920      ;
; 1.711  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.932      ;
; 1.712  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.933      ;
; 1.719  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.939      ;
; 1.727  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.948      ;
; 1.733  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.953      ;
; 1.733  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.953      ;
; 1.738  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.322      ;
; 1.743  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.327      ;
; 1.757  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.977      ;
; 1.757  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.977      ;
; 1.762  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.346      ;
; 1.764  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 1.984      ;
; 1.767  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.427      ; 2.351      ;
; 1.775  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.996      ;
; 1.775  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 1.996      ;
; 1.785  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 2.006      ;
; 1.788  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 2.009      ;
; 1.799  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 2.020      ;
; 1.800  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 2.021      ;
; 1.816  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.285     ; 1.688      ;
; 1.818  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.285     ; 1.690      ;
; 1.822  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 2.043      ;
; 1.823  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 2.043      ;
; 1.827  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 2.048      ;
; 1.828  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 2.048      ;
; 1.831  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 2.051      ;
; 1.843  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 2.064      ;
; 1.844  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 2.065      ;
; 1.847  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.063      ; 2.067      ;
; 1.851  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.064      ; 2.072      ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'op_controller:b2v_inst|en_count'                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                     ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; 3.596 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -2.074     ; 1.032      ;
; 3.790 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -2.074     ; 1.226      ;
; 3.868 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -2.074     ; 1.304      ;
; 3.894 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -2.074     ; 1.330      ;
; 3.966 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -2.075     ; 1.401      ;
; 3.968 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -2.074     ; 1.404      ;
; 3.972 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -2.074     ; 1.408      ;
; 4.158 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -2.074     ; 1.594      ;
; 4.231 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -2.074     ; 1.667      ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_fpga'                                                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.315  ; 0.315        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[10]|clk      ;
; 0.315  ; 0.315        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[9]|clk       ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[0]|clk       ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[1]|clk       ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[2]|clk       ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[3]|clk       ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[4]|clk       ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[5]|clk       ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[6]|clk       ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[7]|clk       ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[8]|clk       ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|clk_30KHz|clk        ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; 0.431  ; 0.647        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; 0.431  ; 0.647        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; 0.431  ; 0.647        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; 0.431  ; 0.647        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; 0.431  ; 0.647        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; 0.431  ; 0.647        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.444  ; 0.660        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; 0.444  ; 0.660        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[0]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[1]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[2]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[3]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[4]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[5]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[6]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[7]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[8]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|clk_30KHz|clk        ;
; 0.684  ; 0.684        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[10]|clk      ;
; 0.684  ; 0.684        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[9]|clk       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.399  ; 0.615        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.399  ; 0.615        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; 0.399  ; 0.615        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; 0.399  ; 0.615        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; 0.399  ; 0.615        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; 0.399  ; 0.615        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.639  ; 0.639        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.639  ; 0.639        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.639  ; 0.639        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.639  ; 0.639        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.639  ; 0.639        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.639  ; 0.639        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'op_controller:b2v_inst|en_count'                                                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+
; 0.423 ; 0.423        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Fall       ; signal_compare:b2v_inst4|ls ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q         ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac          ;
; 0.575 ; 0.575        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Fall       ; signal_compare:b2v_inst4|ls ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; 1.277 ; 1.692 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 0.441 ; 0.550 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; 2.685 ; 3.131 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 2.817 ; 3.298 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; -0.857 ; -1.250 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 1.200  ; 1.043  ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; -0.932 ; -1.380 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; -1.167 ; -1.616 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 7.176 ; 7.160 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 8.634 ; 8.739 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 5.947 ; 5.969 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 3.750 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 5.261 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 4.048 ; 4.011 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 3.845 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 5.395 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 6.911 ; 6.898 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 8.360 ; 8.463 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 5.733 ; 5.752 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 3.632 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 5.131 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 3.915 ; 3.879 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 3.724 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 5.262 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                           ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                                          ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; 317.16 MHz ; 250.0 MHz       ; clk_fpga                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 624.61 MHz ; 500.0 MHz       ; div_freq:b2v_inst5|clk_30KHz ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; op_controller:b2v_inst|en_count ; -4.223 ; -4.223        ;
; clk_fpga                        ; -2.153 ; -22.795       ;
; div_freq:b2v_inst5|clk_30KHz    ; -0.601 ; -6.413        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; div_freq:b2v_inst5|clk_30KHz    ; -0.599 ; -2.671        ;
; clk_fpga                        ; -0.017 ; -0.017        ;
; op_controller:b2v_inst|en_count ; 3.293  ; 0.000         ;
+---------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_fpga                        ; -3.000 ; -15.000       ;
; div_freq:b2v_inst5|clk_30KHz    ; -1.000 ; -17.000       ;
; op_controller:b2v_inst|en_count ; 0.433  ; 0.000         ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'op_controller:b2v_inst|en_count'                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                     ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; -4.223 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.010     ; 1.657      ;
; -4.204 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.010     ; 1.638      ;
; -4.103 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.010     ; 1.537      ;
; -4.014 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.010     ; 1.448      ;
; -3.988 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.010     ; 1.422      ;
; -3.906 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.010     ; 1.340      ;
; -3.904 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.010     ; 1.338      ;
; -3.811 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.010     ; 1.245      ;
; -3.640 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -2.010     ; 1.074      ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_fpga'                                                                                                        ;
+--------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -2.153 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.091      ;
; -2.120 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.058      ;
; -2.102 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.040      ;
; -2.075 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.013      ;
; -2.069 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 3.007      ;
; -2.042 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.980      ;
; -2.006 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.945      ;
; -1.973 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.911      ;
; -1.973 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.911      ;
; -1.972 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.910      ;
; -1.970 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.908      ;
; -1.955 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.894      ;
; -1.940 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.878      ;
; -1.939 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.877      ;
; -1.939 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.877      ;
; -1.937 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.875      ;
; -1.928 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.867      ;
; -1.919 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.857      ;
; -1.882 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.821      ;
; -1.878 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.816      ;
; -1.877 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.815      ;
; -1.872 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.394     ; 2.473      ;
; -1.868 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.806      ;
; -1.841 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.779      ;
; -1.831 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.770      ;
; -1.829 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.767      ;
; -1.828 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.766      ;
; -1.826 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.765      ;
; -1.826 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.765      ;
; -1.825 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.764      ;
; -1.823 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.762      ;
; -1.804 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.743      ;
; -1.797 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.735      ;
; -1.772 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.711      ;
; -1.751 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.267      ; 3.013      ;
; -1.746 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.684      ;
; -1.739 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.677      ;
; -1.738 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.676      ;
; -1.738 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.676      ;
; -1.736 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.674      ;
; -1.731 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.670      ;
; -1.730 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.669      ;
; -1.719 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.657      ;
; -1.718 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.267      ; 2.980      ;
; -1.702 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.641      ;
; -1.701 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.640      ;
; -1.701 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.640      ;
; -1.699 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.638      ;
; -1.677 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.394     ; 2.278      ;
; -1.672 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.611      ;
; -1.662 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.601      ;
; -1.657 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.595      ;
; -1.649 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.394     ; 2.250      ;
; -1.635 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.574      ;
; -1.628 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.566      ;
; -1.627 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.565      ;
; -1.617 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.555      ;
; -1.616 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.554      ;
; -1.616 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.554      ;
; -1.614 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.552      ;
; -1.604 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.268      ; 2.867      ;
; -1.598 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.394     ; 2.199      ;
; -1.596 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.394     ; 2.197      ;
; -1.591 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.530      ;
; -1.590 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.529      ;
; -1.563 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.502      ;
; -1.551 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.267      ; 2.813      ;
; -1.536 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.475      ;
; -1.533 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.472      ;
; -1.532 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.471      ;
; -1.532 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.471      ;
; -1.530 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.469      ;
; -1.520 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.458      ;
; -1.517 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.267      ; 2.779      ;
; -1.506 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.444      ;
; -1.505 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.443      ;
; -1.503 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.267      ; 2.765      ;
; -1.501 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.440      ;
; -1.500 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.439      ;
; -1.480 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.268      ; 2.743      ;
; -1.460 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.398      ;
; -1.447 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.385      ;
; -1.444 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.382      ;
; -1.434 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.373      ;
; -1.433 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.372      ;
; -1.433 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.372      ;
; -1.431 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.370      ;
; -1.428 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.394     ; 2.029      ;
; -1.428 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.394     ; 2.029      ;
; -1.427 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.394     ; 2.028      ;
; -1.418 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.394     ; 2.019      ;
; -1.404 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.268      ; 2.667      ;
; -1.401 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.340      ;
; -1.400 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 2.339      ;
; -1.395 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.267      ; 2.657      ;
; -1.386 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.324      ;
; -1.385 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.323      ;
; -1.381 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.319      ;
; -1.378 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.316      ;
; -1.377 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 2.315      ;
+--------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.601 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.540      ;
; -0.596 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.535      ;
; -0.583 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.057     ; 1.521      ;
; -0.583 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.522      ;
; -0.539 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.478      ;
; -0.502 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.441      ;
; -0.501 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.440      ;
; -0.500 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.057     ; 1.438      ;
; -0.498 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.437      ;
; -0.496 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.435      ;
; -0.484 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.423      ;
; -0.483 ; op_controller:b2v_inst|rt                                                                            ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.069     ; 1.409      ;
; -0.483 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.422      ;
; -0.482 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.057     ; 1.420      ;
; -0.471 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.264      ; 1.730      ;
; -0.465 ; op_controller:b2v_inst|load                                                                          ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.068     ; 1.392      ;
; -0.439 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.378      ;
; -0.433 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.372      ;
; -0.411 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.350      ;
; -0.402 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.341      ;
; -0.401 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.340      ;
; -0.398 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.337      ;
; -0.396 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.335      ;
; -0.396 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.335      ;
; -0.384 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.323      ;
; -0.383 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.322      ;
; -0.378 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.057     ; 1.316      ;
; -0.378 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.317      ;
; -0.365 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.057     ; 1.303      ;
; -0.365 ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.237      ; 1.597      ;
; -0.342 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.281      ;
; -0.342 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.264      ; 1.601      ;
; -0.339 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.278      ;
; -0.337 ; op_controller:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.389     ; 0.943      ;
; -0.333 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.272      ;
; -0.311 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.250      ;
; -0.299 ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.057     ; 1.237      ;
; -0.298 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.237      ;
; -0.297 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.236      ;
; -0.296 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 1.235      ;
; -0.269 ; op_controller:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.361     ; 0.903      ;
; -0.216 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.057     ; 1.154      ;
; -0.211 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.057     ; 1.149      ;
; -0.181 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.264      ; 1.440      ;
; -0.158 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.264      ; 1.417      ;
; -0.091 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.057     ; 1.029      ;
; -0.044 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.057     ; 0.982      ;
; 0.008  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.237      ; 1.224      ;
; 0.046  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.893      ;
; 0.049  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.890      ;
; 0.050  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.889      ;
; 0.055  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.884      ;
; 0.057  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.882      ;
; 0.066  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.873      ;
; 0.067  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.872      ;
; 0.070  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.869      ;
; 0.086  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.264      ; 1.173      ;
; 0.095  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.237      ; 1.137      ;
; 0.099  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.264      ; 1.160      ;
; 0.262  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.264      ; 0.997      ;
; 0.302  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.057     ; 0.636      ;
; 0.376  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.057     ; 0.562      ;
; 0.376  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.057     ; 0.562      ;
; 0.377  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.056     ; 0.562      ;
; 0.491  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.371      ; 2.565      ;
; 0.491  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.371      ; 2.565      ;
; 0.491  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.371      ; 2.565      ;
; 0.491  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.371      ; 2.565      ;
; 0.491  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.371      ; 2.565      ;
; 0.491  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.371      ; 2.565      ;
; 0.491  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.371      ; 2.565      ;
; 0.491  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.371      ; 2.565      ;
; 0.645  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.691      ; 2.731      ;
; 0.996  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.371      ; 2.560      ;
; 0.996  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.371      ; 2.560      ;
; 0.996  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.371      ; 2.560      ;
; 0.996  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.371      ; 2.560      ;
; 0.996  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.371      ; 2.560      ;
; 0.996  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.371      ; 2.560      ;
; 0.996  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.371      ; 2.560      ;
; 0.996  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.371      ; 2.560      ;
; 1.180  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.691      ; 2.696      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.599 ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.819      ; 2.554      ;
; -0.259 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.486      ; 2.561      ;
; -0.259 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.486      ; 2.561      ;
; -0.259 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.486      ; 2.561      ;
; -0.259 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.486      ; 2.561      ;
; -0.259 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.486      ; 2.561      ;
; -0.259 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.486      ; 2.561      ;
; -0.259 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.486      ; 2.561      ;
; -0.259 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.486      ; 2.561      ;
; -0.100 ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.819      ; 2.553      ;
; 0.245  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.486      ; 2.565      ;
; 0.245  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.486      ; 2.565      ;
; 0.245  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.486      ; 2.565      ;
; 0.245  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.486      ; 2.565      ;
; 0.245  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.486      ; 2.565      ;
; 0.245  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.486      ; 2.565      ;
; 0.245  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.486      ; 2.565      ;
; 0.245  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.486      ; 2.565      ;
; 0.299  ; op_controller:b2v_inst|load                                                                          ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.068      ; 0.511      ;
; 0.310  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 0.511      ;
; 0.311  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.511      ;
; 0.361  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 0.562      ;
; 0.391  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.390      ; 0.925      ;
; 0.499  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.699      ;
; 0.501  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.701      ;
; 0.502  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.702      ;
; 0.503  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.703      ;
; 0.503  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.703      ;
; 0.504  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.704      ;
; 0.516  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.716      ;
; 0.517  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.717      ;
; 0.528  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.390      ; 1.062      ;
; 0.566  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.362      ; 1.072      ;
; 0.582  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.390      ; 1.116      ;
; 0.593  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 0.794      ;
; 0.640  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.362      ; 1.146      ;
; 0.666  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 0.867      ;
; 0.680  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 0.881      ;
; 0.739  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 0.940      ;
; 0.742  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 0.943      ;
; 0.743  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.943      ;
; 0.747  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.947      ;
; 0.748  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.948      ;
; 0.751  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.951      ;
; 0.752  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.952      ;
; 0.753  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.953      ;
; 0.758  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.958      ;
; 0.760  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.960      ;
; 0.765  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.965      ;
; 0.772  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 0.972      ;
; 0.792  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.390      ; 1.326      ;
; 0.800  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.390      ; 1.334      ;
; 0.818  ; op_controller:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; -0.237     ; 0.725      ;
; 0.832  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.032      ;
; 0.836  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.036      ;
; 0.837  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.037      ;
; 0.843  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.043      ;
; 0.844  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.044      ;
; 0.847  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.047      ;
; 0.849  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.049      ;
; 0.854  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.054      ;
; 0.856  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.056      ;
; 0.858  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 1.059      ;
; 0.861  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.061      ;
; 0.869  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 1.070      ;
; 0.930  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 1.131      ;
; 0.932  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.132      ;
; 0.933  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.133      ;
; 0.940  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.140      ;
; 0.943  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.143      ;
; 0.945  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.145      ;
; 0.947  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.362      ; 1.453      ;
; 0.950  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.150      ;
; 0.966  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 1.167      ;
; 0.983  ; op_controller:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; -0.264     ; 0.863      ;
; 1.001  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.390      ; 1.535      ;
; 1.023  ; op_controller:b2v_inst|rt                                                                            ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.069      ; 1.236      ;
; 1.029  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.229      ;
; 1.039  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.056      ; 1.239      ;
; 1.041  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.390      ; 1.575      ;
; 1.124  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.057      ; 1.325      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_fpga'                                                                                                                          ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.017 ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; 0.000        ; 1.869      ; 2.206      ;
; 0.473  ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; -0.500       ; 1.869      ; 2.196      ;
; 1.065  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.265      ;
; 1.069  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.269      ;
; 1.072  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.272      ;
; 1.074  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.274      ;
; 1.106  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.644      ;
; 1.112  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.650      ;
; 1.131  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.669      ;
; 1.153  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.691      ;
; 1.207  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.745      ;
; 1.211  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.749      ;
; 1.214  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.415      ;
; 1.224  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.070      ; 1.438      ;
; 1.228  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.429      ;
; 1.232  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.770      ;
; 1.236  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.437      ;
; 1.245  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.446      ;
; 1.248  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.786      ;
; 1.248  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.070      ; 1.462      ;
; 1.273  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.811      ;
; 1.285  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.823      ;
; 1.289  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.827      ;
; 1.307  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.508      ;
; 1.310  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.511      ;
; 1.314  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.514      ;
; 1.329  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.529      ;
; 1.330  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.868      ;
; 1.331  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.070      ; 1.545      ;
; 1.346  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.546      ;
; 1.351  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.889      ;
; 1.365  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.565      ;
; 1.384  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.584      ;
; 1.389  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.590      ;
; 1.390  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.590      ;
; 1.392  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.592      ;
; 1.405  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.606      ;
; 1.410  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.267     ; 1.287      ;
; 1.411  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.611      ;
; 1.414  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.614      ;
; 1.420  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.620      ;
; 1.422  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.622      ;
; 1.422  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.622      ;
; 1.428  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 1.966      ;
; 1.430  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.631      ;
; 1.443  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.643      ;
; 1.445  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.646      ;
; 1.446  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.647      ;
; 1.453  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.653      ;
; 1.470  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.671      ;
; 1.472  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.673      ;
; 1.477  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.267     ; 1.354      ;
; 1.479  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.679      ;
; 1.479  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.679      ;
; 1.484  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.268     ; 1.360      ;
; 1.485  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.685      ;
; 1.487  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.688      ;
; 1.490  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.268     ; 1.366      ;
; 1.492  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.268     ; 1.368      ;
; 1.492  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.268     ; 1.368      ;
; 1.499  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.070      ; 1.713      ;
; 1.499  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.700      ;
; 1.504  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.704      ;
; 1.507  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.708      ;
; 1.510  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.710      ;
; 1.512  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.712      ;
; 1.512  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.712      ;
; 1.525  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.726      ;
; 1.525  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.726      ;
; 1.528  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.729      ;
; 1.544  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 2.082      ;
; 1.549  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.750      ;
; 1.550  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.750      ;
; 1.551  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.752      ;
; 1.555  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.756      ;
; 1.559  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.759      ;
; 1.561  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.761      ;
; 1.566  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 2.104      ;
; 1.568  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 2.106      ;
; 1.574  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.774      ;
; 1.583  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.783      ;
; 1.585  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.394      ; 2.123      ;
; 1.593  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.793      ;
; 1.600  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.801      ;
; 1.600  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.801      ;
; 1.602  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.803      ;
; 1.602  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.803      ;
; 1.623  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.824      ;
; 1.625  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.826      ;
; 1.626  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.827      ;
; 1.629  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.829      ;
; 1.635  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.835      ;
; 1.636  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.837      ;
; 1.637  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.837      ;
; 1.663  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.864      ;
; 1.664  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.865      ;
; 1.667  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.267     ; 1.544      ;
; 1.668  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.057      ; 1.869      ;
; 1.669  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.267     ; 1.546      ;
; 1.671  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.056      ; 1.871      ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'op_controller:b2v_inst|en_count'                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                     ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; 3.293 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.875     ; 0.928      ;
; 3.469 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.875     ; 1.104      ;
; 3.538 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.875     ; 1.173      ;
; 3.562 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.875     ; 1.197      ;
; 3.626 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.875     ; 1.261      ;
; 3.629 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.875     ; 1.264      ;
; 3.644 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.875     ; 1.279      ;
; 3.803 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.875     ; 1.438      ;
; 3.881 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.875     ; 1.516      ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[0]|clk       ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[1]|clk       ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[2]|clk       ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[3]|clk       ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[4]|clk       ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[5]|clk       ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[6]|clk       ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[7]|clk       ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[8]|clk       ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|clk_30KHz|clk        ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[10]|clk      ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[9]|clk       ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.403  ; 0.619        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; 0.403  ; 0.619        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.642  ; 0.642        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[10]|clk      ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[9]|clk       ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[0]|clk       ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[1]|clk       ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[2]|clk       ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[3]|clk       ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[4]|clk       ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[5]|clk       ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[6]|clk       ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[7]|clk       ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[8]|clk       ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|clk_30KHz|clk        ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'op_controller:b2v_inst|en_count'                                                           ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac          ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Fall       ; signal_compare:b2v_inst4|ls ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q         ;
; 0.562 ; 0.562        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Fall       ; signal_compare:b2v_inst4|ls ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; 1.088 ; 1.401 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 0.414 ; 0.562 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; 2.335 ; 2.671 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 2.455 ; 2.843 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; -0.714 ; -1.013 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 1.046  ; 0.885  ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; -0.774 ; -1.123 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; -0.990 ; -1.342 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 6.420 ; 6.459 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 7.760 ; 7.768 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 5.329 ; 5.331 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 3.351 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 4.708 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 3.623 ; 3.578 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 3.437 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 4.750 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 6.172 ; 6.209 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 7.500 ; 7.510 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 5.125 ; 5.126 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 3.232 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 4.578 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 3.491 ; 3.447 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 3.317 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 4.619 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; op_controller:b2v_inst|en_count ; -2.505 ; -2.505        ;
; clk_fpga                        ; -0.949 ; -9.592        ;
; div_freq:b2v_inst5|clk_30KHz    ; -0.021 ; -0.038        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; div_freq:b2v_inst5|clk_30KHz    ; -0.496 ; -2.616        ;
; clk_fpga                        ; -0.108 ; -0.108        ;
; op_controller:b2v_inst|en_count ; 2.293  ; 0.000         ;
+---------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_fpga                        ; -3.000 ; -15.806       ;
; div_freq:b2v_inst5|clk_30KHz    ; -1.000 ; -17.000       ;
; op_controller:b2v_inst|en_count ; 0.457  ; 0.000         ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'op_controller:b2v_inst|en_count'                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                     ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; -2.505 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.329     ; 1.010      ;
; -2.490 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.329     ; 0.995      ;
; -2.432 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.329     ; 0.937      ;
; -2.372 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.329     ; 0.877      ;
; -2.353 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.329     ; 0.858      ;
; -2.305 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.329     ; 0.810      ;
; -2.292 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.329     ; 0.797      ;
; -2.239 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.329     ; 0.744      ;
; -2.146 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; 0.500        ; -1.329     ; 0.651      ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_fpga'                                                                                                        ;
+--------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -0.949 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.899      ;
; -0.948 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.898      ;
; -0.912 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.862      ;
; -0.895 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.845      ;
; -0.890 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.840      ;
; -0.873 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.823      ;
; -0.860 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.810      ;
; -0.842 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.792      ;
; -0.841 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.791      ;
; -0.841 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.791      ;
; -0.839 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.789      ;
; -0.820 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.770      ;
; -0.819 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.769      ;
; -0.819 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.769      ;
; -0.817 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.767      ;
; -0.812 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.762      ;
; -0.802 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.752      ;
; -0.797 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.236     ; 1.548      ;
; -0.785 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.735      ;
; -0.785 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.735      ;
; -0.782 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.732      ;
; -0.779 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.729      ;
; -0.776 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.726      ;
; -0.775 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.725      ;
; -0.773 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.723      ;
; -0.758 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.708      ;
; -0.748 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.698      ;
; -0.732 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.682      ;
; -0.731 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.681      ;
; -0.729 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.679      ;
; -0.722 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.672      ;
; -0.714 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.664      ;
; -0.705 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.655      ;
; -0.704 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.155      ; 1.846      ;
; -0.704 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.654      ;
; -0.704 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.654      ;
; -0.702 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.652      ;
; -0.695 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.645      ;
; -0.694 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.644      ;
; -0.691 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.641      ;
; -0.682 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.155      ; 1.824      ;
; -0.678 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.628      ;
; -0.678 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.628      ;
; -0.677 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.627      ;
; -0.677 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.627      ;
; -0.675 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.625      ;
; -0.666 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.236     ; 1.417      ;
; -0.655 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.605      ;
; -0.646 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.236     ; 1.397      ;
; -0.639 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.589      ;
; -0.636 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.586      ;
; -0.635 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.236     ; 1.386      ;
; -0.633 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.583      ;
; -0.632 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.236     ; 1.383      ;
; -0.631 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.581      ;
; -0.625 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.575      ;
; -0.624 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.574      ;
; -0.624 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.574      ;
; -0.622 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.572      ;
; -0.620 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.570      ;
; -0.616 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.566      ;
; -0.612 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.562      ;
; -0.609 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.559      ;
; -0.594 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.155      ; 1.736      ;
; -0.588 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.155      ; 1.730      ;
; -0.582 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.155      ; 1.724      ;
; -0.576 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.526      ;
; -0.567 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.155      ; 1.709      ;
; -0.566 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.516      ;
; -0.563 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.513      ;
; -0.562 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.512      ;
; -0.562 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.512      ;
; -0.560 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.510      ;
; -0.556 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.506      ;
; -0.553 ; div_freq:b2v_inst5|c_30KHz[4] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.503      ;
; -0.549 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.499      ;
; -0.542 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.492      ;
; -0.541 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.491      ;
; -0.540 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.155      ; 1.682      ;
; -0.532 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.236     ; 1.283      ;
; -0.531 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.236     ; 1.282      ;
; -0.531 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.236     ; 1.282      ;
; -0.522 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.236     ; 1.273      ;
; -0.500 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.155      ; 1.642      ;
; -0.496 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.446      ;
; -0.495 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.445      ;
; -0.495 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.445      ;
; -0.493 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.443      ;
; -0.489 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.439      ;
; -0.488 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.438      ;
; -0.487 ; div_freq:b2v_inst5|c_30KHz[7] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.155      ; 1.629      ;
; -0.486 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.436      ;
; -0.485 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.435      ;
; -0.483 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.433      ;
; -0.482 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.432      ;
; -0.465 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.415      ;
; -0.462 ; div_freq:b2v_inst5|c_30KHz[8] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.412      ;
; -0.462 ; div_freq:b2v_inst5|c_30KHz[9] ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.236     ; 1.213      ;
+--------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.021 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.971      ;
; -0.017 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.967      ;
; -0.005 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.955      ;
; 0.032  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.918      ;
; 0.047  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.903      ;
; 0.047  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.903      ;
; 0.051  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.899      ;
; 0.051  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.899      ;
; 0.054  ; op_controller:b2v_inst|rt                                                                            ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.045     ; 0.888      ;
; 0.058  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.892      ;
; 0.063  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.887      ;
; 0.063  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.887      ;
; 0.071  ; op_controller:b2v_inst|load                                                                          ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.044     ; 0.872      ;
; 0.092  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.858      ;
; 0.099  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.851      ;
; 0.100  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.850      ;
; 0.100  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.850      ;
; 0.115  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.835      ;
; 0.115  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.835      ;
; 0.118  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.141      ; 1.010      ;
; 0.119  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.831      ;
; 0.119  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.831      ;
; 0.120  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.830      ;
; 0.124  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.826      ;
; 0.124  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.826      ;
; 0.131  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.819      ;
; 0.131  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.819      ;
; 0.134  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.816      ;
; 0.140  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.156      ; 1.003      ;
; 0.152  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.156      ; 0.991      ;
; 0.159  ; op_controller:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.238     ; 0.590      ;
; 0.162  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.788      ;
; 0.162  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.788      ;
; 0.167  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.783      ;
; 0.168  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.782      ;
; 0.191  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.759      ;
; 0.192  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.758      ;
; 0.199  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.751      ;
; 0.199  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.751      ;
; 0.200  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.750      ;
; 0.206  ; op_controller:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.222     ; 0.559      ;
; 0.228  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.156      ; 0.915      ;
; 0.242  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.708      ;
; 0.264  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.686      ;
; 0.302  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.156      ; 0.841      ;
; 0.306  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.644      ;
; 0.332  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.618      ;
; 0.376  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.141      ; 0.752      ;
; 0.398  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.552      ;
; 0.398  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.156      ; 0.745      ;
; 0.402  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.548      ;
; 0.403  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.547      ;
; 0.403  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.547      ;
; 0.404  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.546      ;
; 0.405  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.141      ; 0.723      ;
; 0.411  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.156      ; 0.732      ;
; 0.412  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.538      ;
; 0.412  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.538      ;
; 0.416  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.534      ;
; 0.446  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.543      ; 1.699      ;
; 0.446  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.543      ; 1.699      ;
; 0.446  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.543      ; 1.699      ;
; 0.446  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.543      ; 1.699      ;
; 0.446  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.543      ; 1.699      ;
; 0.446  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.543      ; 1.699      ;
; 0.446  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.543      ; 1.699      ;
; 0.446  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.543      ; 1.699      ;
; 0.522  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 0.156      ; 0.621      ;
; 0.534  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.736      ; 1.804      ;
; 0.560  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.390      ;
; 0.600  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.350      ;
; 0.600  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.350      ;
; 0.600  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.350      ;
; 1.095  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.543      ; 1.550      ;
; 1.095  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.543      ; 1.550      ;
; 1.095  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.543      ; 1.550      ;
; 1.095  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.543      ; 1.550      ;
; 1.095  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.543      ; 1.550      ;
; 1.095  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.543      ; 1.550      ;
; 1.095  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.543      ; 1.550      ;
; 1.095  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.543      ; 1.550      ;
; 1.229  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.736      ; 1.609      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.496 ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.819      ; 1.522      ;
; -0.265 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.618      ; 1.552      ;
; -0.265 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.618      ; 1.552      ;
; -0.265 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.618      ; 1.552      ;
; -0.265 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.618      ; 1.552      ;
; -0.265 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.618      ; 1.552      ;
; -0.265 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.618      ; 1.552      ;
; -0.265 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.618      ; 1.552      ;
; -0.265 ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.618      ; 1.552      ;
; 0.173  ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count                                                                      ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.819      ; 1.691      ;
; 0.179  ; op_controller:b2v_inst|load                                                                          ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.044      ; 0.307      ;
; 0.186  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.208  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.329      ;
; 0.221  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.238      ; 0.543      ;
; 0.293  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.238      ; 0.615      ;
; 0.297  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.418      ;
; 0.298  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.420      ;
; 0.307  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.428      ;
; 0.308  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.429      ;
; 0.311  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.238      ; 0.633      ;
; 0.319  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.222      ; 0.625      ;
; 0.346  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.467      ;
; 0.374  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.222      ; 0.680      ;
; 0.376  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.618      ; 1.693      ;
; 0.376  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.618      ; 1.693      ;
; 0.376  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.618      ; 1.693      ;
; 0.376  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.618      ; 1.693      ;
; 0.376  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.618      ; 1.693      ;
; 0.376  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.618      ; 1.693      ;
; 0.376  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.618      ; 1.693      ;
; 0.376  ; op_controller:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.618      ; 1.693      ;
; 0.387  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.508      ;
; 0.396  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.517      ;
; 0.441  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.562      ;
; 0.442  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.238      ; 0.764      ;
; 0.446  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.567      ;
; 0.447  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.568      ;
; 0.447  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.568      ;
; 0.448  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.569      ;
; 0.457  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.578      ;
; 0.460  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.581      ;
; 0.460  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.581      ;
; 0.465  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.238      ; 0.787      ;
; 0.465  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.586      ;
; 0.468  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.589      ;
; 0.492  ; op_controller:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; -0.141     ; 0.435      ;
; 0.509  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.630      ;
; 0.510  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.631      ;
; 0.510  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.631      ;
; 0.513  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.634      ;
; 0.513  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.634      ;
; 0.519  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.640      ;
; 0.523  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.644      ;
; 0.523  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.644      ;
; 0.526  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.647      ;
; 0.526  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.647      ;
; 0.528  ; op_controller:b2v_inst|state_controller.set_speed                                                    ; op_controller:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.649      ;
; 0.531  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.652      ;
; 0.537  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.658      ;
; 0.545  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.222      ; 0.851      ;
; 0.553  ; op_controller:b2v_inst|state_controller.standby                                                      ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.238      ; 0.875      ;
; 0.576  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.697      ;
; 0.576  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.697      ;
; 0.577  ; op_controller:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; -0.156     ; 0.505      ;
; 0.579  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.700      ;
; 0.582  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.703      ;
; 0.585  ; op_controller:b2v_inst|rt                                                                            ; op_controller:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.045      ; 0.714      ;
; 0.589  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.710      ;
; 0.589  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.710      ;
; 0.592  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.713      ;
; 0.639  ; op_controller:b2v_inst|state_controller.hold                                                         ; op_controller:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.238      ; 0.961      ;
; 0.642  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.763      ;
; 0.655  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.776      ;
; 0.685  ; op_controller:b2v_inst|state_controller.power_engine                                                 ; op_controller:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.806      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_fpga'                                                                                                                          ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.108 ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; 0.000        ; 1.186      ; 1.297      ;
; 0.539  ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; -0.500       ; 1.186      ; 1.444      ;
; 0.626  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.747      ;
; 0.629  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.750      ;
; 0.629  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.750      ;
; 0.631  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.752      ;
; 0.664  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 0.984      ;
; 0.673  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 0.993      ;
; 0.675  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 0.995      ;
; 0.699  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 1.019      ;
; 0.700  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.821      ;
; 0.709  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.830      ;
; 0.709  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.044      ; 0.837      ;
; 0.712  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 1.032      ;
; 0.715  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.836      ;
; 0.718  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.044      ; 0.846      ;
; 0.723  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.844      ;
; 0.729  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 1.049      ;
; 0.740  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 1.060      ;
; 0.753  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 1.073      ;
; 0.757  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 1.077      ;
; 0.771  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 1.091      ;
; 0.774  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.044      ; 0.902      ;
; 0.776  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.897      ;
; 0.778  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.899      ;
; 0.791  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.912      ;
; 0.792  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.913      ;
; 0.792  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 1.112      ;
; 0.795  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.916      ;
; 0.804  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 1.124      ;
; 0.808  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 1.128      ;
; 0.809  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.930      ;
; 0.814  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.155     ; 0.743      ;
; 0.830  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.951      ;
; 0.843  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.964      ;
; 0.849  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.970      ;
; 0.849  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.970      ;
; 0.851  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.972      ;
; 0.853  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.974      ;
; 0.857  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.978      ;
; 0.857  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.978      ;
; 0.857  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.978      ;
; 0.857  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.978      ;
; 0.858  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.155     ; 0.787      ;
; 0.859  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.980      ;
; 0.859  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.980      ;
; 0.859  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.980      ;
; 0.860  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.981      ;
; 0.861  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.982      ;
; 0.864  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.985      ;
; 0.870  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.155     ; 0.799      ;
; 0.873  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.994      ;
; 0.873  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 1.193      ;
; 0.878  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.999      ;
; 0.878  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.155     ; 0.807      ;
; 0.878  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.155     ; 0.807      ;
; 0.878  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.155     ; 0.807      ;
; 0.879  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.044      ; 1.007      ;
; 0.883  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.004      ;
; 0.886  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.007      ;
; 0.905  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.026      ;
; 0.909  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.030      ;
; 0.910  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.031      ;
; 0.911  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.032      ;
; 0.911  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.032      ;
; 0.912  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.033      ;
; 0.912  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.033      ;
; 0.913  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.034      ;
; 0.913  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.034      ;
; 0.913  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.034      ;
; 0.916  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.037      ;
; 0.921  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.042      ;
; 0.924  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.045      ;
; 0.924  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.045      ;
; 0.925  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.046      ;
; 0.928  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.049      ;
; 0.935  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 1.255      ;
; 0.938  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.059      ;
; 0.941  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 1.261      ;
; 0.942  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.063      ;
; 0.952  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 1.272      ;
; 0.955  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.076      ;
; 0.956  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.077      ;
; 0.958  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.236      ; 1.278      ;
; 0.965  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.086      ;
; 0.967  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.155     ; 0.896      ;
; 0.968  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.089      ;
; 0.969  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.090      ;
; 0.970  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.155     ; 0.899      ;
; 0.970  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.091      ;
; 0.979  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.100      ;
; 0.984  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.105      ;
; 0.984  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.155     ; 0.913      ;
; 0.985  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.106      ;
; 0.990  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.111      ;
; 0.990  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.111      ;
; 0.992  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.113      ;
; 0.993  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.114      ;
; 0.996  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.117      ;
; 1.002  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 1.123      ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'op_controller:b2v_inst|en_count'                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                     ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; 2.293 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.242     ; 0.561      ;
; 2.398 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.242     ; 0.666      ;
; 2.442 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.242     ; 0.710      ;
; 2.454 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.242     ; 0.722      ;
; 2.469 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.242     ; 0.737      ;
; 2.495 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.242     ; 0.763      ;
; 2.498 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.242     ; 0.766      ;
; 2.593 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.242     ; 0.861      ;
; 2.624 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; signal_compare:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; op_controller:b2v_inst|en_count ; -0.500       ; -1.242     ; 0.892      ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[10]|clk      ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[9]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[0]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[1]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[2]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[3]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[4]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[5]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[6]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[7]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[8]|clk       ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|clk_30KHz|clk        ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.683  ; 0.899        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; 0.683  ; 0.899        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[0]|clk       ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[1]|clk       ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[2]|clk       ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[3]|clk       ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[4]|clk       ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[5]|clk       ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[6]|clk       ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[7]|clk       ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[8]|clk       ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|clk_30KHz|clk        ;
; 0.905  ; 0.905        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[10]|clk      ;
; 0.905  ; 0.905        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[9]|clk       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|led_door                                                                      ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.hold                                                         ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.power_engine                                                 ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.set_speed                                                    ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|state_controller.standby                                                      ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|load                                                                          ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|en_count                                                                      ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; op_controller:b2v_inst|rt                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
; 0.632  ; 0.632        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.646  ; 0.646        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.646  ; 0.646        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'op_controller:b2v_inst|en_count'                                                           ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Fall       ; signal_compare:b2v_inst4|ls ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q         ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; op_controller:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac          ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; op_controller:b2v_inst|en_count ; Fall       ; signal_compare:b2v_inst4|ls ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; 0.698 ; 1.295 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 0.212 ; 0.503 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; 1.480 ; 2.090 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 1.559 ; 2.186 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; -0.459 ; -1.042 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 0.722  ; 0.396  ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; -0.502 ; -1.106 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; -0.624 ; -1.247 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 4.292 ; 4.180 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 5.222 ; 5.391 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 3.530 ; 3.594 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 2.282 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 3.272 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 2.381 ; 2.447 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 2.282 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 3.446 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 4.139 ; 4.029 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 5.065 ; 5.231 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 3.405 ; 3.468 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 2.215 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 3.199 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 2.306 ; 2.370 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 2.213 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 3.368 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+----------------------------------+---------+--------+----------+---------+---------------------+
; Clock                            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -4.744  ; -0.704 ; N/A      ; N/A     ; -3.000              ;
;  clk_fpga                        ; -2.527  ; -0.108 ; N/A      ; N/A     ; -3.000              ;
;  div_freq:b2v_inst5|clk_30KHz    ; -0.812  ; -0.704 ; N/A      ; N/A     ; -1.000              ;
;  op_controller:b2v_inst|en_count ; -4.744  ; 2.293  ; N/A      ; N/A     ; 0.423               ;
; Design-wide TNS                  ; -40.778 ; -3.395 ; 0.0      ; 0.0     ; -32.806             ;
;  clk_fpga                        ; -26.940 ; -0.108 ; N/A      ; N/A     ; -15.806             ;
;  div_freq:b2v_inst5|clk_30KHz    ; -9.094  ; -3.344 ; N/A      ; N/A     ; -17.000             ;
;  op_controller:b2v_inst|en_count ; -4.744  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; 1.277 ; 1.692 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 0.441 ; 0.562 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; 2.685 ; 3.131 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 2.817 ; 3.298 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; -0.459 ; -1.013 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 1.200  ; 1.043  ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; -0.502 ; -1.106 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; -0.624 ; -1.247 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 7.176 ; 7.160 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 8.634 ; 8.739 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 5.947 ; 5.969 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 3.750 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 5.261 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 4.048 ; 4.011 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 3.845 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 5.395 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 4.139 ; 4.029 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 5.065 ; 5.231 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 3.405 ; 3.468 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in0        ; op_controller:b2v_inst|en_count ; 2.215 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ; 3.199 ;       ; Rise       ; op_controller:b2v_inst|en_count ;
; duty_cycle ; op_controller:b2v_inst|en_count ; 2.306 ; 2.370 ; Fall       ; op_controller:b2v_inst|en_count ;
; in0        ; op_controller:b2v_inst|en_count ;       ; 2.213 ; Fall       ; op_controller:b2v_inst|en_count ;
; in1        ; op_controller:b2v_inst|en_count ;       ; 3.368 ; Fall       ; op_controller:b2v_inst|en_count ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; duty_cycle    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; in1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; in0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; buzzer        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_door      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; eot                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; remote                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; local                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enable                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; door                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_fpga                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; duty_cycle    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; in1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; in0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; buzzer        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; led_door      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; duty_cycle    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; in1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; in0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; buzzer        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; led_door      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; duty_cycle    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; in1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; in0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; buzzer        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led_door      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_fpga                        ; clk_fpga                        ; 890      ; 0        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; clk_fpga                        ; 1        ; 1        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz    ; 75       ; 0        ; 0        ; 0        ;
; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz    ; 9        ; 9        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; op_controller:b2v_inst|en_count ; 0        ; 0        ; 12       ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_fpga                        ; clk_fpga                        ; 890      ; 0        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; clk_fpga                        ; 1        ; 1        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz    ; 75       ; 0        ; 0        ; 0        ;
; op_controller:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz    ; 9        ; 9        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; op_controller:b2v_inst|en_count ; 0        ; 0        ; 12       ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 23    ; 23   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jul 01 10:58:45 2019
Info: Command: quartus_sta operation -c operation
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'operation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name div_freq:b2v_inst5|clk_30KHz div_freq:b2v_inst5|clk_30KHz
    Info (332105): create_clock -period 1.000 -name clk_fpga clk_fpga
    Info (332105): create_clock -period 1.000 -name op_controller:b2v_inst|en_count op_controller:b2v_inst|en_count
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.744
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.744        -4.744 op_controller:b2v_inst|en_count 
    Info (332119):    -2.527       -26.940 clk_fpga 
    Info (332119):    -0.812        -9.094 div_freq:b2v_inst5|clk_30KHz 
Info (332146): Worst-case hold slack is -0.704
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.704        -3.344 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):    -0.051        -0.051 clk_fpga 
    Info (332119):     3.596         0.000 op_controller:b2v_inst|en_count 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -15.000 clk_fpga 
    Info (332119):    -1.000       -17.000 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):     0.423         0.000 op_controller:b2v_inst|en_count 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.223
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.223        -4.223 op_controller:b2v_inst|en_count 
    Info (332119):    -2.153       -22.795 clk_fpga 
    Info (332119):    -0.601        -6.413 div_freq:b2v_inst5|clk_30KHz 
Info (332146): Worst-case hold slack is -0.599
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.599        -2.671 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):    -0.017        -0.017 clk_fpga 
    Info (332119):     3.293         0.000 op_controller:b2v_inst|en_count 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -15.000 clk_fpga 
    Info (332119):    -1.000       -17.000 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):     0.433         0.000 op_controller:b2v_inst|en_count 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.505
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.505        -2.505 op_controller:b2v_inst|en_count 
    Info (332119):    -0.949        -9.592 clk_fpga 
    Info (332119):    -0.021        -0.038 div_freq:b2v_inst5|clk_30KHz 
Info (332146): Worst-case hold slack is -0.496
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.496        -2.616 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):    -0.108        -0.108 clk_fpga 
    Info (332119):     2.293         0.000 op_controller:b2v_inst|en_count 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -15.806 clk_fpga 
    Info (332119):    -1.000       -17.000 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):     0.457         0.000 op_controller:b2v_inst|en_count 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Mon Jul 01 10:58:50 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


