read -sv run_verilog_mid/adder_32b_9_68_18053f72512574ef70b600288b5feb31.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_68_18053f72512574ef70b600288b5feb31_yosys.v
