
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\STM3210E-OPEN4\system_stm32f10x.o:     file format elf32-littlearm
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\STM3210E-OPEN4\system_stm32f10x.o


Disassembly of section .text.SystemInit:

00000000 <SystemInit>:
SystemInit():
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:176
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
   0:	4b38      	ldr	r3, [pc, #224]	; (e4 <SystemInit+0xe4>)
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:173
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
   2:	b082      	sub	sp, #8
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:176
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
   4:	681a      	ldr	r2, [r3, #0]
   6:	f042 0201 	orr.w	r2, r2, #1
   a:	601a      	str	r2, [r3, #0]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:180

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
   c:	6859      	ldr	r1, [r3, #4]
   e:	4a36      	ldr	r2, [pc, #216]	; (e8 <SystemInit+0xe8>)
  10:	ea01 0202 	and.w	r2, r1, r2
  14:	605a      	str	r2, [r3, #4]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:186
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
  16:	681a      	ldr	r2, [r3, #0]
  18:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
  1c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  20:	601a      	str	r2, [r3, #0]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:189

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
  22:	681a      	ldr	r2, [r3, #0]
  24:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
  28:	601a      	str	r2, [r3, #0]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:192

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
  2a:	685a      	ldr	r2, [r3, #4]
  2c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
  30:	605a      	str	r2, [r3, #4]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:211

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
  32:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
  36:	609a      	str	r2, [r3, #8]
SetSysClockTo72():
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:914
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
  38:	2200      	movs	r2, #0
  3a:	9201      	str	r2, [sp, #4]
  3c:	9200      	str	r2, [sp, #0]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:918
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
  3e:	681a      	ldr	r2, [r3, #0]
  40:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  44:	601a      	str	r2, [r3, #0]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:923
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
  46:	4b27      	ldr	r3, [pc, #156]	; (e4 <SystemInit+0xe4>)
  48:	681a      	ldr	r2, [r3, #0]
  4a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
  4e:	9200      	str	r2, [sp, #0]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:924
    StartUpCounter++;  
  50:	9a01      	ldr	r2, [sp, #4]
  52:	3201      	adds	r2, #1
  54:	9201      	str	r2, [sp, #4]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:925
  } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
  56:	9a00      	ldr	r2, [sp, #0]
  58:	b91a      	cbnz	r2, 62 <SystemInit+0x62>
  5a:	9a01      	ldr	r2, [sp, #4]
  5c:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
  60:	d1f1      	bne.n	46 <SystemInit+0x46>
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:927

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
  62:	681b      	ldr	r3, [r3, #0]
  64:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:929
  {
    HSEStatus = (uint32_t)0x01;
  68:	bf18      	it	ne
  6a:	2301      	movne	r3, #1
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:933
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
  6c:	9300      	str	r3, [sp, #0]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:936
  }  

  if (HSEStatus == (uint32_t)0x01)
  6e:	9b00      	ldr	r3, [sp, #0]
  70:	2b01      	cmp	r3, #1
  72:	d134      	bne.n	de <SystemInit+0xde>
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:939
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
  74:	4b1d      	ldr	r3, [pc, #116]	; (ec <SystemInit+0xec>)
  76:	681a      	ldr	r2, [r3, #0]
  78:	f042 0210 	orr.w	r2, r2, #16
  7c:	601a      	str	r2, [r3, #0]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:942

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
  7e:	681a      	ldr	r2, [r3, #0]
  80:	f022 0203 	bic.w	r2, r2, #3
  84:	601a      	str	r2, [r3, #0]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:943
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
  86:	681a      	ldr	r2, [r3, #0]
  88:	f042 0202 	orr.w	r2, r2, #2
  8c:	601a      	str	r2, [r3, #0]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:947

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
  8e:	4b15      	ldr	r3, [pc, #84]	; (e4 <SystemInit+0xe4>)
  90:	685a      	ldr	r2, [r3, #4]
  92:	605a      	str	r2, [r3, #4]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:950
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
  94:	685a      	ldr	r2, [r3, #4]
  96:	605a      	str	r2, [r3, #4]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:953
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
  98:	685a      	ldr	r2, [r3, #4]
  9a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
  9e:	605a      	str	r2, [r3, #4]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:979
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
  a0:	685a      	ldr	r2, [r3, #4]
  a2:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
  a6:	605a      	str	r2, [r3, #4]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:981
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
  a8:	685a      	ldr	r2, [r3, #4]
  aa:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
  ae:	605a      	str	r2, [r3, #4]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:985
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
  b0:	681a      	ldr	r2, [r3, #0]
  b2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  b6:	601a      	str	r2, [r3, #0]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:988

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
  b8:	4b0a      	ldr	r3, [pc, #40]	; (e4 <SystemInit+0xe4>)
  ba:	681a      	ldr	r2, [r3, #0]
  bc:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
  c0:	d0fa      	beq.n	b8 <SystemInit+0xb8>
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:993
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
  c2:	685a      	ldr	r2, [r3, #4]
  c4:	f022 0203 	bic.w	r2, r2, #3
  c8:	605a      	str	r2, [r3, #4]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:994
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
  ca:	685a      	ldr	r2, [r3, #4]
  cc:	f042 0202 	orr.w	r2, r2, #2
  d0:	605a      	str	r2, [r3, #4]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:997

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
  d2:	4b04      	ldr	r3, [pc, #16]	; (e4 <SystemInit+0xe4>)
  d4:	685b      	ldr	r3, [r3, #4]
  d6:	f003 030c 	and.w	r3, r3, #12
  da:	2b08      	cmp	r3, #8
  dc:	d1f9      	bne.n	d2 <SystemInit+0xd2>
SystemInit():
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:223
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
}
  de:	b002      	add	sp, #8
  e0:	4770      	bx	lr
  e2:	bf00      	nop
  e4:	40021000 	.word	0x40021000
  e8:	f8ff0000 	.word	0xf8ff0000
  ec:	40022000 	.word	0x40022000

Disassembly of section .text.SystemCoreClockUpdate:

00000000 <SystemCoreClockUpdate>:
SystemCoreClockUpdate():
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:244
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
   0:	4b174a16 	.word	0x4b174a16
   4:	6851      	ldr	r1, [r2, #4]
   6:	f001 010c 	and.w	r1, r1, #12
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:246
  
  switch (tmp)
   a:	2904      	cmp	r1, #4
   c:	d003      	beq.n	16 <SystemCoreClockUpdate+0x16>
   e:	2908      	cmp	r1, #8
  10:	d004      	beq.n	1c <SystemCoreClockUpdate+0x1c>
  12:	4a14      	ldr	r2, [pc, #80]	; (64 <SystemCoreClockUpdate+0x64>)
  14:	e000      	b.n	18 <SystemCoreClockUpdate+0x18>
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:252
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_Value;
      break;
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_Value;
  16:	4a14      	ldr	r2, [pc, #80]	; (68 <SystemCoreClockUpdate+0x68>)
  18:	601a      	str	r2, [r3, #0]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:253
      break;
  1a:	e012      	b.n	42 <SystemCoreClockUpdate+0x42>
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:257
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
  1c:	6851      	ldr	r1, [r2, #4]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:258
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
  1e:	6850      	ldr	r0, [r2, #4]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:257
      SystemCoreClock = HSE_Value;
      break;
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
  20:	f401 1170 	and.w	r1, r1, #3932160	; 0x3c0000
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:261
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
  24:	0c89      	lsrs	r1, r1, #18
  26:	3102      	adds	r1, #2
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:263
      
      if (pllsource == 0x00)
  28:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  2c:	d101      	bne.n	32 <SystemCoreClockUpdate+0x32>
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:266
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_Value >> 1) * pllmull;
  2e:	4a0f      	ldr	r2, [pc, #60]	; (6c <SystemCoreClockUpdate+0x6c>)
  30:	e005      	b.n	3e <SystemCoreClockUpdate+0x3e>
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:276
       prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       SystemCoreClock = (HSE_Value / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
  32:	6852      	ldr	r2, [r2, #4]
  34:	f412 3f00 	tst.w	r2, #131072	; 0x20000
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:278
        {/* HSE oscillator clock divided by 2 */
          SystemCoreClock = (HSE_Value >> 1) * pllmull;
  38:	bf14      	ite	ne
  3a:	4a0d      	ldrne	r2, [pc, #52]	; (70 <SystemCoreClockUpdate+0x70>)
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:282
        }
        else
        {
          SystemCoreClock = HSE_Value * pllmull;
  3c:	4a0a      	ldreq	r2, [pc, #40]	; (68 <SystemCoreClockUpdate+0x68>)
  3e:	4351      	muls	r1, r2
  40:	6019      	str	r1, [r3, #0]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:334
      break;
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  42:	4a06      	ldr	r2, [pc, #24]	; (5c <SystemCoreClockUpdate+0x5c>)
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:336
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
  44:	6819      	ldr	r1, [r3, #0]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:334
      break;
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  46:	6852      	ldr	r2, [r2, #4]
  48:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
  4c:	eb03 1212 	add.w	r2, r3, r2, lsr #4
  50:	7912      	ldrb	r2, [r2, #4]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:336
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
  52:	fa31 f202 	lsrs.w	r2, r1, r2
  56:	601a      	str	r2, [r3, #0]
C:\Downloaded Files\Virtual-Com-2\Virtual-Com-2\Project\Virtual_COM_Port\RIDE\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c:337
}
  58:	4770      	bx	lr
  5a:	bf00      	nop
  5c:	40021000 	.word	0x40021000
  60:	00000000 	.word	0x00000000
  64:	007a1200 	.word	0x007a1200
  68:	00b71b00 	.word	0x00b71b00
  6c:	003d0900 	.word	0x003d0900
  70:	005b8d80 	.word	0x005b8d80
