INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/new/EX_MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/new/ID_EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/new/MEM_WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/IF_ID/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/IF_ID/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/new/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/IF_ID/if_id_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/IF_ID/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/IF_ID/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/IF_ID/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/IF_ID/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sources_1/imports/IF_ID/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/1_sem/Third-Year/firstSemester/CN2/etapa2_bis_bis/RISC_V/RISC_V.srcs/sim_1/imports/new/test_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB
