
Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: ed1f83f45e99
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl

# Written on Fri Jan  2 22:26:20 2026

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/dev/lscc/radiant/scripts/tcl/flow/radiant_synplify_vars.tcl"
                         "/build/top.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                 Requested     Requested     Clock        Clock                     Clock
Level     Clock                                 Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------
0 -       clk12_0__io                           12.0 MHz      83.333        declared     default_clkgroup          0    
                                                                                                                        
0 -       clk12_clk                             12.0 MHz      83.333        declared     default_clkgroup          0    
                                                                                                                        
0 -       _top_pll_|clk_inferred_clock          200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     8096 
                                                                                                                        
0 -       _top_pll_|fast_clk_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     122  
========================================================================================================================


Clock Load Summary
******************

                                      Clock     Source                             Clock Pin                      Non-clock Pin     Non-clock Pin                 
Clock                                 Load      Pin                                Seq Example                    Seq Example       Comb Example                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk12_0__io                           0         clk12_0__io(port)                  -                              -                 pin_clk12_0.buf.buf.buf0.I(IB)
                                                                                                                                                                  
clk12_clk                             0         pin_clk12_0.buf.buf.buf0.O(IB)     -                              -                 -                             
                                                                                                                                                                  
_top_pll_|clk_inferred_clock          8096      pll.U\$0.CLKOS(PLL)                btn_last.C                     -                 -                             
                                                                                                                                                                  
_top_pll_|fast_clk_inferred_clock     122       pll.U\$0.CLKOP(PLL)                soc.spi0_phy.sr_cnt[7:0].C     -                 -                             
==================================================================================================================================================================
