{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714328175417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714328175417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 20:16:15 2024 " "Processing started: Sun Apr 28 20:16:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714328175417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714328175417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controlador -c controlador " "Command: quartus_map --read_settings_files=on --write_settings_files=off controlador -c controlador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714328175417 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1714328175896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gian/documents/fib/mp/mp/labs/lab2/lab2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/codigo/procedimientos_controlador_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/gian/documents/fib/mp/mp/labs/lab2/lab2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/codigo/procedimientos_controlador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procedimientos_controlador_pkg " "Found design unit 1: procedimientos_controlador_pkg" {  } { { "../CODIGO/procedimientos_controlador_pkg.vhd" "" { Text "C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714328176449 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 procedimientos_controlador_pkg-body " "Found design unit 2: procedimientos_controlador_pkg-body" {  } { { "../CODIGO/procedimientos_controlador_pkg.vhd" "" { Text "C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714328176449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714328176449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gian/documents/fib/mp/mp/labs/lab2/lab2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/gian/documents/fib/mp/mp/labs/lab2/lab2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acciones_pkg " "Found design unit 1: acciones_pkg" {  } { { "../../../../../tipos_constantes_pkg/acciones_pkg.vhd" "" { Text "C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714328176449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714328176449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gian/documents/fib/mp/mp/labs/lab2/lab2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/gian/documents/fib/mp/mp/labs/lab2/lab2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_controlador_pkg " "Found design unit 1: retardos_controlador_pkg" {  } { { "../../../../../tipos_constantes_pkg/retardos_controlador_pkg.vhd" "" { Text "C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714328176453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714328176453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gian/documents/fib/mp/mp/labs/lab2/lab2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/gian/documents/fib/mp/mp/labs/lab2/lab2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_disenyo_pkg " "Found design unit 1: param_disenyo_pkg" {  } { { "../../../../../tipos_constantes_pkg/param_disenyo_pkg.vhd" "" { Text "C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714328176454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714328176454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gian/documents/fib/mp/mp/labs/lab2/lab2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/gian/documents/fib/mp/mp/labs/lab2/lab2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_pkg " "Found design unit 1: controlador_pkg" {  } { { "../../../../../tipos_constantes_pkg/controlador_pkg.vhd" "" { Text "C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714328176456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714328176456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gian/documents/fib/mp/mp/labs/lab2/lab2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/codigo/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gian/documents/fib/mp/mp/labs/lab2/lab2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/codigo/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-compor " "Found design unit 1: controlador-compor" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714328176456 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714328176456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714328176456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlador " "Elaborating entity \"controlador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1714328176465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1714328177001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1714328177394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714328177394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1714328177598 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1714328177598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1714328177598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1714328177598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714328177645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 20:16:17 2024 " "Processing ended: Sun Apr 28 20:16:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714328177645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714328177645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714328177645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714328177645 ""}
